Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 13:45:15 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DebUART_wrapper_timing_summary_routed.rpt -rpx DebUART_wrapper_timing_summary_routed.rpx
| Design       : DebUART_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebUART_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1857 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.733     -428.601                     22                 5152        0.032        0.000                      0                 5152        3.000        0.000                       0                  2160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         11.919        0.000                      0                  245        0.154        0.000                      0                  245       15.686        0.000                       0                   256  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        9.900        0.000                      0                   48        0.280        0.000                      0                   48       16.166        0.000                       0                    41  
clk                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0                                 -19.733     -428.601                     22                 4858        0.106        0.000                      0                 4858        3.750        0.000                       0                  1859  
  clkfbout_DebUART_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0_1                               -19.732     -428.582                     22                 4858        0.106        0.000                      0                 4858        3.750        0.000                       0                  1859  
  clkfbout_DebUART_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DebUART_clk_wiz_1_0_1  clk_out1_DebUART_clk_wiz_1_0        -19.733     -428.601                     22                 4858        0.032        0.000                      0                 4858  
clk_out1_DebUART_clk_wiz_1_0    clk_out1_DebUART_clk_wiz_1_0_1      -19.733     -428.601                     22                 4858        0.032        0.000                      0                 4858  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                 From Clock                                                 To Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                 ----------                                                 --------                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                          DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.155        0.000                      0                    1       17.409        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.919ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.404ns  (logic 0.765ns (17.371%)  route 3.639ns (82.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.973    23.961    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.117    24.078 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.634    24.712    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X43Y62         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y62         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X43Y62         FDCE (Setup_fdce_C_D)       -0.286    36.631    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.631    
                         arrival time                         -24.712    
  -------------------------------------------------------------------
                         slack                                 11.919    

Slack (MET) :             12.653ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.704ns (18.660%)  route 3.069ns (81.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 19.910 - 16.667 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.612     3.644    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.456     4.100 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          1.498     5.597    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I4_O)        0.124     5.721 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.879     6.601    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.124     6.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.692     7.416    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.491    19.910    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.269    
                         clock uncertainty           -0.035    20.234    
    SLICE_X50Y75         FDRE (Setup_fdre_C_CE)      -0.164    20.070    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.070    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 12.653    

Slack (MET) :             12.728ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.912ns  (logic 0.772ns (19.734%)  route 3.140ns (80.266%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.108    24.096    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    24.220 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.220    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X43Y62         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y62         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X43Y62         FDCE (Setup_fdce_C_D)        0.031    36.948    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.948    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                 12.728    

Slack (MET) :             12.980ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.703ns  (logic 0.772ns (20.849%)  route 2.931ns (79.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.591 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.899    23.887    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    24.011 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.011    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X46Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.505    36.591    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.950    
                         clock uncertainty           -0.035    36.914    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)        0.077    36.991    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                         -24.011    
  -------------------------------------------------------------------
                         slack                                 12.980    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.727ns  (logic 0.796ns (21.359%)  route 2.931ns (78.641%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.591 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.899    23.887    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y64         LUT5 (Prop_lut5_I0_O)        0.148    24.035 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.035    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X46Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.505    36.591    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.950    
                         clock uncertainty           -0.035    36.914    
    SLICE_X46Y64         FDCE (Setup_fdce_C_D)        0.118    37.032    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.032    
                         arrival time                         -24.035    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             13.248ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.385ns  (logic 0.772ns (22.804%)  route 2.613ns (77.196%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.582    23.569    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y63         LUT2 (Prop_lut2_I0_O)        0.124    23.693 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.693    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X51Y63         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.503    36.589    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y63         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.359    36.948    
                         clock uncertainty           -0.035    36.912    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.029    36.941    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                         -23.693    
  -------------------------------------------------------------------
                         slack                                 13.248    

Slack (MET) :             13.266ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.413ns  (logic 0.800ns (23.438%)  route 2.613ns (76.562%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.582    23.569    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.152    23.721 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.721    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X51Y63         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.503    36.589    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y63         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    36.948    
                         clock uncertainty           -0.035    36.912    
    SLICE_X51Y63         FDCE (Setup_fdce_C_D)        0.075    36.987    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -23.721    
  -------------------------------------------------------------------
                         slack                                 13.266    

Slack (MET) :             13.322ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.311ns  (logic 0.772ns (23.315%)  route 2.539ns (76.685%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.508    23.495    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.124    23.619 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.619    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X51Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.503    36.589    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.359    36.948    
                         clock uncertainty           -0.035    36.912    
    SLICE_X51Y64         FDCE (Setup_fdce_C_D)        0.029    36.941    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                         -23.619    
  -------------------------------------------------------------------
                         slack                                 13.322    

Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.337ns  (logic 0.798ns (23.912%)  route 2.539ns (76.088%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.508    23.495    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.150    23.645 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.645    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X51Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.503    36.589    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y64         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.359    36.948    
                         clock uncertainty           -0.035    36.912    
    SLICE_X51Y64         FDCE (Setup_fdce_C_D)        0.075    36.987    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.987    
                         arrival time                         -23.645    
  -------------------------------------------------------------------
                         slack                                 13.342    

Slack (MET) :             14.112ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.235ns  (logic 0.648ns (28.987%)  route 1.587ns (71.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 36.573 - 33.333 ) 
    Source Clock Delay      (SCD):    3.642ns = ( 20.308 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.610    20.308    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X50Y75         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.524    20.832 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.032    21.864    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X50Y75         LUT6 (Prop_lut6_I4_O)        0.124    21.988 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.556    22.544    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X56Y73         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.487    36.573    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X56Y73         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.287    36.860    
                         clock uncertainty           -0.035    36.824    
    SLICE_X56Y73         FDCE (Setup_fdce_C_CE)      -0.169    36.655    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -22.544    
  -------------------------------------------------------------------
                         slack                                 14.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.554     1.356    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y71         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.102     1.599    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.644 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.644    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X46Y71         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.823     1.749    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y71         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.380     1.369    
    SLICE_X46Y71         FDCE (Hold_fdce_C_D)         0.121     1.490    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.554     1.356    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y80         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164     1.520 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.576    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X54Y80         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.822     1.748    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y80         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.392     1.356    
    SLICE_X54Y80         FDPE (Hold_fdpe_C_D)         0.060     1.416    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.653     1.455    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.122     1.718    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[15]
    SLICE_X72Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.929     1.855    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.386     1.468    
    SLICE_X72Y48         FDCE (Hold_fdce_C_D)         0.070     1.538    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.553     1.355    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X55Y79         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.141     1.496 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.112     1.608    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X54Y79         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.821     1.747    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y79         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.379     1.368    
    SLICE_X54Y79         FDCE (Hold_fdce_C_D)         0.059     1.427    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.554     1.356    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X54Y80         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164     1.520 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.101     1.621    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X53Y80         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.822     1.748    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X53Y80         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.378     1.370    
    SLICE_X53Y80         FDPE (Hold_fdpe_C_D)         0.070     1.440    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.706%)  route 0.130ns (44.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.654     1.456    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.164     1.620 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.130     1.751    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[25]
    SLICE_X72Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.929     1.855    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.361     1.493    
    SLICE_X72Y48         FDCE (Hold_fdce_C_D)         0.076     1.569    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.651     1.453    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y42         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y42         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.123     1.717    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X73Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.927     1.853    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.383     1.469    
    SLICE_X73Y41         FDCE (Hold_fdce_C_D)         0.066     1.535    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.654     1.456    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X75Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.122     1.720    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[29]
    SLICE_X74Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.928     1.854    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.382     1.471    
    SLICE_X74Y46         FDCE (Hold_fdce_C_D)         0.063     1.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.170%)  route 0.135ns (48.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.651     1.453    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.135     1.729    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[22]
    SLICE_X74Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.927     1.853    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.361     1.491    
    SLICE_X74Y41         FDCE (Hold_fdce_C_D)         0.052     1.543    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.555     1.357    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y80         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDCE (Prop_fdce_C_Q)         0.141     1.498 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.614    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X57Y80         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.823     1.749    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X57Y80         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.392     1.357    
    SLICE_X57Y80         FDCE (Hold_fdce_C_D)         0.071     1.428    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y71   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y71   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y71   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y71   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X43Y59   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y80   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y80   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y80   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y40   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y42   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y47   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y64   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y64   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y63   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X50Y63   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y39   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y39   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y40   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y42   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y43   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y46   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y47   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y80   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y80   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.900ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.604ns  (logic 1.067ns (16.158%)  route 5.537ns (83.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 37.016 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.641    27.209    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y45         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.682    37.016    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y45         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.334    37.350    
                         clock uncertainty           -0.035    37.314    
    SLICE_X35Y45         FDCE (Setup_fdce_C_CE)      -0.205    37.109    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                         -27.209    
  -------------------------------------------------------------------
                         slack                                  9.900    

Slack (MET) :             10.153ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.259ns  (logic 1.067ns (17.049%)  route 5.192ns (82.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 36.851 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.296    26.864    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y50         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.517    36.851    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y50         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.406    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X35Y50         FDCE (Setup_fdce_C_CE)      -0.205    37.017    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -26.864    
  -------------------------------------------------------------------
                         slack                                 10.153    

Slack (MET) :             10.457ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.046ns  (logic 1.067ns (17.647%)  route 4.979ns (82.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 37.016 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.084    26.652    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y44         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.682    37.016    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y44         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.334    37.350    
                         clock uncertainty           -0.035    37.314    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    37.109    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                         -26.652    
  -------------------------------------------------------------------
                         slack                                 10.457    

Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.945ns  (logic 1.067ns (17.947%)  route 4.878ns (82.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 37.009 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.983    26.551    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.675    37.009    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.334    37.343    
                         clock uncertainty           -0.035    37.307    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.169    37.138    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -26.551    
  -------------------------------------------------------------------
                         slack                                 10.587    

Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.945ns  (logic 1.067ns (17.947%)  route 4.878ns (82.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 37.009 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.983    26.551    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.675    37.009    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y46         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.334    37.343    
                         clock uncertainty           -0.035    37.307    
    SLICE_X46Y46         FDCE (Setup_fdce_C_CE)      -0.169    37.138    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.138    
                         arrival time                         -26.551    
  -------------------------------------------------------------------
                         slack                                 10.587    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.737ns  (logic 1.067ns (18.598%)  route 4.670ns (81.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 37.013 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.775    26.343    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y42         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.679    37.013    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y42         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.334    37.347    
                         clock uncertainty           -0.035    37.311    
    SLICE_X38Y42         FDCE (Setup_fdce_C_CE)      -0.169    37.142    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.142    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.408ns  (logic 1.067ns (19.729%)  route 4.341ns (80.271%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 37.007 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.446    26.014    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y40         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.673    37.007    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y40         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.334    37.341    
                         clock uncertainty           -0.035    37.305    
    SLICE_X46Y40         FDCE (Setup_fdce_C_CE)      -0.169    37.136    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.408ns  (logic 1.067ns (19.729%)  route 4.341ns (80.271%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 37.007 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.497    24.444    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.124    24.568 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.446    26.014    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y40         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.673    37.007    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y40         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.334    37.341    
                         clock uncertainty           -0.035    37.305    
    SLICE_X46Y40         FDCE (Setup_fdce_C_CE)      -0.169    37.136    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.581ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 1.067ns (21.958%)  route 3.792ns (78.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 36.844 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.641    24.588    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.753    25.465    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.510    36.844    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.406    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169    37.046    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.046    
                         arrival time                         -25.465    
  -------------------------------------------------------------------
                         slack                                 11.581    

Slack (MET) :             11.581ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 1.067ns (21.958%)  route 3.792ns (78.042%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 36.844 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.230    22.295    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X48Y73         LUT3 (Prop_lut3_I2_O)        0.152    22.447 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.168    23.615    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X47Y71         LUT4 (Prop_lut4_I0_O)        0.332    23.947 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.641    24.588    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.753    25.465    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X46Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.510    36.844    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.406    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X46Y55         FDCE (Setup_fdce_C_CE)      -0.169    37.046    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.046    
                         arrival time                         -25.465    
  -------------------------------------------------------------------
                         slack                                 11.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.549     1.468    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.185     1.794    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.839    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X52Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.880    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.412     1.468    
    SLICE_X52Y74         FDCE (Hold_fdce_C_D)         0.091     1.559    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.412ns  (logic 0.191ns (46.337%)  route 0.221ns (53.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 18.137 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.137    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X48Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.146    18.283 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.221    18.504    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.045    18.549 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.000    18.549    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0
    SLICE_X48Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.550    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X48Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.413    18.137    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.098    18.235    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.235    
                         arrival time                          18.549    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.470    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.842    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X49Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.887 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X49Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.819     1.883    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.413     1.470    
    SLICE_X49Y74         FDCE (Hold_fdce_C_D)         0.092     1.562    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.582%)  route 0.280ns (59.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.128    18.609    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.548    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.399    18.149    
    SLICE_X51Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.117    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.609    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.582%)  route 0.280ns (59.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.128    18.609    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.548    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.399    18.149    
    SLICE_X51Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.117    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.609    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.582%)  route 0.280ns (59.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.128    18.609    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.548    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.399    18.149    
    SLICE_X51Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.117    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.609    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.471ns  (logic 0.191ns (40.582%)  route 0.280ns (59.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 18.548 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.128    18.609    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.548    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.399    18.149    
    SLICE_X51Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.117    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.609    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.661%)  route 0.345ns (64.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.674    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.550    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X49Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.674    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.661%)  route 0.345ns (64.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.674    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.550    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X49Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.674    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.536ns  (logic 0.191ns (35.661%)  route 0.345ns (64.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 18.139 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.553    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y78         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.146    18.285 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.152    18.436    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.045    18.481 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.674    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.819    18.550    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X49Y75         FDCE (Hold_fdce_C_CE)       -0.032    18.139    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.674    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y74   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y55   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X46Y55   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y46   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y46   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y50   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y74   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y74   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y76   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y55   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y55   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X49Y75   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :           22  Failing Endpoints,  Worst Slack      -19.733ns,  Total Violation     -428.601ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.733ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.424ns  (logic 12.299ns (41.799%)  route 17.125ns (58.201%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.149    27.613    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y64         LUT5 (Prop_lut5_I1_O)        0.313    27.926 r  DebUART_i/sort_0/dataOut[55]_INST_0/O
                         net (fo=1, routed)           0.409    28.335    DebUART_i/SliceMemory_0/U0/dataIn[55]
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.459 r  DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2/O
                         net (fo=1, routed)           0.000    28.459    DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    28.697 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    28.697    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                -19.733    

Slack (VIOLATED) :        -19.727ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.466ns  (logic 12.270ns (41.641%)  route 17.196ns (58.359%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.062    27.525    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X71Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.838 r  DebUART_i/sort_0/dataOut[57]_INST_0/O
                         net (fo=1, routed)           0.567    28.406    DebUART_i/SliceMemory_0/U0/dataIn[57]
    SLICE_X70Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.530 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.530    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X70Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    28.739 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.739    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.506     8.486    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.487     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X70Y65         FDRE (Setup_fdre_C_D)        0.113     9.012    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -28.739    
  -------------------------------------------------------------------
                         slack                                -19.727    

Slack (VIOLATED) :        -19.698ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.389ns  (logic 12.299ns (41.848%)  route 17.090ns (58.152%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.956    27.420    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y63         LUT3 (Prop_lut3_I1_O)        0.313    27.733 r  DebUART_i/sort_0/dataOut[51]_INST_0/O
                         net (fo=1, routed)           0.567    28.300    DebUART_i/SliceMemory_0/U0/dataIn[51]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    28.424 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.424    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X64Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    28.662 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.662    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                -19.698    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.371ns  (logic 12.273ns (41.786%)  route 17.098ns (58.214%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.970    27.434    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X73Y66         LUT3 (Prop_lut3_I1_O)        0.313    27.747 r  DebUART_i/sort_0/dataOut[43]_INST_0/O
                         net (fo=1, routed)           0.561    28.308    DebUART_i/SliceMemory_0/U0/dataIn[43]
    SLICE_X72Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.432 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.432    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X72Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.588     8.568    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.487     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.064     9.045    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.589ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.279ns  (logic 12.299ns (42.007%)  route 16.980ns (57.993%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.002    27.466    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y67         LUT3 (Prop_lut3_I1_O)        0.313    27.779 r  DebUART_i/sort_0/dataOut[64]_INST_0/O
                         net (fo=1, routed)           0.410    28.189    DebUART_i/SliceMemory_0/U0/dataIn[64]
    SLICE_X71Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2_n_0
    SLICE_X71Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    28.551 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    28.551    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1_n_0
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.505     8.485    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.064     8.962    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                         -28.551    
  -------------------------------------------------------------------
                         slack                                -19.589    

Slack (VIOLATED) :        -19.569ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.347ns  (logic 12.299ns (41.909%)  route 17.048ns (58.091%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.030    27.493    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.806 r  DebUART_i/sort_0/dataOut[61]_INST_0/O
                         net (fo=1, routed)           0.451    28.258    DebUART_i/SliceMemory_0/U0/dataIn[61]
    SLICE_X79Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.382 r  DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2/O
                         net (fo=1, routed)           0.000    28.382    DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2_n_0
    SLICE_X79Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    28.620 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    28.620    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X79Y65         FDRE (Setup_fdre_C_D)        0.064     9.051    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                -19.569    

Slack (VIOLATED) :        -19.547ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.270ns (41.769%)  route 17.106ns (58.231%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.900    27.364    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X76Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.677 r  DebUART_i/sort_0/dataOut[56]_INST_0/O
                         net (fo=1, routed)           0.638    28.315    DebUART_i/SliceMemory_0/U0/dataIn[56]
    SLICE_X76Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.439 r  DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2/O
                         net (fo=1, routed)           0.000    28.439    DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2_n_0
    SLICE_X76Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    28.648 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    28.648    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1_n_0
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.595     8.575    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/C
                         clock pessimism              0.487     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X76Y60         FDRE (Setup_fdre_C_D)        0.113     9.101    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -28.648    
  -------------------------------------------------------------------
                         slack                                -19.547    

Slack (VIOLATED) :        -19.515ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.206ns  (logic 12.273ns (42.022%)  route 16.933ns (57.978%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.793    27.257    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y64         LUT3 (Prop_lut3_I1_O)        0.313    27.570 r  DebUART_i/sort_0/dataOut[63]_INST_0/O
                         net (fo=1, routed)           0.573    28.143    DebUART_i/SliceMemory_0/U0/dataIn[63]
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.267 r  DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2/O
                         net (fo=1, routed)           0.000    28.267    DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2_n_0
    SLICE_X69Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    28.479 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    28.479    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.479    
  -------------------------------------------------------------------
                         slack                                -19.515    

Slack (VIOLATED) :        -19.489ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.316ns  (logic 12.247ns (41.776%)  route 17.069ns (58.224%))
  Logic Levels:           43  (CARRY4=23 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.718    23.672    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.310    23.982 f  DebUART_i/sort_0/dataOut[99]_INST_0_i_1/O
                         net (fo=4, routed)           0.929    24.911    DebUART_i/sort_0/dataOut[99]_INST_0_i_1_n_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.035 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_16/O
                         net (fo=1, routed)           0.332    25.367    DebUART_i/sort_0/dataOut[109]_INST_0_i_16_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.874 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.874    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.102 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.033    27.135    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X77Y61         LUT3 (Prop_lut3_I1_O)        0.313    27.448 r  DebUART_i/sort_0/dataOut[91]_INST_0/O
                         net (fo=1, routed)           0.803    28.251    DebUART_i/SliceMemory_0/U0/dataIn[91]
    SLICE_X76Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.375 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3/O
                         net (fo=1, routed)           0.000    28.375    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3_n_0
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    28.589 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.589    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X76Y61         FDRE (Setup_fdre_C_D)        0.113     9.100    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -28.589    
  -------------------------------------------------------------------
                         slack                                -19.489    

Slack (VIOLATED) :        -19.483ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.178ns  (logic 12.141ns (41.611%)  route 17.037ns (58.389%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.851    23.804    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.310    24.114 f  DebUART_i/sort_0/dataOut[145]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.160    DebUART_i/sort_0/dataOut[145]_INST_0_i_1_n_0
    SLICE_X70Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.284 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_74/O
                         net (fo=1, routed)           0.414    25.698    DebUART_i/sort_0/dataOut[153]_INST_0_i_74_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.096 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.096    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.324 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.829    27.154    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.467 r  DebUART_i/sort_0/dataOut[126]_INST_0/O
                         net (fo=1, routed)           0.642    28.109    DebUART_i/SliceMemory_0/U0/dataIn[126]
    SLICE_X71Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.233 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3/O
                         net (fo=1, routed)           0.000    28.233    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3_n_0
    SLICE_X71Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.450 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.450    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.510     8.490    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.487     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X71Y60         FDRE (Setup_fdre_C_D)        0.064     8.967    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                         -28.450    
  -------------------------------------------------------------------
                         slack                                -19.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.560    -0.604    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y66         FDSE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.409    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[21].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[21]
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.828    -0.845    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.121    -0.470    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y35         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.186    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.946    -0.727    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.293    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.562    -0.602    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.405    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_In_reg[0][7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[18].GPIO2_DBus_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.831    -0.842    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.120    -0.469    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.249ns (49.196%)  route 0.257ns (50.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.101    -0.028 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.131    -0.140    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.024%)  route 0.313ns (68.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.564    -0.600    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y53         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.313    -0.146    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.504    -0.329    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070    -0.259    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.893%)  route 0.257ns (51.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.098    -0.031 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.120    -0.151    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_15
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.075    -0.530    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.561    -0.603    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.406    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_17
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.830    -0.843    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.603    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075    -0.528    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_19
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.075    -0.530    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.555    -0.609    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.412    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.822    -0.851    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.609    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.534    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0
  To Clock:  clkfbout_DebUART_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :           22  Failing Endpoints,  Worst Slack      -19.732ns,  Total Violation     -428.582ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.732ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.424ns  (logic 12.299ns (41.799%)  route 17.125ns (58.201%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.149    27.613    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y64         LUT5 (Prop_lut5_I1_O)        0.313    27.926 r  DebUART_i/sort_0/dataOut[55]_INST_0/O
                         net (fo=1, routed)           0.409    28.335    DebUART_i/SliceMemory_0/U0/dataIn[55]
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.459 r  DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2/O
                         net (fo=1, routed)           0.000    28.459    DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    28.697 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    28.697    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.901    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.064     8.965    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                -19.732    

Slack (VIOLATED) :        -19.726ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.466ns  (logic 12.270ns (41.641%)  route 17.196ns (58.359%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.062    27.525    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X71Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.838 r  DebUART_i/sort_0/dataOut[57]_INST_0/O
                         net (fo=1, routed)           0.567    28.406    DebUART_i/SliceMemory_0/U0/dataIn[57]
    SLICE_X70Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.530 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.530    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X70Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    28.739 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.739    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.506     8.486    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.487     8.973    
                         clock uncertainty           -0.074     8.900    
    SLICE_X70Y65         FDRE (Setup_fdre_C_D)        0.113     9.013    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -28.739    
  -------------------------------------------------------------------
                         slack                                -19.726    

Slack (VIOLATED) :        -19.697ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.389ns  (logic 12.299ns (41.848%)  route 17.090ns (58.152%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.956    27.420    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y63         LUT3 (Prop_lut3_I1_O)        0.313    27.733 r  DebUART_i/sort_0/dataOut[51]_INST_0/O
                         net (fo=1, routed)           0.567    28.300    DebUART_i/SliceMemory_0/U0/dataIn[51]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    28.424 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.424    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X64Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    28.662 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.662    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.901    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.064     8.965    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                -19.697    

Slack (VIOLATED) :        -19.598ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.371ns  (logic 12.273ns (41.786%)  route 17.098ns (58.214%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.970    27.434    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X73Y66         LUT3 (Prop_lut3_I1_O)        0.313    27.747 r  DebUART_i/sort_0/dataOut[43]_INST_0/O
                         net (fo=1, routed)           0.561    28.308    DebUART_i/SliceMemory_0/U0/dataIn[43]
    SLICE_X72Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.432 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.432    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X72Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.588     8.568    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.487     9.055    
                         clock uncertainty           -0.074     8.982    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.064     9.046    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.598    

Slack (VIOLATED) :        -19.588ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.279ns  (logic 12.299ns (42.007%)  route 16.980ns (57.993%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.002    27.466    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y67         LUT3 (Prop_lut3_I1_O)        0.313    27.779 r  DebUART_i/sort_0/dataOut[64]_INST_0/O
                         net (fo=1, routed)           0.410    28.189    DebUART_i/SliceMemory_0/U0/dataIn[64]
    SLICE_X71Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2_n_0
    SLICE_X71Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    28.551 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    28.551    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1_n_0
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.505     8.485    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.074     8.899    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.064     8.963    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                         -28.551    
  -------------------------------------------------------------------
                         slack                                -19.588    

Slack (VIOLATED) :        -19.568ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.347ns  (logic 12.299ns (41.909%)  route 17.048ns (58.091%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.030    27.493    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.806 r  DebUART_i/sort_0/dataOut[61]_INST_0/O
                         net (fo=1, routed)           0.451    28.258    DebUART_i/SliceMemory_0/U0/dataIn[61]
    SLICE_X79Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.382 r  DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2/O
                         net (fo=1, routed)           0.000    28.382    DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2_n_0
    SLICE_X79Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    28.620 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    28.620    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X79Y65         FDRE (Setup_fdre_C_D)        0.064     9.052    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                -19.568    

Slack (VIOLATED) :        -19.546ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.270ns (41.769%)  route 17.106ns (58.231%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.900    27.364    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X76Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.677 r  DebUART_i/sort_0/dataOut[56]_INST_0/O
                         net (fo=1, routed)           0.638    28.315    DebUART_i/SliceMemory_0/U0/dataIn[56]
    SLICE_X76Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.439 r  DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2/O
                         net (fo=1, routed)           0.000    28.439    DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2_n_0
    SLICE_X76Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    28.648 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    28.648    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1_n_0
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.595     8.575    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/C
                         clock pessimism              0.487     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X76Y60         FDRE (Setup_fdre_C_D)        0.113     9.102    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                         -28.648    
  -------------------------------------------------------------------
                         slack                                -19.546    

Slack (VIOLATED) :        -19.514ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.206ns  (logic 12.273ns (42.022%)  route 16.933ns (57.978%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.793    27.257    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y64         LUT3 (Prop_lut3_I1_O)        0.313    27.570 r  DebUART_i/sort_0/dataOut[63]_INST_0/O
                         net (fo=1, routed)           0.573    28.143    DebUART_i/SliceMemory_0/U0/dataIn[63]
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.267 r  DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2/O
                         net (fo=1, routed)           0.000    28.267    DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2_n_0
    SLICE_X69Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    28.479 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    28.479    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.901    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)        0.064     8.965    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                         -28.479    
  -------------------------------------------------------------------
                         slack                                -19.514    

Slack (VIOLATED) :        -19.488ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.316ns  (logic 12.247ns (41.776%)  route 17.069ns (58.224%))
  Logic Levels:           43  (CARRY4=23 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.718    23.672    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.310    23.982 f  DebUART_i/sort_0/dataOut[99]_INST_0_i_1/O
                         net (fo=4, routed)           0.929    24.911    DebUART_i/sort_0/dataOut[99]_INST_0_i_1_n_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.035 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_16/O
                         net (fo=1, routed)           0.332    25.367    DebUART_i/sort_0/dataOut[109]_INST_0_i_16_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.874 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.874    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.102 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.033    27.135    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X77Y61         LUT3 (Prop_lut3_I1_O)        0.313    27.448 r  DebUART_i/sort_0/dataOut[91]_INST_0/O
                         net (fo=1, routed)           0.803    28.251    DebUART_i/SliceMemory_0/U0/dataIn[91]
    SLICE_X76Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.375 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3/O
                         net (fo=1, routed)           0.000    28.375    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3_n_0
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    28.589 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.589    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X76Y61         FDRE (Setup_fdre_C_D)        0.113     9.101    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -28.589    
  -------------------------------------------------------------------
                         slack                                -19.488    

Slack (VIOLATED) :        -19.482ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.178ns  (logic 12.141ns (41.611%)  route 17.037ns (58.389%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.851    23.804    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.310    24.114 f  DebUART_i/sort_0/dataOut[145]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.160    DebUART_i/sort_0/dataOut[145]_INST_0_i_1_n_0
    SLICE_X70Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.284 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_74/O
                         net (fo=1, routed)           0.414    25.698    DebUART_i/sort_0/dataOut[153]_INST_0_i_74_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.096 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.096    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.324 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.829    27.154    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.467 r  DebUART_i/sort_0/dataOut[126]_INST_0/O
                         net (fo=1, routed)           0.642    28.109    DebUART_i/SliceMemory_0/U0/dataIn[126]
    SLICE_X71Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.233 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3/O
                         net (fo=1, routed)           0.000    28.233    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3_n_0
    SLICE_X71Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.450 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.450    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.510     8.490    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.487     8.977    
                         clock uncertainty           -0.074     8.904    
    SLICE_X71Y60         FDRE (Setup_fdre_C_D)        0.064     8.968    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                         -28.450    
  -------------------------------------------------------------------
                         slack                                -19.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.560    -0.604    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y66         FDSE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.409    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[21].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[21]
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.828    -0.845    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.121    -0.470    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y35         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.186    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.946    -0.727    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.476    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.293    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.562    -0.602    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.405    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_In_reg[0][7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[18].GPIO2_DBus_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.831    -0.842    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.120    -0.469    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.249ns (49.196%)  route 0.257ns (50.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.101    -0.028 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.131    -0.140    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.024%)  route 0.313ns (68.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.564    -0.600    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y53         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.313    -0.146    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.504    -0.329    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070    -0.259    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.893%)  route 0.257ns (51.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.098    -0.031 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.120    -0.151    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_15
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.075    -0.530    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.561    -0.603    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.406    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_17
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.830    -0.843    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.603    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075    -0.528    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_19
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.075    -0.530    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.555    -0.609    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.412    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.822    -0.851    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.609    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.534    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y45     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y43     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0_1
  To Clock:  clkfbout_DebUART_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :           22  Failing Endpoints,  Worst Slack      -19.733ns,  Total Violation     -428.601ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.733ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.424ns  (logic 12.299ns (41.799%)  route 17.125ns (58.201%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.149    27.613    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y64         LUT5 (Prop_lut5_I1_O)        0.313    27.926 r  DebUART_i/sort_0/dataOut[55]_INST_0/O
                         net (fo=1, routed)           0.409    28.335    DebUART_i/SliceMemory_0/U0/dataIn[55]
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.459 r  DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2/O
                         net (fo=1, routed)           0.000    28.459    DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    28.697 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    28.697    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                -19.733    

Slack (VIOLATED) :        -19.727ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.466ns  (logic 12.270ns (41.641%)  route 17.196ns (58.359%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.062    27.525    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X71Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.838 r  DebUART_i/sort_0/dataOut[57]_INST_0/O
                         net (fo=1, routed)           0.567    28.406    DebUART_i/SliceMemory_0/U0/dataIn[57]
    SLICE_X70Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.530 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.530    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X70Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    28.739 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.739    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.506     8.486    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.487     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X70Y65         FDRE (Setup_fdre_C_D)        0.113     9.012    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -28.739    
  -------------------------------------------------------------------
                         slack                                -19.727    

Slack (VIOLATED) :        -19.698ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.389ns  (logic 12.299ns (41.848%)  route 17.090ns (58.152%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.956    27.420    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y63         LUT3 (Prop_lut3_I1_O)        0.313    27.733 r  DebUART_i/sort_0/dataOut[51]_INST_0/O
                         net (fo=1, routed)           0.567    28.300    DebUART_i/SliceMemory_0/U0/dataIn[51]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    28.424 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.424    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X64Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    28.662 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.662    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                -19.698    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.371ns  (logic 12.273ns (41.786%)  route 17.098ns (58.214%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.970    27.434    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X73Y66         LUT3 (Prop_lut3_I1_O)        0.313    27.747 r  DebUART_i/sort_0/dataOut[43]_INST_0/O
                         net (fo=1, routed)           0.561    28.308    DebUART_i/SliceMemory_0/U0/dataIn[43]
    SLICE_X72Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.432 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.432    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X72Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.588     8.568    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.487     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.064     9.045    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.589ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.279ns  (logic 12.299ns (42.007%)  route 16.980ns (57.993%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.002    27.466    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y67         LUT3 (Prop_lut3_I1_O)        0.313    27.779 r  DebUART_i/sort_0/dataOut[64]_INST_0/O
                         net (fo=1, routed)           0.410    28.189    DebUART_i/SliceMemory_0/U0/dataIn[64]
    SLICE_X71Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2_n_0
    SLICE_X71Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    28.551 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    28.551    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1_n_0
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.505     8.485    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.064     8.962    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                         -28.551    
  -------------------------------------------------------------------
                         slack                                -19.589    

Slack (VIOLATED) :        -19.569ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.347ns  (logic 12.299ns (41.909%)  route 17.048ns (58.091%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.030    27.493    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.806 r  DebUART_i/sort_0/dataOut[61]_INST_0/O
                         net (fo=1, routed)           0.451    28.258    DebUART_i/SliceMemory_0/U0/dataIn[61]
    SLICE_X79Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.382 r  DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2/O
                         net (fo=1, routed)           0.000    28.382    DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2_n_0
    SLICE_X79Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    28.620 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    28.620    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X79Y65         FDRE (Setup_fdre_C_D)        0.064     9.051    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                -19.569    

Slack (VIOLATED) :        -19.547ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.270ns (41.769%)  route 17.106ns (58.231%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.900    27.364    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X76Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.677 r  DebUART_i/sort_0/dataOut[56]_INST_0/O
                         net (fo=1, routed)           0.638    28.315    DebUART_i/SliceMemory_0/U0/dataIn[56]
    SLICE_X76Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.439 r  DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2/O
                         net (fo=1, routed)           0.000    28.439    DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2_n_0
    SLICE_X76Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    28.648 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    28.648    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1_n_0
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.595     8.575    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/C
                         clock pessimism              0.487     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X76Y60         FDRE (Setup_fdre_C_D)        0.113     9.101    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -28.648    
  -------------------------------------------------------------------
                         slack                                -19.547    

Slack (VIOLATED) :        -19.515ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.206ns  (logic 12.273ns (42.022%)  route 16.933ns (57.978%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.793    27.257    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y64         LUT3 (Prop_lut3_I1_O)        0.313    27.570 r  DebUART_i/sort_0/dataOut[63]_INST_0/O
                         net (fo=1, routed)           0.573    28.143    DebUART_i/SliceMemory_0/U0/dataIn[63]
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.267 r  DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2/O
                         net (fo=1, routed)           0.000    28.267    DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2_n_0
    SLICE_X69Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    28.479 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    28.479    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.479    
  -------------------------------------------------------------------
                         slack                                -19.515    

Slack (VIOLATED) :        -19.489ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.316ns  (logic 12.247ns (41.776%)  route 17.069ns (58.224%))
  Logic Levels:           43  (CARRY4=23 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.718    23.672    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.310    23.982 f  DebUART_i/sort_0/dataOut[99]_INST_0_i_1/O
                         net (fo=4, routed)           0.929    24.911    DebUART_i/sort_0/dataOut[99]_INST_0_i_1_n_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.035 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_16/O
                         net (fo=1, routed)           0.332    25.367    DebUART_i/sort_0/dataOut[109]_INST_0_i_16_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.874 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.874    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.102 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.033    27.135    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X77Y61         LUT3 (Prop_lut3_I1_O)        0.313    27.448 r  DebUART_i/sort_0/dataOut[91]_INST_0/O
                         net (fo=1, routed)           0.803    28.251    DebUART_i/SliceMemory_0/U0/dataIn[91]
    SLICE_X76Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.375 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3/O
                         net (fo=1, routed)           0.000    28.375    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3_n_0
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    28.589 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.589    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X76Y61         FDRE (Setup_fdre_C_D)        0.113     9.100    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -28.589    
  -------------------------------------------------------------------
                         slack                                -19.489    

Slack (VIOLATED) :        -19.483ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.178ns  (logic 12.141ns (41.611%)  route 17.037ns (58.389%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.851    23.804    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.310    24.114 f  DebUART_i/sort_0/dataOut[145]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.160    DebUART_i/sort_0/dataOut[145]_INST_0_i_1_n_0
    SLICE_X70Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.284 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_74/O
                         net (fo=1, routed)           0.414    25.698    DebUART_i/sort_0/dataOut[153]_INST_0_i_74_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.096 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.096    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.324 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.829    27.154    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.467 r  DebUART_i/sort_0/dataOut[126]_INST_0/O
                         net (fo=1, routed)           0.642    28.109    DebUART_i/SliceMemory_0/U0/dataIn[126]
    SLICE_X71Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.233 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3/O
                         net (fo=1, routed)           0.000    28.233    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3_n_0
    SLICE_X71Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.450 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.450    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.510     8.490    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.487     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X71Y60         FDRE (Setup_fdre_C_D)        0.064     8.967    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                         -28.450    
  -------------------------------------------------------------------
                         slack                                -19.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.560    -0.604    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y66         FDSE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.409    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[21].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[21]
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.828    -0.845    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.121    -0.396    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y35         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.186    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.946    -0.727    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.476    
                         clock uncertainty            0.074    -0.402    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.219    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.562    -0.602    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.405    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_In_reg[0][7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[18].GPIO2_DBus_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.831    -0.842    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.120    -0.395    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.249ns (49.196%)  route 0.257ns (50.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.101    -0.028 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.074    -0.196    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.131    -0.065    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.024%)  route 0.313ns (68.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.564    -0.600    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y53         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.313    -0.146    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.504    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070    -0.185    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.893%)  route 0.257ns (51.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.098    -0.031 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.074    -0.196    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.120    -0.076    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_15
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.075    -0.456    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.561    -0.603    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.406    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_17
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.830    -0.843    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075    -0.454    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_19
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.075    -0.456    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.555    -0.609    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.412    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.822    -0.851    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.460    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :           22  Failing Endpoints,  Worst Slack      -19.733ns,  Total Violation     -428.601ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.733ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.424ns  (logic 12.299ns (41.799%)  route 17.125ns (58.201%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.149    27.613    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y64         LUT5 (Prop_lut5_I1_O)        0.313    27.926 r  DebUART_i/sort_0/dataOut[55]_INST_0/O
                         net (fo=1, routed)           0.409    28.335    DebUART_i/SliceMemory_0/U0/dataIn[55]
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.459 r  DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2/O
                         net (fo=1, routed)           0.000    28.459    DebUART_i/SliceMemory_0/U0/dataOut[11]_i_2_n_0
    SLICE_X64Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    28.697 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    28.697    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]_i_1_n_0
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[11]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[11]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.697    
  -------------------------------------------------------------------
                         slack                                -19.733    

Slack (VIOLATED) :        -19.727ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.466ns  (logic 12.270ns (41.641%)  route 17.196ns (58.359%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.062    27.525    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X71Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.838 r  DebUART_i/sort_0/dataOut[57]_INST_0/O
                         net (fo=1, routed)           0.567    28.406    DebUART_i/SliceMemory_0/U0/dataIn[57]
    SLICE_X70Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.530 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.530    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X70Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    28.739 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.739    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.506     8.486    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X70Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.487     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X70Y65         FDRE (Setup_fdre_C_D)        0.113     9.012    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                         -28.739    
  -------------------------------------------------------------------
                         slack                                -19.727    

Slack (VIOLATED) :        -19.698ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.389ns  (logic 12.299ns (41.848%)  route 17.090ns (58.152%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.956    27.420    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X67Y63         LUT3 (Prop_lut3_I1_O)        0.313    27.733 r  DebUART_i/sort_0/dataOut[51]_INST_0/O
                         net (fo=1, routed)           0.567    28.300    DebUART_i/SliceMemory_0/U0/dataIn[51]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.124    28.424 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.424    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X64Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    28.662 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.662    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X64Y63         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X64Y63         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.662    
  -------------------------------------------------------------------
                         slack                                -19.698    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.371ns  (logic 12.273ns (41.786%)  route 17.098ns (58.214%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.970    27.434    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X73Y66         LUT3 (Prop_lut3_I1_O)        0.313    27.747 r  DebUART_i/sort_0/dataOut[43]_INST_0/O
                         net (fo=1, routed)           0.561    28.308    DebUART_i/SliceMemory_0/U0/dataIn[43]
    SLICE_X72Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.432 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.432    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X72Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.588     8.568    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X72Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.487     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.064     9.045    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.589ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.279ns  (logic 12.299ns (42.007%)  route 16.980ns (57.993%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.002    27.466    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y67         LUT3 (Prop_lut3_I1_O)        0.313    27.779 r  DebUART_i/sort_0/dataOut[64]_INST_0/O
                         net (fo=1, routed)           0.410    28.189    DebUART_i/SliceMemory_0/U0/dataIn[64]
    SLICE_X71Y66         LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[20]_i_2_n_0
    SLICE_X71Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    28.551 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    28.551    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]_i_1_n_0
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.505     8.485    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y66         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[20]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X71Y66         FDRE (Setup_fdre_C_D)        0.064     8.962    DebUART_i/SliceMemory_0/U0/dataOut_reg[20]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                         -28.551    
  -------------------------------------------------------------------
                         slack                                -19.589    

Slack (VIOLATED) :        -19.569ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.347ns  (logic 12.299ns (41.909%)  route 17.048ns (58.091%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.030    27.493    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X79Y65         LUT5 (Prop_lut5_I4_O)        0.313    27.806 r  DebUART_i/sort_0/dataOut[61]_INST_0/O
                         net (fo=1, routed)           0.451    28.258    DebUART_i/SliceMemory_0/U0/dataIn[61]
    SLICE_X79Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.382 r  DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2/O
                         net (fo=1, routed)           0.000    28.382    DebUART_i/SliceMemory_0/U0/dataOut[17]_i_2_n_0
    SLICE_X79Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    28.620 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    28.620    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X79Y65         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[17]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X79Y65         FDRE (Setup_fdre_C_D)        0.064     9.051    DebUART_i/SliceMemory_0/U0/dataOut_reg[17]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                -19.569    

Slack (VIOLATED) :        -19.547ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.270ns (41.769%)  route 17.106ns (58.231%))
  Logic Levels:           43  (CARRY4=23 LUT3=2 LUT4=4 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.900    27.364    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X76Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.677 r  DebUART_i/sort_0/dataOut[56]_INST_0/O
                         net (fo=1, routed)           0.638    28.315    DebUART_i/SliceMemory_0/U0/dataIn[56]
    SLICE_X76Y60         LUT6 (Prop_lut6_I1_O)        0.124    28.439 r  DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2/O
                         net (fo=1, routed)           0.000    28.439    DebUART_i/SliceMemory_0/U0/dataOut[12]_i_2_n_0
    SLICE_X76Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    28.648 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    28.648    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]_i_1_n_0
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.595     8.575    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[12]/C
                         clock pessimism              0.487     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X76Y60         FDRE (Setup_fdre_C_D)        0.113     9.101    DebUART_i/SliceMemory_0/U0/dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                         -28.648    
  -------------------------------------------------------------------
                         slack                                -19.547    

Slack (VIOLATED) :        -19.515ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.206ns  (logic 12.273ns (42.022%)  route 16.933ns (57.978%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.905    18.065    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.313    18.378 r  DebUART_i/sort_0/dataOut[150]_INST_0_i_2/O
                         net (fo=9, routed)           0.616    18.994    DebUART_i/sort_0/dataOut[150]_INST_0_i_2_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.118 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_11/O
                         net (fo=1, routed)           0.647    19.765    DebUART_i/sort_0/dataOut[153]_INST_0_i_11_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.285 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.950    21.235    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X63Y58         LUT5 (Prop_lut5_I3_O)        0.313    21.548 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_87/O
                         net (fo=2, routed)           0.324    21.872    DebUART_i/sort_0/dataOut[105]_INST_0_i_87_n_0
    SLICE_X66Y58         LUT6 (Prop_lut6_I4_O)        0.124    21.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_53/O
                         net (fo=1, routed)           0.323    22.319    DebUART_i/sort_0/dataOut[105]_INST_0_i_53_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.826 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.826    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.940 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.940    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.168 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.853    24.021    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.313    24.334 r  DebUART_i/sort_0/dataOut[45]_INST_0_i_2/O
                         net (fo=3, routed)           0.668    25.002    DebUART_i/sort_0/dataOut[45]_INST_0_i_2_n_0
    SLICE_X73Y59         LUT5 (Prop_lut5_I1_O)        0.124    25.126 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_27/O
                         net (fo=1, routed)           0.470    25.596    DebUART_i/sort_0/dataOut[65]_INST_0_i_27_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.122 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.122    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.236 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.236    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X73Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.464 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.793    27.257    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X69Y64         LUT3 (Prop_lut3_I1_O)        0.313    27.570 r  DebUART_i/sort_0/dataOut[63]_INST_0/O
                         net (fo=1, routed)           0.573    28.143    DebUART_i/SliceMemory_0/U0/dataIn[63]
    SLICE_X69Y64         LUT6 (Prop_lut6_I1_O)        0.124    28.267 r  DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2/O
                         net (fo=1, routed)           0.000    28.267    DebUART_i/SliceMemory_0/U0/dataOut[19]_i_2_n_0
    SLICE_X69Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    28.479 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    28.479    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]_i_1_n_0
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.507     8.487    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y64         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[19]/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)        0.064     8.964    DebUART_i/SliceMemory_0/U0/dataOut_reg[19]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                         -28.479    
  -------------------------------------------------------------------
                         slack                                -19.515    

Slack (VIOLATED) :        -19.489ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.316ns  (logic 12.247ns (41.776%)  route 17.069ns (58.224%))
  Logic Levels:           43  (CARRY4=23 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.718    23.672    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.310    23.982 f  DebUART_i/sort_0/dataOut[99]_INST_0_i_1/O
                         net (fo=4, routed)           0.929    24.911    DebUART_i/sort_0/dataOut[99]_INST_0_i_1_n_0
    SLICE_X70Y61         LUT6 (Prop_lut6_I3_O)        0.124    25.035 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_16/O
                         net (fo=1, routed)           0.332    25.367    DebUART_i/sort_0/dataOut[109]_INST_0_i_16_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.874 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.874    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.102 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          1.033    27.135    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X77Y61         LUT3 (Prop_lut3_I1_O)        0.313    27.448 r  DebUART_i/sort_0/dataOut[91]_INST_0/O
                         net (fo=1, routed)           0.803    28.251    DebUART_i/SliceMemory_0/U0/dataIn[91]
    SLICE_X76Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.375 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3/O
                         net (fo=1, routed)           0.000    28.375    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_3_n_0
    SLICE_X76Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    28.589 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.589    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.594     8.574    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X76Y61         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.487     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X76Y61         FDRE (Setup_fdre_C_D)        0.113     9.100    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -28.589    
  -------------------------------------------------------------------
                         slack                                -19.489    

Slack (VIOLATED) :        -19.483ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.178ns  (logic 12.141ns (41.611%)  route 17.037ns (58.389%))
  Logic Levels:           43  (CARRY4=23 LUT3=3 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.812    -0.728    DebUART_i/concat_memory_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.272 r  DebUART_i/concat_memory_0/U0/vector_s_reg[3][3]/Q
                         net (fo=9, routed)           0.845     0.573    DebUART_i/sort_0/dataIn[69]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.697 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_121/O
                         net (fo=1, routed)           0.000     0.697    DebUART_i/sort_0/dataOut[21]_INST_0_i_121_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.247 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     1.247    DebUART_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.361 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.361    DebUART_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.589 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_12/CO[2]
                         net (fo=121, routed)         1.030     2.619    DebUART_i/sort_0/U0/onSort[2]1
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.341     2.960 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     2.960    DebUART_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470     3.430 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.430    DebUART_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.658 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_11/CO[2]
                         net (fo=110, routed)         0.870     4.528    DebUART_i/sort_0/U0/onSort[3]1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313     4.841 r  DebUART_i/sort_0/dataOut[3]_INST_0_i_1/O
                         net (fo=10, routed)          0.828     5.669    DebUART_i/sort_0/dataOut[3]_INST_0_i_1_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_105/O
                         net (fo=1, routed)           0.000     5.793    DebUART_i/sort_0/dataOut[21]_INST_0_i_105_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.326 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.326    DebUART_i/sort_0/dataOut[21]_INST_0_i_56_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.443 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.443    DebUART_i/sort_0/dataOut[21]_INST_0_i_20_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.672 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_7/CO[2]
                         net (fo=144, routed)         0.706     7.378    DebUART_i/sort_0/U0/onSort[2]15_in
    SLICE_X47Y47         LUT6 (Prop_lut6_I4_O)        0.310     7.688 f  DebUART_i/sort_0/dataOut[21]_INST_0_i_129/O
                         net (fo=3, routed)           0.580     8.268    DebUART_i/sort_0/dataOut[21]_INST_0_i_129_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_86/O
                         net (fo=1, routed)           0.618     9.010    DebUART_i/sort_0/dataOut[21]_INST_0_i_86_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.536 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.001     9.536    DebUART_i/sort_0/dataOut[21]_INST_0_i_41_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.650    DebUART_i/sort_0/dataOut[21]_INST_0_i_13_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.878 r  DebUART_i/sort_0/dataOut[21]_INST_0_i_6/CO[2]
                         net (fo=98, routed)          1.019    10.898    DebUART_i/sort_0/U0/onSort[2]16_in
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.339    11.237 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_6/O
                         net (fo=4, routed)           0.558    11.795    DebUART_i/sort_0/dataOut[93]_INST_0_i_6_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.326    12.121 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_90/O
                         net (fo=1, routed)           0.190    12.311    DebUART_i/sort_0/dataOut[105]_INST_0_i_90_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.715 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_59/CO[3]
                         net (fo=1, routed)           0.001    12.716    DebUART_i/sort_0/dataOut[105]_INST_0_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.833 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.833    DebUART_i/sort_0/dataOut[105]_INST_0_i_37_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.062 f  DebUART_i/sort_0/dataOut[105]_INST_0_i_18/CO[2]
                         net (fo=100, routed)         1.139    14.200    DebUART_i/sort_0/U0/onSort[6]1
    SLICE_X56Y52         LUT4 (Prop_lut4_I3_O)        0.302    14.502 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_13/O
                         net (fo=1, routed)           0.583    15.086    DebUART_i/sort_0/dataOut[142]_INST_0_i_13_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.328    15.414 r  DebUART_i/sort_0/dataOut[142]_INST_0_i_7/O
                         net (fo=6, routed)           0.844    16.258    DebUART_i/sort_0/dataOut[142]_INST_0_i_7_n_0
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.124    16.382 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    16.382    DebUART_i/sort_0/dataOut[153]_INST_0_i_89_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.932 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.932    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.160 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.495    17.655    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.313    17.968 r  DebUART_i/sort_0/dataOut[143]_INST_0_i_6/O
                         net (fo=4, routed)           0.575    18.543    DebUART_i/sort_0/dataOut[143]_INST_0_i_6_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.667 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_15/O
                         net (fo=1, routed)           0.524    19.191    DebUART_i/sort_0/dataOut[58]_INST_0_i_15_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.698 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.698    DebUART_i/sort_0/dataOut[58]_INST_0_i_5_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.926 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         1.052    20.977    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.313    21.290 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_182/O
                         net (fo=1, routed)           0.466    21.756    DebUART_i/sort_0/dataOut[153]_INST_0_i_182_n_0
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.124    21.880 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_160/O
                         net (fo=1, routed)           0.331    22.211    DebUART_i/sort_0/dataOut[153]_INST_0_i_160_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.607 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_119/CO[3]
                         net (fo=1, routed)           0.000    22.607    DebUART_i/sort_0/dataOut[153]_INST_0_i_119_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.724 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.724    DebUART_i/sort_0/dataOut[153]_INST_0_i_65_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.953 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.851    23.804    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X70Y57         LUT5 (Prop_lut5_I1_O)        0.310    24.114 f  DebUART_i/sort_0/dataOut[145]_INST_0_i_1/O
                         net (fo=4, routed)           1.046    25.160    DebUART_i/sort_0/dataOut[145]_INST_0_i_1_n_0
    SLICE_X70Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.284 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_74/O
                         net (fo=1, routed)           0.414    25.698    DebUART_i/sort_0/dataOut[153]_INST_0_i_74_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.096 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.096    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.324 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.829    27.154    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.313    27.467 r  DebUART_i/sort_0/dataOut[126]_INST_0/O
                         net (fo=1, routed)           0.642    28.109    DebUART_i/SliceMemory_0/U0/dataIn[126]
    SLICE_X71Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.233 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3/O
                         net (fo=1, routed)           0.000    28.233    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_3_n_0
    SLICE_X71Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    28.450 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.450    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        1.510     8.490    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X71Y60         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.487     8.977    
                         clock uncertainty           -0.074     8.903    
    SLICE_X71Y60         FDRE (Setup_fdre_C_D)        0.064     8.967    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                         -28.450    
  -------------------------------------------------------------------
                         slack                                -19.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.560    -0.604    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y66         FDSE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.409    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.364 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[21].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[21]
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.828    -0.845    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.121    -0.396    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y35         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.186    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.946    -0.727    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.476    
                         clock uncertainty            0.074    -0.402    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.219    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.562    -0.602    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.405    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_In_reg[0][7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[18].GPIO2_DBus_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    DebUART_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.831    -0.842    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y65         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.120    -0.395    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.249ns (49.196%)  route 0.257ns (50.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.101    -0.028 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[29]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.074    -0.196    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.131    -0.065    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.024%)  route 0.313ns (68.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.564    -0.600    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y53         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit_reg/Q
                         net (fo=1, routed)           0.313    -0.146    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_brki_hit
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y56         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg/C
                         clock pessimism              0.504    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070    -0.185    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.893%)  route 0.257ns (51.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.630    -0.534    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y40         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.257    -0.129    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_piperun
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.098    -0.031 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i[28]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.902    -0.771    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X54Y39         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]/C
                         clock pessimism              0.501    -0.271    
                         clock uncertainty            0.074    -0.196    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.120    -0.076    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_15
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.075    -0.456    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.561    -0.603    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.406    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_17
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.830    -0.843    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075    -0.454    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.559    -0.605    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.408    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_19
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.827    -0.846    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.075    -0.456    DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.555    -0.609    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.412    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1857, routed)        0.822    -0.851    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X57Y77         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.460    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.155ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.030ns  (logic 0.583ns (28.713%)  route 1.447ns (71.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 36.825 - 33.333 ) 
    Source Clock Delay      (SCD):    3.939ns = ( 20.606 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.612    20.606    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X48Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.459    21.065 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.918    21.983    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.124    22.107 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.529    22.636    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X51Y74         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.491    36.825    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.406    37.231    
                         clock uncertainty           -0.035    37.196    
    SLICE_X51Y74         FDCE (Recov_fdce_C_CLR)     -0.405    36.791    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 14.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.409ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.622%)  route 0.526ns (73.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.470ns = ( 18.137 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.137    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X48Y75         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.146    18.283 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.351    18.634    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.045    18.679 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.175    18.854    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X51Y74         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.817     1.881    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y74         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.379     1.502    
                         clock uncertainty            0.035     1.538    
    SLICE_X51Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.446    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                          18.854    
  -------------------------------------------------------------------
                         slack                                 17.409    





