;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB -7, <-420
	SUB #12, @200
	SUB <0, @2
	SUB <0, @2
	SUB -7, <-420
	ADD 270, 0
	MOV -7, <-20
	SLT #727, 104
	SLT #727, 104
	ADD 210, 30
	SUB #1, 8
	ADD 210, 30
	JMP -7, @-220
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD 210, 30
	SUB @127, 100
	ADD 210, 30
	ADD 210, 30
	SUB -7, <-420
	SUB -7, <-420
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	JMN 0, 20
	SPL 110, 200
	JMP 12, #10
	SUB #1, 8
	SUB #201, 1
	SUB #1, 8
	JMP <204, #103
	SUB -7, <-420
	JMN @12, #201
	SUB @1, @2
	SUB @1, @2
	ADD -700, -0
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	ADD 210, 30
