#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Nov 15 10:53:46 2018
# Process ID: 5856
# Current directory: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6312 C:\Users\170081L\Downloads\nanoprocessor-master\nanoprocessor-master\Nano Processor\Nano Processor.xpr
# Log file: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/vivado.log
# Journal file: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor'
INFO: [Project 1-313] Project file moved from 'E:/Projects/Vivaldo/nanoprocessor/Nano Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 755.008 ; gain = 101.008
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Tri_State_Buffer_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/TSB_Set_8_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB_Set_8_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Add_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/TSB_Set_2_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB_Set_2_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_1_to_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_1_to_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Tri_State_Buffer_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tri_State_Buffer_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/TSB_Set_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB_Set_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_8_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_8_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_2_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_2_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_TSB_Set_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB_Set_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ROM_16_17
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 755.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 759.910 ; gain = 4.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 785.203 ; gain = 6.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_D_FF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_D_FF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_D_FF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_D_FF_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_D_FF_behav xil_defaultlib.TB_D_FF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff
Built simulation snapshot TB_D_FF_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano -notrace
couldn't read file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 15 11:49:16 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_D_FF_behav -key {Behavioral:sim_1:Functional:TB_D_FF} -tclbatch {TB_D_FF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_D_FF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_D_FF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 812.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_D_FF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_D_FF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_D_FF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_D_FF_behav xil_defaultlib.TB_D_FF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff
Built simulation snapshot TB_D_FF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_D_FF_behav -key {Behavioral:sim_1:Functional:TB_D_FF} -tclbatch {TB_D_FF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_D_FF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_D_FF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 819.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_D_FF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_D_FF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_D_FF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_D_FF_behav xil_defaultlib.TB_D_FF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff
Built simulation snapshot TB_D_FF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_D_FF_behav -key {Behavioral:sim_1:Functional:TB_D_FF} -tclbatch {TB_D_FF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_D_FF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_D_FF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_D_FF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_D_FF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_D_FF
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_D_FF_behav xil_defaultlib.TB_D_FF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff
Built simulation snapshot TB_D_FF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_D_FF_behav -key {Behavioral:sim_1:Functional:TB_D_FF} -tclbatch {TB_D_FF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_D_FF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_D_FF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Nano_Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_D_FF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_16
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_D_FF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_D_FF_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_D_FF_behav xil_defaultlib.TB_D_FF -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff
Built simulation snapshot TB_D_FF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_D_FF_behav -key {Behavioral:sim_1:Functional:TB_D_FF} -tclbatch {TB_D_FF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_D_FF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_D_FF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Nano_Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_19
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 932.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 932.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 936.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 966.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: FUUUUCK no_jump_to_do is true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 420 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: no_jump_to_do is true
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 978.617 ; gain = 1.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true and Reg = 00000000
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 700 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 940 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 220 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 460 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 700 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 940 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 260 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 500 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 540 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 780 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 820 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 260 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 500 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 540 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 780 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 820 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 260 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 500 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 540 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 780 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 820 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 991.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 65 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 125 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 135 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 195 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 205 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 265 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 275 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 335 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 345 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 395 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 495 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 565 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 635 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 705 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 775 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 825 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 925 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 985 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 995 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 55 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 115 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 125 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 185 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 195 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 255 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 265 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 325 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 335 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 385 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 485 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 545 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 615 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 685 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 755 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 815 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 915 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 975 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 985 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/ROM_16_17.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_16_17
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 55 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 115 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 125 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 185 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 195 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 255 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 265 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 325 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 335 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 385 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 495 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 565 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 635 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 705 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 775 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 825 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 935 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 995 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 2
[Thu Nov 15 14:57:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Adding
Time: 55 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 215 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 375 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 535 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Adding
Time: 855 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true and Reg = 00000000
Time: 115 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 185 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 255 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 325 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 385 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 825 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 995 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.453 ; gain = 97.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true and Reg = 00000000
Time: 115 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 185 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 255 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 325 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 385 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 825 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 995 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__52  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Add_Sub [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_behav xil_defaultlib.TB_Add_Sub -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub
Built simulation snapshot TB_Add_Sub_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano -notrace
couldn't read file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 15 15:21:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub} -tclbatch {TB_Add_Sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Add_Sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.488 ; gain = 4.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_behav xil_defaultlib.TB_Add_Sub -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub
Built simulation snapshot TB_Add_Sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub} -tclbatch {TB_Add_Sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Add_Sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_behav xil_defaultlib.TB_Add_Sub -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub
Built simulation snapshot TB_Add_Sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub} -tclbatch {TB_Add_Sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Add_Sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sim_1/new/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_behav xil_defaultlib.TB_Add_Sub -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub
Built simulation snapshot TB_Add_Sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub} -tclbatch {TB_Add_Sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Add_Sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Nano_Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nano_Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nano_Processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9b7466df63c84a708dd872c801467c14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nano_Processor_behav xil_defaultlib.TB_Nano_Processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_4 [add_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_1_to_2 [decoder_1_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_4 [tri_state_buffer_4_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_4 [tsb_set_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_16_17 [rom_16_17_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_Buffer_8 [tri_state_buffer_8_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_2_to_8 [tsb_set_2_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB_Set_8_to_8 [tsb_set_8_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_Nano_Processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nano_Processor_behav -key {Behavioral:sim_1:Functional:TB_Nano_Processor} -tclbatch {TB_Nano_Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Nano_Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Jumped became true and Reg = 00000000
Time: 115 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 185 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 255 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 325 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 385 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 555 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 625 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 695 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 765 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 825 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
Note: Jumped became true and Reg = 00000000
Time: 995 ns  Iteration: 0  Process: /TB_Nano_Processor/UUT/Instruction_Decoder_0/line__53  File: C:/Users/170081L/Downloads/nanoprocessor-master/nanoprocessor-master/Nano Processor/Nano Processor.srcs/sources_1/new/Instruction_Decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nano_Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.570 ; gain = 0.000
