Analysis & Synthesis report for TRISC2
Tue May 31 17:35:20 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TRISC2|triscCU:CU|triscFSM:triscFSM_inst|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: OnOffToggle:DivideX2
 14. Parameter Settings for User Entity Instance: BinUp:AddressGen
 15. Parameter Settings for User Entity Instance: RAM:RAM_inst
 16. Parameter Settings for User Entity Instance: BinUp:PC
 17. Parameter Settings for User Entity Instance: PIPOreg:IReg
 18. Parameter Settings for User Entity Instance: Acc:ACC|two2one:two2oneMUX
 19. Parameter Settings for User Entity Instance: Acc:ACC|BinUp:RegCount
 20. Parameter Settings for User Entity Instance: PIPOreg:BReg
 21. Parameter Settings for User Entity Instance: triscCU:CU|triscFSM:triscFSM_inst
 22. Port Connectivity Checks: "triscCU:CU"
 23. Port Connectivity Checks: "BasicALU:ALU"
 24. Port Connectivity Checks: "BinUp:AddressGen"
 25. Port Connectivity Checks: "OnOffToggle:DivideX2"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 31 17:35:20 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; TRISC2                                      ;
; Top-level Entity Name              ; TRISC2                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 314                                         ;
;     Total combinational functions  ; 250                                         ;
;     Dedicated logic registers      ; 154                                         ;
; Total registers                    ; 154                                         ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; TRISC2             ; TRISC2             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+-----------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../../../../CSE4357_Advance_Digital_Logic/RAM/RAM.v ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v                                  ;         ;
; ../triscFSM.v                                       ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v                              ;         ;
; ../Lab_6_section3/twoComplement2sevenS.v            ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/Lab_6_section3/twoComplement2sevenS.v   ;         ;
; ../lab_6/Binary2sevenS.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/lab_6/Binary2sevenS.v                   ;         ;
; ../CSE2441-lab9/FAbehav/FAbehav.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FAbehav/FAbehav.v          ;         ;
; ../CSE2441-lab9/SOL2/AdderSubtractor.v              ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v     ;         ;
; ../RAMtesterCode/OnOffToggle/OnOffToggle.v          ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v ;         ;
; ../two2one.v                                        ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/two2one.v                               ;         ;
; ../PIPOreg.v                                        ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PIPOreg.v                               ;         ;
; ../PC.v                                             ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PC.v                                    ;         ;
; ../ACC.v                                            ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v                                   ;         ;
; ../ANDXORarray.v                                    ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ANDXORarray.v                           ;         ;
; ../triscID.v                                        ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscID.v                               ;         ;
; ../triscCU.v                                        ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v                               ;         ;
; ../BasicALU.v                                       ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v                              ;         ;
; TRISC2.v                                            ; yes             ; User Verilog HDL File  ; C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v         ;         ;
+-----------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 314   ;
;                                             ;       ;
; Total combinational functions               ; 250   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 145   ;
;     -- 3 input functions                    ; 23    ;
;     -- <=2 input functions                  ; 82    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 250   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 154   ;
;     -- Dedicated logic registers            ; 154   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 76    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; RAMin ;
; Maximum fan-out                             ; 136   ;
; Total fan-out                               ; 1330  ;
; Average fan-out                             ; 2.39  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                       ; Entity Name   ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------+---------------+--------------+
; |TRISC2                        ; 250 (19)            ; 154 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 76   ; 0            ; 0          ; |TRISC2                                   ; TRISC2        ; work         ;
;    |BinUp:AddressGen|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|BinUp:AddressGen                  ; BinUp         ; work         ;
;    |BinUp:PC|                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|BinUp:PC                          ; BinUp         ; work         ;
;    |Binary2sevenS:hex0|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex0                ; Binary2sevenS ; work         ;
;    |Binary2sevenS:hex1|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex1                ; Binary2sevenS ; work         ;
;    |Binary2sevenS:hex2|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex2                ; Binary2sevenS ; work         ;
;    |Binary2sevenS:hex3|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex3                ; Binary2sevenS ; work         ;
;    |Binary2sevenS:hex4|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex4                ; Binary2sevenS ; work         ;
;    |Binary2sevenS:hex5|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|Binary2sevenS:hex5                ; Binary2sevenS ; work         ;
;    |OnOffToggle:DivideX2|      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|OnOffToggle:DivideX2              ; OnOffToggle   ; work         ;
;    |RAM:RAM_inst|              ; 176 (176)           ; 136 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|RAM:RAM_inst                      ; RAM           ; work         ;
;    |triscCU:CU|                ; 3 (0)               ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|triscCU:CU                        ; triscCU       ; work         ;
;       |triscFSM:triscFSM_inst| ; 3 (3)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TRISC2|triscCU:CU|triscFSM:triscFSM_inst ; triscFSM      ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TRISC2|triscCU:CU|triscFSM:triscFSM_inst|state                                                                                                                                                           ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name    ; state.U ; state.T ; state.S ; state.R ; state.Q ; state.P ; state.O ; state.N ; state.M ; state.L ; state.K ; state.J ; state.I ; state.H ; state.G ; state.F ; state.E ; state.D ; state.C ; state.B ; state.A ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; state.A ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; state.B ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; state.C ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; state.D ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; state.E ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; state.F ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.G ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.H ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.I ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.J ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.K ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.L ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.M ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.N ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.O ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.P ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.Q ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.R ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.S ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.T ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; state.U ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; PIPOreg:BReg|Q[0..3]                      ; Stuck at GND due to stuck port clock   ;
; PIPOreg:IReg|Q[0..3]                      ; Stuck at GND due to stuck port clock   ;
; triscCU:CU|triscFSM:triscFSM_inst|state.M ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.N ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.P ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.Q ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.R ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.S ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.T ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state~4 ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state~5 ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state~6 ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state~7 ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state~8 ; Lost fanout                            ;
; triscCU:CU|triscFSM:triscFSM_inst|state.F ; Stuck at GND due to stuck port data_in ;
; triscCU:CU|triscFSM:triscFSM_inst|state.G ; Stuck at GND due to stuck port data_in ;
; triscCU:CU|triscFSM:triscFSM_inst|state.H ; Stuck at GND due to stuck port data_in ;
; triscCU:CU|triscFSM:triscFSM_inst|state.O ; Stuck at GND due to stuck port data_in ;
; triscCU:CU|triscFSM:triscFSM_inst|state.U ; Stuck at GND due to stuck port data_in ;
; Acc:ACC|BinUp:RegCount|Q[0..3]            ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 29    ;                                        ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                    ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------+
; triscCU:CU|triscFSM:triscFSM_inst|state.G ; Stuck at GND              ; Acc:ACC|BinUp:RegCount|Q[0], Acc:ACC|BinUp:RegCount|Q[1], ;
;                                           ; due to stuck port data_in ; Acc:ACC|BinUp:RegCount|Q[2], Acc:ACC|BinUp:RegCount|Q[3]  ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 136   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TRISC2|AddIn[3]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnOffToggle:DivideX2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ON             ; 1     ; Unsigned Binary                          ;
; OFF            ; 0     ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinUp:AddressGen ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ADDRESS_WIDETH ; 4     ; Signed Integer                   ;
; DATA           ; 8     ; Signed Integer                   ;
; RAM_LENGTH     ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinUp:PC ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; N              ; 4     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PIPOreg:IReg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Acc:ACC|two2one:two2oneMUX ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Acc:ACC|BinUp:RegCount ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PIPOreg:BReg ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: triscCU:CU|triscFSM:triscFSM_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; A              ; 00000 ; Unsigned Binary                                       ;
; B              ; 00001 ; Unsigned Binary                                       ;
; C              ; 00010 ; Unsigned Binary                                       ;
; D              ; 00011 ; Unsigned Binary                                       ;
; E              ; 00100 ; Unsigned Binary                                       ;
; F              ; 00101 ; Unsigned Binary                                       ;
; G              ; 00110 ; Unsigned Binary                                       ;
; H              ; 00111 ; Unsigned Binary                                       ;
; I              ; 01000 ; Unsigned Binary                                       ;
; J              ; 01001 ; Unsigned Binary                                       ;
; K              ; 01010 ; Unsigned Binary                                       ;
; L              ; 01011 ; Unsigned Binary                                       ;
; M              ; 01100 ; Unsigned Binary                                       ;
; N              ; 01101 ; Unsigned Binary                                       ;
; O              ; 01110 ; Unsigned Binary                                       ;
; P              ; 01111 ; Unsigned Binary                                       ;
; Q              ; 10000 ; Unsigned Binary                                       ;
; R              ; 10001 ; Unsigned Binary                                       ;
; S              ; 10010 ; Unsigned Binary                                       ;
; T              ; 10011 ; Unsigned Binary                                       ;
; U              ; 10100 ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "triscCU:CU"                                                                                                               ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; C     ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (14 bits) it drives; bit(s) "C[14..14]" have no fanouts ;
; IRout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BasicALU:ALU"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; OVR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Aout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Bout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "BinUp:AddressGen" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; load ; Input ; Info     ; Stuck at VCC       ;
; D    ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "OnOffToggle:DivideX2" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; IN   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 154                         ;
;     CLR               ; 17                          ;
;     ENA               ; 136                         ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 258                         ;
;     normal            ; 258                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 75                          ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 145                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 31 17:35:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC2 -c TRISC2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse4357_advance_digital_logic/ram/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscfsm.v
    Info (12023): Found entity 1: triscFSM File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6_section3/twocomplement2sevens.v
    Info (12023): Found entity 1: twoComplement2sevenS File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/Lab_6_section3/twoComplement2sevenS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6/binary2sevens.v
    Info (12023): Found entity 1: Binary2sevenS File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/lab_6/Binary2sevenS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fabehav/fabehav.v
    Info (12023): Found entity 1: FAbehav File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FAbehav/FAbehav.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/sol2/addersubtractor.v
    Info (12023): Found entity 1: AdderSubtractor File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/ramtestercode/onofftoggle/onofftoggle.v
    Info (12023): Found entity 1: OnOffToggle File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/two2one.v
    Info (12023): Found entity 1: two2one File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/two2one.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/piporeg.v
    Info (12023): Found entity 1: PIPOreg File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PIPOreg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/pc.v
    Info (12023): Found entity 1: BinUp File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/acc.v
    Info (12023): Found entity 1: Acc File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fulladder/fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FullAdder/FullAdder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/andxorarray.v
    Info (12023): Found entity 1: ANDXORarray File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ANDXORarray.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscid.v
    Info (12023): Found entity 1: triscID File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscID.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/trisccu.v
    Info (12023): Found entity 1: triscCU File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/basicalu.v
    Info (12023): Found entity 1: BasicALU File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscram/triscram.v
    Info (12023): Found entity 1: triscRAM File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscRAM/triscRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file trisc2.v
    Info (12023): Found entity 1: TRISC2 File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 1
Info (12127): Elaborating entity "TRISC2" for the top level hierarchy
Warning (10030): Net "MDI[7..4]" at TRISC2.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 9
Warning (10034): Output port "LEDR[5..1]" at TRISC2.v(6) has no driver File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
Info (12128): Elaborating entity "OnOffToggle" for hierarchy "OnOffToggle:DivideX2" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 36
Info (12128): Elaborating entity "BinUp" for hierarchy "BinUp:AddressGen" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 45
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_inst" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 64
Info (12128): Elaborating entity "PIPOreg" for hierarchy "PIPOreg:IReg" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 81
Info (12128): Elaborating entity "Acc" for hierarchy "Acc:ACC" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 92
Info (12128): Elaborating entity "two2one" for hierarchy "Acc:ACC|two2one:two2oneMUX" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v Line: 17
Info (12128): Elaborating entity "BasicALU" for hierarchy "BasicALU:ALU" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 110
Warning (10034): Output port "Aout" at BasicALU.v(6) has no driver File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 6
Warning (10034): Output port "Bout" at BasicALU.v(6) has no driver File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 6
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "BasicALU:ALU|AdderSubtractor:AddSub" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 24
Info (12128): Elaborating entity "FAbehav" for hierarchy "BasicALU:ALU|AdderSubtractor:AddSub|FAbehav:s0" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v Line: 29
Info (12128): Elaborating entity "ANDXORarray" for hierarchy "BasicALU:ALU|ANDXORarray:ANDXOR" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 33
Info (12128): Elaborating entity "twoComplement2sevenS" for hierarchy "BasicALU:ALU|twoComplement2sevenS:binary2two" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v Line: 54
Info (12128): Elaborating entity "triscCU" for hierarchy "triscCU:CU" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 118
Warning (10034): Output port "C[6]" at triscCU.v(8) has no driver File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v Line: 8
Info (12128): Elaborating entity "triscID" for hierarchy "triscCU:CU|triscID:ID" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v Line: 26
Info (12128): Elaborating entity "triscFSM" for hierarchy "triscCU:CU|triscFSM:triscFSM_inst" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at triscFSM.v(13): inferring latch(es) for variable "nextstate", which holds its previous value in one or more paths through the always construct File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.U" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.T" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.S" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.R" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.Q" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.P" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.O" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.N" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.M" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.L" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.K" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.J" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.I" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.H" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.G" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.F" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.E" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.D" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.C" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.B" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (10041): Inferred latch for "nextstate.A" at triscFSM.v(13) File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Info (12128): Elaborating entity "Binary2sevenS" for hierarchy "Binary2sevenS:hex5" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 134
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.Q_569" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.R_550" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.O_604" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.N_623" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.L_658" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.K_677" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.J_696" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.E_779" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.D_798" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.C_817" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.B_836" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.S_531" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.T_512" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (14026): LATCH primitive "triscCU:CU|triscFSM:triscFSM_inst|nextstate.U_493" is permanently enabled File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v Line: 13
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer RAMin File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 14
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "RAM:RAM_inst|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v Line: 12
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
    Warning (13410): Pin "LEDG[9]" is stuck at GND File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "OnOffToggle:DivideX2|Mult0" File: C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v Line: 15
Info (144001): Generated suppressed messages file C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 398 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 322 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Tue May 31 17:35:20 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg.


