
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: batman.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 16
FID:  path (prevtimestamp, timestamp)
0        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19)
1        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv (N/A, 2022-02-05 10:56:52)
2        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv (N/A, 2025-02-05 20:39:01)
3        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv (N/A, 2025-02-05 20:39:01)
4        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (N/A, 2025-02-05 22:43:57)
5        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv (N/A, 2025-02-05 22:20:10)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (N/A, 2018-11-27 23:10:11)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (N/A, 2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (N/A, 2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (N/A, 2018-11-27 23:10:39)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (N/A, 2018-11-27 23:10:40)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (N/A, 2018-11-27 23:12:11)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (N/A, 2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (N/A, 2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (N/A, 2018-11-27 23:17:48)
15       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (N/A, 2018-08-08 02:43:25)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
0        work.edge_detect_top.verilog may have changed because the following files changed:
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19) <-- (module definition)
1        work.fifo.verilog may have changed because the following files changed:
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19) <-- (may instantiate this module)
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv (N/A, 2022-02-05 10:56:52) <-- (module definition)
2        work.gray_scale.verilog may have changed because the following files changed:
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19) <-- (may instantiate this module)
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv (N/A, 2025-02-05 20:39:01) <-- (module definition)
3        work.manage_fifo.verilog may have changed because the following files changed:
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19) <-- (may instantiate this module)
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/gray_scale.sv (N/A, 2025-02-05 20:39:01) <-- (may instantiate this module)
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/manage_fifo.sv (N/A, 2025-02-05 20:39:01) <-- (module definition)
4        work.sobel.verilog may have changed because the following files changed:
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/edge_detect_top.sv (N/A, 2025-02-05 21:39:19) <-- (may instantiate this module)
                        /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv (N/A, 2025-02-05 22:20:10) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
