info x 66 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 mux8to1
term mark 38 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 2 0 36 10 14 0 0 SELinSTD_LOGIC_VECTOR
var add 2 31 0 34 11 11 0 0 AinSTD_LOGIC
var add 3 31 0 34 11 14 0 0 BinSTD_LOGIC
var add 4 31 0 34 11 17 0 0 CinSTD_LOGIC
var add 5 31 0 34 11 20 0 0 DinSTD_LOGIC
var add 6 31 0 34 11 23 0 0 EinSTD_LOGIC
var add 7 31 0 34 11 26 0 0 FinSTD_LOGIC
var add 8 31 0 34 11 29 0 0 GinSTD_LOGIC
var add 9 31 0 34 11 32 0 0 HinSTD_LOGIC
var add 10 31 0 34 12 18 0 0 MUX_OUToutSTD_LOGIC
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 110 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000
cell fill 1 2 0 0 0 0 0 0 001
cell fill 1 4 0 0 0 0 0 0 010
cell fill 1 6 0 0 0 0 0 0 011
cell fill 1 8 0 0 0 0 0 0 100
cell fill 1 10 0 0 0 0 0 0 101
cell fill 1 12 0 0 0 0 0 0 110
cell fill 1 14 0 0 0 0 0 0 111
cell fill 2 0 0 0 0 0 0 0 1
cell fill 2 2 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 2 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0
cell fill 4 4 0 0 0 0 0 0 1
cell fill 4 6 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0
cell fill 5 6 0 0 0 0 0 0 1
cell fill 5 8 0 0 0 0 0 0 0
cell fill 5 10 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 0
cell fill 6 6 0 0 0 0 0 0 1
cell fill 6 8 0 0 0 0 0 0 0
cell fill 6 12 0 0 0 0 0 0 0
cell fill 7 0 0 0 0 0 0 0 0
cell fill 7 8 0 0 0 0 0 0 1
cell fill 7 10 0 0 0 0 0 0 0
cell fill 7 16 0 0 0 0 0 0 0
cell fill 8 0 0 0 0 0 0 0 0
cell fill 8 10 0 0 0 0 0 0 1
cell fill 8 12 0 0 0 0 0 0 0
cell fill 8 18 0 0 0 0 0 0 0
cell fill 9 0 0 0 0 0 0 0 0
cell fill 9 12 0 0 0 0 0 0 1
cell fill 9 14 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 3424905728 29631082 0 0 0 0 0 mux8to1.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 217 12 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = mux8to1.vhd
Wed Apr 14 21:09:34 2004
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
