{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682593690174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682593690185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 13:08:09 2023 " "Processing started: Thu Apr 27 13:08:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682593690185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593690185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testProject -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off testProject -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593690185 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682593692029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703648 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703713 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703738 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703746 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703754 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682593703760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703762 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pio_led " "Found entity 1: DE2_115_SOPC_pio_led" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_onchip_memory2 " "Found entity 1: DE2_115_SOPC_onchip_memory2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703861 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703861 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703861 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703861 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/getmax_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/getmax_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 getMax_Custom_Instruction " "Found entity 1: getMax_Custom_Instruction" {  } { { "DE2_115_SOPC/synthesis/submodules/getMax_Custom_Instruction.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/getMax_Custom_Instruction.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu " "Found entity 1: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593703879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593703879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu_cpu " "Found entity 27: DE2_115_SOPC_cpu_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593704994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593704994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "Lab7.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/Lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "debounce.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705615 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debounce.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_package.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705633 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705639 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705645 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705652 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_io.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705658 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705664 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705670 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/mul_fsm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705678 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705686 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generatetestinput.v 1 1 " "Found 1 design units, including 1 entities, in source file generatetestinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 generateTestInput " "Found entity 1: generateTestInput" {  } { { "generateTestInput.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/generateTestInput.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codectofft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file codectofft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 codecToFFT " "Found entity 1: codecToFFT" {  } { { "codecToFFT.bdf" "" { Schematic "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/codecToFFT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreqisterfft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreqisterfft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReqisterFFT " "Found entity 1: shiftReqisterFFT" {  } { { "shiftReqisterFFT.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682593705718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682593705718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftReqisterFFT " "Elaborating entity \"shiftReqisterFFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682593705965 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "shiftReqisterFFT.v(54) " "Verilog HDL warning at shiftReqisterFFT.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "shiftReqisterFFT.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1682593705998 "|shiftReqisterFFT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "shiftReqisterFFT.v(55) " "Verilog HDL warning at shiftReqisterFFT.v(55): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "shiftReqisterFFT.v" "" { Text "C:/Users/liero/Documents/GitHub/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v" 55 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1682593705998 "|shiftReqisterFFT"}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682593706530 ""}
