<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="pcie_xlconstant_1_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_xdma_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_xlconstant_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_proc_sys_reset_1_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_processing_system7_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_proc_sys_reset_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_xlconstant_2_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_xlconstant_3_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_util_ds_buf_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_axi_bram_ctrl_1_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_axi_bram_ctrl_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_blk_mem_gen_0_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_auto_pc_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_auto_ds_0_synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="pcie_xlconstant_1_0_synth_1"/>
		<Parent Id="pcie_xdma_0_0_synth_1"/>
		<Parent Id="pcie_xlconstant_0_0_synth_1"/>
		<Parent Id="pcie_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="pcie_processing_system7_0_0_synth_1"/>
		<Parent Id="pcie_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="pcie_xlconstant_2_0_synth_1"/>
		<Parent Id="pcie_xlconstant_3_0_synth_1"/>
		<Parent Id="pcie_util_ds_buf_0_0_synth_1"/>
		<Parent Id="pcie_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="pcie_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="pcie_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="pcie_auto_pc_0_synth_1"/>
		<Parent Id="pcie_auto_ds_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/alexey101/vivado_prj/pcie/pcie.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="pcie_xlconstant_1_0_synth_1"/>
		<Parent Id="pcie_xdma_0_0_synth_1"/>
		<Parent Id="pcie_xlconstant_0_0_synth_1"/>
		<Parent Id="pcie_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="pcie_processing_system7_0_0_synth_1"/>
		<Parent Id="pcie_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="pcie_xlconstant_2_0_synth_1"/>
		<Parent Id="pcie_xlconstant_3_0_synth_1"/>
		<Parent Id="pcie_util_ds_buf_0_0_synth_1"/>
		<Parent Id="pcie_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="pcie_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="pcie_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="pcie_auto_pc_0_synth_1"/>
		<Parent Id="pcie_auto_ds_0_synth_1"/>
	</Run>
</Runs>

