

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 19:43:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3193|  3193|  3193|  3193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       399|          -|          -|     8|    no    |
        | + Loop 1.1  |   395|   395|         5|          1|          1|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    400|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        0|      -|     436|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     449|    704|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |           Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_646_16_1_1_U100  |network_mux_646_16_1_1  |        0|      0|  0|  65|    0|
    +-----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                        |                        |        0|      0|  0|  65|    0|
    +-----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U101  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_32_1_1_U102        |network_mul_mul_16s_16s_32_1_1        |    i0 * i1   |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  13|   2|    0|     8|   13|     1|          104|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_331_p2       |     +    |      0|  0|  15|           9|           6|
    |add_ln20_fu_407_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln21_fu_549_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln29_7_fu_529_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln29_fu_395_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln34_1_fu_740_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln34_fu_730_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_777_p2         |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_543_p2           |     +    |      0|  0|  13|           4|           1|
    |merge_i_fu_591_p65       |     +    |      0|  0|  15|           6|           6|
    |out_d_fu_343_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_413_p2          |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_497_p2          |     +    |      0|  0|  12|           3|           1|
    |sub_ln29_3_fu_449_p2     |     -    |      0|  0|  15|           7|           7|
    |sub_ln29_fu_385_p2       |     -    |      0|  0|  15|           7|           7|
    |and_ln29_fu_483_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0              |    and   |      0|  0|  16|          16|          16|
    |icmp_ln19_fu_337_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_401_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln21_fu_419_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_3_fu_725_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_477_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln24_fu_503_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln20_fu_489_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln21_fu_555_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln24_6_fu_509_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln24_7_fu_517_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln24_8_fu_535_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln24_fu_758_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln29_6_fu_752_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln29_7_fu_455_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_8_fu_463_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln29_fu_425_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_801_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_471_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_795_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 400|         176|         217|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_324_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_303_p4  |   9|          2|    3|          6|
    |buffer_0_reg_310                  |   9|          2|   22|         44|
    |in_d_0_reg_320                    |   9|          2|    4|          8|
    |indvar_flatten20_reg_266          |   9|          2|    9|         18|
    |indvar_flatten_reg_288            |   9|          2|    7|         14|
    |out_d_0_reg_243                   |   9|          2|    4|          8|
    |out_h_0_reg_277                   |   9|          2|    3|          6|
    |out_w_0_reg_299                   |   9|          2|    3|          6|
    |phi_mul_reg_254                   |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 141|         30|   71|        146|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_839                     |   9|   0|    9|          0|
    |add_ln34_1_reg_950                   |  10|   0|   10|          0|
    |add_ln34_1_reg_950_pp0_iter3_reg     |  10|   0|   10|          0|
    |and_ln29_reg_893                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |buffer_0_reg_310                     |  22|   0|   22|          0|
    |icmp_ln20_reg_874                    |   1|   0|    1|          0|
    |icmp_ln21_reg_883                    |   1|   0|    1|          0|
    |icmp_ln24_3_reg_946                  |   1|   0|    1|          0|
    |icmp_ln24_3_reg_946_pp0_iter3_reg    |   1|   0|    1|          0|
    |in_d_0_reg_320                       |   4|   0|    4|          0|
    |in_d_reg_920                         |   4|   0|    4|          0|
    |in_d_reg_920_pp0_iter1_reg           |   4|   0|    4|          0|
    |indvar_flatten20_reg_266             |   9|   0|    9|          0|
    |indvar_flatten_reg_288               |   7|   0|    7|          0|
    |input_load_reg_936                   |  16|   0|   16|          0|
    |merge_i_reg_941                      |  16|   0|   16|          0|
    |mul_ln29_2_reg_955                   |  32|   0|   32|          0|
    |out_d_0_reg_243                      |   4|   0|    4|          0|
    |out_d_reg_847                        |   4|   0|    4|          0|
    |out_h_0_reg_277                      |   3|   0|    3|          0|
    |out_w_0_reg_299                      |   3|   0|    3|          0|
    |phi_mul_reg_254                      |   9|   0|    9|          0|
    |select_ln24_6_reg_903                |   4|   0|    4|          0|
    |select_ln24_6_reg_903_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln24_7_reg_909                |   3|   0|    3|          0|
    |select_ln24_7_reg_909_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln24_8_reg_915                |   7|   0|    7|          0|
    |select_ln29_7_reg_888                |   7|   0|    7|          0|
    |select_ln29_7_reg_888_pp0_iter1_reg  |   7|   0|    7|          0|
    |sext_ln29_reg_862                    |  22|   0|   22|          0|
    |shl_ln_reg_869                       |   3|   0|    6|          3|
    |trunc_ln29_reg_857                   |   3|   0|    3|          0|
    |and_ln29_reg_893                     |  64|  32|    1|          0|
    |icmp_ln20_reg_874                    |  64|  32|    1|          0|
    |icmp_ln21_reg_883                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 436|  96|  250|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

