// Seed: 454831208
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5 = 1 == id_3;
  type_8(
      id_3, 1
  ); type_9(
      1'h0, id_2
  );
endmodule
