/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CLK */
.set CLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set CLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set CLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set CLK__CFG2_SRC_SEL_MASK, 0x07
.set CLK__INDEX, 0x02
.set CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLK__PM_ACT_MSK, 0x04
.set CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLK__PM_STBY_MSK, 0x04

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IML */
.set IML__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set IML__0__MASK, 0x08
.set IML__0__PC, CYREG_PRT12_PC3
.set IML__0__PORT, 12
.set IML__0__SHIFT, 3
.set IML__1__INTTYPE, CYREG_PICU12_INTTYPE4
.set IML__1__MASK, 0x10
.set IML__1__PC, CYREG_PRT12_PC4
.set IML__1__PORT, 12
.set IML__1__SHIFT, 4
.set IML__AG, CYREG_PRT12_AG
.set IML__BIE, CYREG_PRT12_BIE
.set IML__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IML__BYP, CYREG_PRT12_BYP
.set IML__DM0, CYREG_PRT12_DM0
.set IML__DM1, CYREG_PRT12_DM1
.set IML__DM2, CYREG_PRT12_DM2
.set IML__DR, CYREG_PRT12_DR
.set IML__INP_DIS, CYREG_PRT12_INP_DIS
.set IML__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IML__MASK, 0x18
.set IML__PORT, 12
.set IML__PRT, CYREG_PRT12_PRT
.set IML__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IML__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IML__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IML__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IML__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IML__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IML__PS, CYREG_PRT12_PS
.set IML__SHIFT, 3
.set IML__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IML__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IML__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IML__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IML__SLW, CYREG_PRT12_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* IMAD */
.set IMAD__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set IMAD__0__MASK, 0x04
.set IMAD__0__PC, CYREG_IO_PC_PRT15_PC2
.set IMAD__0__PORT, 15
.set IMAD__0__SHIFT, 2
.set IMAD__1__INTTYPE, CYREG_PICU15_INTTYPE3
.set IMAD__1__MASK, 0x08
.set IMAD__1__PC, CYREG_IO_PC_PRT15_PC3
.set IMAD__1__PORT, 15
.set IMAD__1__SHIFT, 3
.set IMAD__AG, CYREG_PRT15_AG
.set IMAD__AMUX, CYREG_PRT15_AMUX
.set IMAD__BIE, CYREG_PRT15_BIE
.set IMAD__BIT_MASK, CYREG_PRT15_BIT_MASK
.set IMAD__BYP, CYREG_PRT15_BYP
.set IMAD__CTL, CYREG_PRT15_CTL
.set IMAD__DM0, CYREG_PRT15_DM0
.set IMAD__DM1, CYREG_PRT15_DM1
.set IMAD__DM2, CYREG_PRT15_DM2
.set IMAD__DR, CYREG_PRT15_DR
.set IMAD__INP_DIS, CYREG_PRT15_INP_DIS
.set IMAD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set IMAD__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set IMAD__LCD_EN, CYREG_PRT15_LCD_EN
.set IMAD__MASK, 0x0C
.set IMAD__PORT, 15
.set IMAD__PRT, CYREG_PRT15_PRT
.set IMAD__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set IMAD__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set IMAD__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set IMAD__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set IMAD__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set IMAD__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set IMAD__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set IMAD__PS, CYREG_PRT15_PS
.set IMAD__SHIFT, 2
.set IMAD__SLW, CYREG_PRT15_SLW

/* IMAI */
.set IMAI__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set IMAI__0__MASK, 0x01
.set IMAI__0__PC, CYREG_PRT0_PC0
.set IMAI__0__PORT, 0
.set IMAI__0__SHIFT, 0
.set IMAI__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set IMAI__1__MASK, 0x02
.set IMAI__1__PC, CYREG_PRT0_PC1
.set IMAI__1__PORT, 0
.set IMAI__1__SHIFT, 1
.set IMAI__AG, CYREG_PRT0_AG
.set IMAI__AMUX, CYREG_PRT0_AMUX
.set IMAI__BIE, CYREG_PRT0_BIE
.set IMAI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IMAI__BYP, CYREG_PRT0_BYP
.set IMAI__CTL, CYREG_PRT0_CTL
.set IMAI__DM0, CYREG_PRT0_DM0
.set IMAI__DM1, CYREG_PRT0_DM1
.set IMAI__DM2, CYREG_PRT0_DM2
.set IMAI__DR, CYREG_PRT0_DR
.set IMAI__INP_DIS, CYREG_PRT0_INP_DIS
.set IMAI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IMAI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IMAI__LCD_EN, CYREG_PRT0_LCD_EN
.set IMAI__MASK, 0x03
.set IMAI__PORT, 0
.set IMAI__PRT, CYREG_PRT0_PRT
.set IMAI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IMAI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IMAI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IMAI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IMAI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IMAI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IMAI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IMAI__PS, CYREG_PRT0_PS
.set IMAI__SHIFT, 0
.set IMAI__SLW, CYREG_PRT0_SLW

/* IMAS */
.set IMAS__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set IMAS__0__MASK, 0x08
.set IMAS__0__PC, CYREG_PRT0_PC3
.set IMAS__0__PORT, 0
.set IMAS__0__SHIFT, 3
.set IMAS__1__INTTYPE, CYREG_PICU0_INTTYPE4
.set IMAS__1__MASK, 0x10
.set IMAS__1__PC, CYREG_PRT0_PC4
.set IMAS__1__PORT, 0
.set IMAS__1__SHIFT, 4
.set IMAS__AG, CYREG_PRT0_AG
.set IMAS__AMUX, CYREG_PRT0_AMUX
.set IMAS__BIE, CYREG_PRT0_BIE
.set IMAS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IMAS__BYP, CYREG_PRT0_BYP
.set IMAS__CTL, CYREG_PRT0_CTL
.set IMAS__DM0, CYREG_PRT0_DM0
.set IMAS__DM1, CYREG_PRT0_DM1
.set IMAS__DM2, CYREG_PRT0_DM2
.set IMAS__DR, CYREG_PRT0_DR
.set IMAS__INP_DIS, CYREG_PRT0_INP_DIS
.set IMAS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IMAS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IMAS__LCD_EN, CYREG_PRT0_LCD_EN
.set IMAS__MASK, 0x18
.set IMAS__PORT, 0
.set IMAS__PRT, CYREG_PRT0_PRT
.set IMAS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IMAS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IMAS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IMAS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IMAS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IMAS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IMAS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IMAS__PS, CYREG_PRT0_PS
.set IMAS__SHIFT, 3
.set IMAS__SLW, CYREG_PRT0_SLW

/* IMPD */
.set IMPD__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set IMPD__0__MASK, 0x08
.set IMPD__0__PC, CYREG_PRT2_PC3
.set IMPD__0__PORT, 2
.set IMPD__0__SHIFT, 3
.set IMPD__1__INTTYPE, CYREG_PICU2_INTTYPE4
.set IMPD__1__MASK, 0x10
.set IMPD__1__PC, CYREG_PRT2_PC4
.set IMPD__1__PORT, 2
.set IMPD__1__SHIFT, 4
.set IMPD__AG, CYREG_PRT2_AG
.set IMPD__AMUX, CYREG_PRT2_AMUX
.set IMPD__BIE, CYREG_PRT2_BIE
.set IMPD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IMPD__BYP, CYREG_PRT2_BYP
.set IMPD__CTL, CYREG_PRT2_CTL
.set IMPD__DM0, CYREG_PRT2_DM0
.set IMPD__DM1, CYREG_PRT2_DM1
.set IMPD__DM2, CYREG_PRT2_DM2
.set IMPD__DR, CYREG_PRT2_DR
.set IMPD__INP_DIS, CYREG_PRT2_INP_DIS
.set IMPD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IMPD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IMPD__LCD_EN, CYREG_PRT2_LCD_EN
.set IMPD__MASK, 0x18
.set IMPD__PORT, 2
.set IMPD__PRT, CYREG_PRT2_PRT
.set IMPD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IMPD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IMPD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IMPD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IMPD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IMPD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IMPD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IMPD__PS, CYREG_PRT2_PS
.set IMPD__SHIFT, 3
.set IMPD__SLW, CYREG_PRT2_SLW

/* IMPI */
.set IMPI__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set IMPI__0__MASK, 0x20
.set IMPI__0__PC, CYREG_PRT0_PC5
.set IMPI__0__PORT, 0
.set IMPI__0__SHIFT, 5
.set IMPI__1__INTTYPE, CYREG_PICU0_INTTYPE6
.set IMPI__1__MASK, 0x40
.set IMPI__1__PC, CYREG_PRT0_PC6
.set IMPI__1__PORT, 0
.set IMPI__1__SHIFT, 6
.set IMPI__AG, CYREG_PRT0_AG
.set IMPI__AMUX, CYREG_PRT0_AMUX
.set IMPI__BIE, CYREG_PRT0_BIE
.set IMPI__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IMPI__BYP, CYREG_PRT0_BYP
.set IMPI__CTL, CYREG_PRT0_CTL
.set IMPI__DM0, CYREG_PRT0_DM0
.set IMPI__DM1, CYREG_PRT0_DM1
.set IMPI__DM2, CYREG_PRT0_DM2
.set IMPI__DR, CYREG_PRT0_DR
.set IMPI__INP_DIS, CYREG_PRT0_INP_DIS
.set IMPI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IMPI__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IMPI__LCD_EN, CYREG_PRT0_LCD_EN
.set IMPI__MASK, 0x60
.set IMPI__PORT, 0
.set IMPI__PRT, CYREG_PRT0_PRT
.set IMPI__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IMPI__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IMPI__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IMPI__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IMPI__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IMPI__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IMPI__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IMPI__PS, CYREG_PRT0_PS
.set IMPI__SHIFT, 5
.set IMPI__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT3_PC0
.set Rx_1__0__PORT, 3
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT3_AG
.set Rx_1__AMUX, CYREG_PRT3_AMUX
.set Rx_1__BIE, CYREG_PRT3_BIE
.set Rx_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_1__BYP, CYREG_PRT3_BYP
.set Rx_1__CTL, CYREG_PRT3_CTL
.set Rx_1__DM0, CYREG_PRT3_DM0
.set Rx_1__DM1, CYREG_PRT3_DM1
.set Rx_1__DM2, CYREG_PRT3_DM2
.set Rx_1__DR, CYREG_PRT3_DR
.set Rx_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 3
.set Rx_1__PRT, CYREG_PRT3_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_1__PS, CYREG_PRT3_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT3_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT3_PC1
.set Tx_1__0__PORT, 3
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT3_AG
.set Tx_1__AMUX, CYREG_PRT3_AMUX
.set Tx_1__BIE, CYREG_PRT3_BIE
.set Tx_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_1__BYP, CYREG_PRT3_BYP
.set Tx_1__CTL, CYREG_PRT3_CTL
.set Tx_1__DM0, CYREG_PRT3_DM0
.set Tx_1__DM1, CYREG_PRT3_DM1
.set Tx_1__DM2, CYREG_PRT3_DM2
.set Tx_1__DR, CYREG_PRT3_DR
.set Tx_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 3
.set Tx_1__PRT, CYREG_PRT3_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_1__PS, CYREG_PRT3_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT3_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* INFRA */
.set INFRA__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set INFRA__0__MASK, 0x80
.set INFRA__0__PC, CYREG_PRT3_PC7
.set INFRA__0__PORT, 3
.set INFRA__0__SHIFT, 7
.set INFRA__AG, CYREG_PRT3_AG
.set INFRA__AMUX, CYREG_PRT3_AMUX
.set INFRA__BIE, CYREG_PRT3_BIE
.set INFRA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set INFRA__BYP, CYREG_PRT3_BYP
.set INFRA__CTL, CYREG_PRT3_CTL
.set INFRA__DM0, CYREG_PRT3_DM0
.set INFRA__DM1, CYREG_PRT3_DM1
.set INFRA__DM2, CYREG_PRT3_DM2
.set INFRA__DR, CYREG_PRT3_DR
.set INFRA__INP_DIS, CYREG_PRT3_INP_DIS
.set INFRA__INTSTAT, CYREG_PICU3_INTSTAT
.set INFRA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set INFRA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set INFRA__LCD_EN, CYREG_PRT3_LCD_EN
.set INFRA__MASK, 0x80
.set INFRA__PORT, 3
.set INFRA__PRT, CYREG_PRT3_PRT
.set INFRA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set INFRA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set INFRA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set INFRA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set INFRA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set INFRA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set INFRA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set INFRA__PS, CYREG_PRT3_PS
.set INFRA__SHIFT, 7
.set INFRA__SLW, CYREG_PRT3_SLW
.set INFRA__SNAP, CYREG_PICU3_SNAP

/* IRQRX */
.set IRQRX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IRQRX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IRQRX__INTC_MASK, 0x01
.set IRQRX__INTC_NUMBER, 0
.set IRQRX__INTC_PRIOR_NUM, 7
.set IRQRX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set IRQRX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IRQRX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* MotorAD */
.set MotorAD__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set MotorAD__0__MASK, 0x10
.set MotorAD__0__PC, CYREG_IO_PC_PRT15_PC4
.set MotorAD__0__PORT, 15
.set MotorAD__0__SHIFT, 4
.set MotorAD__AG, CYREG_PRT15_AG
.set MotorAD__AMUX, CYREG_PRT15_AMUX
.set MotorAD__BIE, CYREG_PRT15_BIE
.set MotorAD__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MotorAD__BYP, CYREG_PRT15_BYP
.set MotorAD__CTL, CYREG_PRT15_CTL
.set MotorAD__DM0, CYREG_PRT15_DM0
.set MotorAD__DM1, CYREG_PRT15_DM1
.set MotorAD__DM2, CYREG_PRT15_DM2
.set MotorAD__DR, CYREG_PRT15_DR
.set MotorAD__INP_DIS, CYREG_PRT15_INP_DIS
.set MotorAD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MotorAD__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MotorAD__LCD_EN, CYREG_PRT15_LCD_EN
.set MotorAD__MASK, 0x10
.set MotorAD__PORT, 15
.set MotorAD__PRT, CYREG_PRT15_PRT
.set MotorAD__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MotorAD__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MotorAD__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MotorAD__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MotorAD__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MotorAD__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MotorAD__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MotorAD__PS, CYREG_PRT15_PS
.set MotorAD__SHIFT, 4
.set MotorAD__SLW, CYREG_PRT15_SLW

/* MotorAI */
.set MotorAI__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set MotorAI__0__MASK, 0x20
.set MotorAI__0__PC, CYREG_IO_PC_PRT15_PC5
.set MotorAI__0__PORT, 15
.set MotorAI__0__SHIFT, 5
.set MotorAI__AG, CYREG_PRT15_AG
.set MotorAI__AMUX, CYREG_PRT15_AMUX
.set MotorAI__BIE, CYREG_PRT15_BIE
.set MotorAI__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MotorAI__BYP, CYREG_PRT15_BYP
.set MotorAI__CTL, CYREG_PRT15_CTL
.set MotorAI__DM0, CYREG_PRT15_DM0
.set MotorAI__DM1, CYREG_PRT15_DM1
.set MotorAI__DM2, CYREG_PRT15_DM2
.set MotorAI__DR, CYREG_PRT15_DR
.set MotorAI__INP_DIS, CYREG_PRT15_INP_DIS
.set MotorAI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MotorAI__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MotorAI__LCD_EN, CYREG_PRT15_LCD_EN
.set MotorAI__MASK, 0x20
.set MotorAI__PORT, 15
.set MotorAI__PRT, CYREG_PRT15_PRT
.set MotorAI__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MotorAI__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MotorAI__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MotorAI__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MotorAI__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MotorAI__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MotorAI__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MotorAI__PS, CYREG_PRT15_PS
.set MotorAI__SHIFT, 5
.set MotorAI__SLW, CYREG_PRT15_SLW

/* MotorPD */
.set MotorPD__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set MotorPD__0__MASK, 0x80
.set MotorPD__0__PC, CYREG_PRT0_PC7
.set MotorPD__0__PORT, 0
.set MotorPD__0__SHIFT, 7
.set MotorPD__AG, CYREG_PRT0_AG
.set MotorPD__AMUX, CYREG_PRT0_AMUX
.set MotorPD__BIE, CYREG_PRT0_BIE
.set MotorPD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MotorPD__BYP, CYREG_PRT0_BYP
.set MotorPD__CTL, CYREG_PRT0_CTL
.set MotorPD__DM0, CYREG_PRT0_DM0
.set MotorPD__DM1, CYREG_PRT0_DM1
.set MotorPD__DM2, CYREG_PRT0_DM2
.set MotorPD__DR, CYREG_PRT0_DR
.set MotorPD__INP_DIS, CYREG_PRT0_INP_DIS
.set MotorPD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MotorPD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MotorPD__LCD_EN, CYREG_PRT0_LCD_EN
.set MotorPD__MASK, 0x80
.set MotorPD__PORT, 0
.set MotorPD__PRT, CYREG_PRT0_PRT
.set MotorPD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MotorPD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MotorPD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MotorPD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MotorPD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MotorPD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MotorPD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MotorPD__PS, CYREG_PRT0_PS
.set MotorPD__SHIFT, 7
.set MotorPD__SLW, CYREG_PRT0_SLW

/* MotorPI */
.set MotorPI__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set MotorPI__0__MASK, 0x20
.set MotorPI__0__PC, CYREG_PRT2_PC5
.set MotorPI__0__PORT, 2
.set MotorPI__0__SHIFT, 5
.set MotorPI__AG, CYREG_PRT2_AG
.set MotorPI__AMUX, CYREG_PRT2_AMUX
.set MotorPI__BIE, CYREG_PRT2_BIE
.set MotorPI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MotorPI__BYP, CYREG_PRT2_BYP
.set MotorPI__CTL, CYREG_PRT2_CTL
.set MotorPI__DM0, CYREG_PRT2_DM0
.set MotorPI__DM1, CYREG_PRT2_DM1
.set MotorPI__DM2, CYREG_PRT2_DM2
.set MotorPI__DR, CYREG_PRT2_DR
.set MotorPI__INP_DIS, CYREG_PRT2_INP_DIS
.set MotorPI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MotorPI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MotorPI__LCD_EN, CYREG_PRT2_LCD_EN
.set MotorPI__MASK, 0x20
.set MotorPI__PORT, 2
.set MotorPI__PRT, CYREG_PRT2_PRT
.set MotorPI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MotorPI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MotorPI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MotorPI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MotorPI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MotorPI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MotorPI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MotorPI__PS, CYREG_PRT2_PS
.set MotorPI__SHIFT, 5
.set MotorPI__SLW, CYREG_PRT2_SLW

/* PWM_D_A */
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_D_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_D_A_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PWMdoor */
.set PWMdoor__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set PWMdoor__0__MASK, 0x80
.set PWMdoor__0__PC, CYREG_PRT1_PC7
.set PWMdoor__0__PORT, 1
.set PWMdoor__0__SHIFT, 7
.set PWMdoor__AG, CYREG_PRT1_AG
.set PWMdoor__AMUX, CYREG_PRT1_AMUX
.set PWMdoor__BIE, CYREG_PRT1_BIE
.set PWMdoor__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWMdoor__BYP, CYREG_PRT1_BYP
.set PWMdoor__CTL, CYREG_PRT1_CTL
.set PWMdoor__DM0, CYREG_PRT1_DM0
.set PWMdoor__DM1, CYREG_PRT1_DM1
.set PWMdoor__DM2, CYREG_PRT1_DM2
.set PWMdoor__DR, CYREG_PRT1_DR
.set PWMdoor__INP_DIS, CYREG_PRT1_INP_DIS
.set PWMdoor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWMdoor__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWMdoor__LCD_EN, CYREG_PRT1_LCD_EN
.set PWMdoor__MASK, 0x80
.set PWMdoor__PORT, 1
.set PWMdoor__PRT, CYREG_PRT1_PRT
.set PWMdoor__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWMdoor__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWMdoor__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWMdoor__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWMdoor__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWMdoor__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWMdoor__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWMdoor__PS, CYREG_PRT1_PS
.set PWMdoor__SHIFT, 7
.set PWMdoor__SLW, CYREG_PRT1_SLW

/* ISR_FOTO */
.set ISR_FOTO__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_FOTO__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_FOTO__INTC_MASK, 0x80
.set ISR_FOTO__INTC_NUMBER, 7
.set ISR_FOTO__INTC_PRIOR_NUM, 7
.set ISR_FOTO__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set ISR_FOTO__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_FOTO__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Lanzamiento */
.set Lanzamiento__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Lanzamiento__0__MASK, 0x01
.set Lanzamiento__0__PC, CYREG_PRT2_PC0
.set Lanzamiento__0__PORT, 2
.set Lanzamiento__0__SHIFT, 0
.set Lanzamiento__AG, CYREG_PRT2_AG
.set Lanzamiento__AMUX, CYREG_PRT2_AMUX
.set Lanzamiento__BIE, CYREG_PRT2_BIE
.set Lanzamiento__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Lanzamiento__BYP, CYREG_PRT2_BYP
.set Lanzamiento__CTL, CYREG_PRT2_CTL
.set Lanzamiento__DM0, CYREG_PRT2_DM0
.set Lanzamiento__DM1, CYREG_PRT2_DM1
.set Lanzamiento__DM2, CYREG_PRT2_DM2
.set Lanzamiento__DR, CYREG_PRT2_DR
.set Lanzamiento__INP_DIS, CYREG_PRT2_INP_DIS
.set Lanzamiento__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Lanzamiento__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Lanzamiento__LCD_EN, CYREG_PRT2_LCD_EN
.set Lanzamiento__MASK, 0x01
.set Lanzamiento__PORT, 2
.set Lanzamiento__PRT, CYREG_PRT2_PRT
.set Lanzamiento__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Lanzamiento__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Lanzamiento__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Lanzamiento__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Lanzamiento__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Lanzamiento__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Lanzamiento__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Lanzamiento__PS, CYREG_PRT2_PS
.set Lanzamiento__SHIFT, 0
.set Lanzamiento__SLW, CYREG_PRT2_SLW

/* Pin_Ascensor */
.set Pin_Ascensor__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_Ascensor__0__MASK, 0x04
.set Pin_Ascensor__0__PC, CYREG_PRT0_PC2
.set Pin_Ascensor__0__PORT, 0
.set Pin_Ascensor__0__SHIFT, 2
.set Pin_Ascensor__AG, CYREG_PRT0_AG
.set Pin_Ascensor__AMUX, CYREG_PRT0_AMUX
.set Pin_Ascensor__BIE, CYREG_PRT0_BIE
.set Pin_Ascensor__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Ascensor__BYP, CYREG_PRT0_BYP
.set Pin_Ascensor__CTL, CYREG_PRT0_CTL
.set Pin_Ascensor__DM0, CYREG_PRT0_DM0
.set Pin_Ascensor__DM1, CYREG_PRT0_DM1
.set Pin_Ascensor__DM2, CYREG_PRT0_DM2
.set Pin_Ascensor__DR, CYREG_PRT0_DR
.set Pin_Ascensor__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Ascensor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_Ascensor__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Ascensor__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Ascensor__MASK, 0x04
.set Pin_Ascensor__PORT, 0
.set Pin_Ascensor__PRT, CYREG_PRT0_PRT
.set Pin_Ascensor__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Ascensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Ascensor__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Ascensor__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Ascensor__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Ascensor__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Ascensor__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Ascensor__PS, CYREG_PRT0_PS
.set Pin_Ascensor__SHIFT, 2
.set Pin_Ascensor__SLW, CYREG_PRT0_SLW

/* PWM_Motores_A */
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Motores_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_Motores_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* PWM_Motores_P */
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Motores_P_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Motores_P_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Motores_P_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
