// Seed: 3344244818
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3
);
  wire id_5;
  module_2 modCall_1 ();
  wire id_6, id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  uwire id_5 = 1;
  wire  id_6;
  wire  id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3
  );
endmodule
module module_2;
  assign id_1 = id_1[1];
  wire id_3, id_4;
  wire id_5;
  module_3 modCall_1 (id_4);
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
endmodule
