# A collection of assignments done in the VLSI course of Monsoon 2019.

## All assignments were coded in Verilog and implemented in both ASIC and FPGA flows using Vivado, Genus and Innovus.
