Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 29 23:45:37 2019
| Host         : zummo running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5799 register/latch pins with no clock driven by root clock pin: Clk_in (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[0] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[10] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[11] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[12] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[13] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[14] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[15] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[1] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[2] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[3] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[4] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[5] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[6] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[7] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[8] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ext_trig_in[9] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gt_in (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mtca_mimic_in[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mtca_mimic_in[1] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/anticoincTrigger_0/U0/anticoincTrigger_v1_0_S00_AXI_inst/ANTICOINC_TRIGOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_MASTER_MASK_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_SLAVE_MASK_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/BURST_TRIGOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/coincTrigger_0/U0/coincTrigger_v1_0_S00_AXI_inst/COINC_TRIGOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/COMBO_TRIGOUT_reg/Q (HIGH)

 There are 272 register/latch pins with no clock driven by root clock pin: system_i/fifo_readout_0/U0/fifo_readout_v1_0_S00_AXI_inst/READ_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/PRESCALE_OUTPUT_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: system_i/prescaleTrigger_0/U0/prescaleTrigger_v1_0_S00_AXI_inst/PRESCALE_MASK_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/smellieDelay/U0/testDelay_v1_0_S00_AXI_inst/PULSE_OUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/tellieDelay/U0/testDelay_v1_0_S00_AXI_inst/PULSE_OUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/testPulser_0/U0/testPulser_v1_0_S00_AXI_inst/PULSER_OUT_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/GTRIGout_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: system_i/triggers_0/U0/triggers_v2_0_S00_AXI_inst/SPEAKER_MASK_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.400        0.000                      0                12530        0.032        0.000                      0                11658        4.020        0.000                       0                  6294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.400        0.000                      0                11658        0.032        0.000                      0                11658        4.020        0.000                       0                  6294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0         27.997        0.000                      0                  396                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   998.719        0.000                      0                   32                                                                        
**default**   clk_fpga_0                     3001.356        0.000                      0                  444                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 1.574ns (16.822%)  route 7.783ns (83.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=96, routed)          7.783    12.264    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X91Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.388 r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3[29]_i_1/O
                         net (fo=1, routed)           0.000    12.388    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/p_2_in[29]
    SLICE_X91Y56         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.605    12.784    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y56         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y56         FDRE (Setup_fdre_C_D)        0.029    12.788    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 1.450ns (15.819%)  route 7.716ns (84.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=96, routed)          7.716    12.197    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X68Y48         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.559    12.738    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X68Y48         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X68Y48         FDRE (Setup_fdre_C_D)       -0.047    12.652    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 1.450ns (15.904%)  route 7.667ns (84.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=96, routed)          7.667    12.148    system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X76Y48         FDRE                                         r  system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.562    12.741    system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y48         FDRE                                         r  system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X76Y48         FDRE (Setup_fdre_C_D)       -0.062    12.640    system_i/implement_gtid_0/U0/implement_gtid_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 1.574ns (17.121%)  route 7.620ns (82.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=96, routed)          7.620    12.100    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X87Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.224 r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2[29]_i_1/O
                         net (fo=1, routed)           0.000    12.224    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2[29]_i_1_n_0
    SLICE_X87Y55         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.546    12.725    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y55         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X87Y55         FDRE (Setup_fdre_C_D)        0.031    12.731    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 1.450ns (16.058%)  route 7.580ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=96, routed)          7.580    12.060    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[29]
    SLICE_X65Y43         FDRE                                         r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.557    12.736    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X65Y43         FDRE                                         r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)       -0.109    12.588    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 1.450ns (15.810%)  route 7.721ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=96, routed)          7.721    12.202    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[16]
    SLICE_X102Y43        FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.625    12.804    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X102Y43        FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
                         clock pessimism              0.115    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X102Y43        FDRE (Setup_fdre_C_D)       -0.031    12.734    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 1.450ns (16.190%)  route 7.506ns (83.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=96, routed)          7.506    11.987    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X52Y37         FDRE                                         r  system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.478    12.658    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.115    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y37         FDRE (Setup_fdre_C_D)       -0.093    12.525    system_i/prescaleSignal_0/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 1.450ns (16.184%)  route 7.510ns (83.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=96, routed)          7.510    11.990    system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X43Y38         FDRE                                         r  system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.492    12.672    system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y38         FDRE                                         r  system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.115    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)       -0.093    12.539    system_i/burstTrigger_0/U0/burstTrigger_v1_0_S00_AXI_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 1.450ns (16.035%)  route 7.592ns (83.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=96, routed)          7.592    12.073    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[20]
    SLICE_X73Y41         FDRE                                         r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.558    12.738    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X73Y41         FDRE                                         r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X73Y41         FDRE (Setup_fdre_C_D)       -0.058    12.640    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 1.450ns (16.014%)  route 7.605ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=96, routed)          7.605    12.085    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X82Y53         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        1.546    12.725    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X82Y53         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X82Y53         FDRE (Setup_fdre_C_D)       -0.045    12.655    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  0.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.156%)  route 0.270ns (67.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.577     0.913    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.270     1.311    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X28Y102        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.931     1.297    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.017     1.279    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.580     0.916    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y50         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.219     1.275    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X65Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[13]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.854     1.220    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.871%)  route 0.211ns (53.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.543     0.879    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=4, routed)           0.211     1.230    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.275 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.275    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[22]_i_1_n_0
    SLICE_X49Y69         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.814     1.180    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y69         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.092     1.237    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.378%)  route 0.215ns (53.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.546     0.882    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y67         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=4, routed)           0.215     1.238    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.283 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.283    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.817     1.183    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y66         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.091     1.239    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.089%)  route 0.236ns (55.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.557     0.893    system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y50         FDRE                                         r  system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=3, routed)           0.236     1.269    system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/slv_reg1[28]
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.314 r  system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.314    system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata[28]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.830     1.196    system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y49         FDRE                                         r  system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    system_i/oneshot_pulse_1/U0/oneshot_pulse_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.415%)  route 0.214ns (50.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.584     0.920    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y50         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=6, routed)           0.214     1.298    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X88Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.343 r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.343    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata[1]_i_1_n_0
    SLICE_X88Y49         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.859     1.225    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y49         FDRE                                         r  system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDRE (Hold_fdre_C_D)         0.091     1.286    system_i/mz_happy_RnM/U0/testPulser_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.767%)  route 0.211ns (45.233%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.542     0.878    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y71         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=4, routed)           0.211     1.230    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[28]
    SLICE_X46Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry__6_i_4/O
                         net (fo=1, routed)           0.000     1.275    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry__6_i_4_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.345 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.345    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry__6_n_7
    SLICE_X46Y71         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.812     1.178    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y71         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.134     1.277    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.164%)  route 0.208ns (47.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.580     0.916    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y50         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.208     1.252    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/slv_reg2[14]
    SLICE_X65Y49         LUT6 (Prop_lut6_I5_O)        0.099     1.351 r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.351    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.854     1.220    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    system_i/prescaleSignal_1/U0/prescaleSignal_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.140%)  route 0.200ns (46.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.559     0.895    system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.200     1.223    system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.099     1.322 r  system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.322    system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata[20]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.830     1.196    system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y49         FDRE                                         r  system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.091     1.252    system_i/comboTrigger_0/U0/comboTrigger_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.270ns (56.683%)  route 0.206ns (43.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.548     0.884    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y64         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.231    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.360 r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry/O[1]
                         net (fo=1, routed)           0.000     1.360    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg00_carry_n_6
    SLICE_X46Y64         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6294, routed)        0.819     1.185    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y64         FDRE                                         r  system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.134     1.284    system_i/gtDelay/U0/testDelay_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y46    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_send_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y50    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_dest_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y50    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/FSM_sequential_dest_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y50    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y55    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y55    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X80Y50    system_i/axi_interconnect_0/m22_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_req_ff_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y67    system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y67    system_i/countDisplay_0/U0/countDisplay_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.997ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.719ns  (logic 0.419ns (24.378%)  route 1.300ns (75.622%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.300     1.719    system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X47Y67         FDRE                                         r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)       -0.284    29.716    system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.716    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             28.217ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.678ns  (logic 0.518ns (30.877%)  route 1.160ns (69.123%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.160     1.678    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X40Y50         FDRE                                         r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.105    29.895    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 28.217    

Slack (MET) :             28.221ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.708ns  (logic 0.518ns (30.336%)  route 1.190ns (69.664%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y48         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X92Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.190     1.708    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X90Y56         FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X90Y56         FDRE (Setup_fdre_C_D)       -0.071    29.929    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.929    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 28.221    

Slack (MET) :             28.236ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.511ns  (logic 0.419ns (27.737%)  route 1.092ns (72.263%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           1.092     1.511    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X84Y55         FDRE                                         r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X84Y55         FDRE (Setup_fdre_C_D)       -0.253    29.747    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.747    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                 28.236    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.660ns  (logic 0.518ns (31.202%)  route 1.142ns (68.798%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y48         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X92Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.142     1.660    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X90Y56         FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X90Y56         FDRE (Setup_fdre_C_D)       -0.061    29.939    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.316ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.579ns  (logic 0.456ns (28.872%)  route 1.123ns (71.128%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.123     1.579    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X45Y39         FDRE                                         r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.105    29.895    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                 28.316    

Slack (MET) :             28.334ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.454%)  route 1.147ns (71.546%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           1.147     1.603    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[15]
    SLICE_X90Y50         FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X90Y50         FDRE (Setup_fdre_C_D)       -0.063    29.937    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         29.937    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 28.334    

Slack (MET) :             28.371ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.395ns  (logic 0.419ns (30.041%)  route 0.976ns (69.959%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X95Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.976     1.395    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X90Y52         FDRE                                         r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X90Y52         FDRE (Setup_fdre_C_D)       -0.234    29.766    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         29.766    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 28.371    

Slack (MET) :             28.375ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.567ns  (logic 0.456ns (29.102%)  route 1.111ns (70.898%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y44         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X91Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           1.111     1.567    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X90Y50         FDRE                                         r  system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X90Y50         FDRE (Setup_fdre_C_D)       -0.058    29.942    system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 28.375    

Slack (MET) :             28.422ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.473ns  (logic 0.456ns (30.950%)  route 1.017ns (69.050%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE                         0.000     0.000 r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           1.017     1.473    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X56Y42         FDRE                                         r  system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y42         FDRE (Setup_fdre_C_D)       -0.105    29.895    system_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                 28.422    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.719ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.362%)  route 0.594ns (58.638%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y28         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                998.719    

Slack (MET) :             998.721ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.404%)  route 0.593ns (58.596%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.012    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y28         FDRE (Setup_fdre_C_D)       -0.267   999.733    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                998.721    

Slack (MET) :             998.784ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.872%)  route 0.582ns (58.128%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.582     1.001    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X82Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y28         FDRE (Setup_fdre_C_D)       -0.215   999.785    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.785    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                998.784    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.245%)  route 0.455ns (48.755%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X96Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.455     0.933    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X95Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X95Y28         FDRE (Setup_fdre_C_D)       -0.264   999.736    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.807ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.923ns  (logic 0.419ns (45.372%)  route 0.504ns (54.628%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y32         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X81Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.504     0.923    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X80Y32         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X80Y32         FDRE (Setup_fdre_C_D)       -0.270   999.730    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                998.807    

Slack (MET) :             998.819ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.886%)  route 0.494ns (54.114%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.494     0.913    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X83Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X83Y28         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                998.819    

Slack (MET) :             998.829ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.396%)  route 0.484ns (53.604%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.484     0.903    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[15]
    SLICE_X89Y33         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y33         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                998.829    

Slack (MET) :             998.836ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.758%)  route 0.477ns (53.242%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X85Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.477     0.896    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y29         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X83Y29         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                998.836    

Slack (MET) :             998.837ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.939ns  (logic 0.478ns (50.914%)  route 0.461ns (49.086%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.461     0.939    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X92Y28         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y28         FDRE (Setup_fdre_C_D)       -0.224   999.776    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.776    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                998.837    

Slack (MET) :             998.846ns  (required time - arrival time)
  Source:                 system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.059%)  route 0.603ns (56.941%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y29         FDRE                         0.000     0.000 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X87Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.603     1.059    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X87Y30         FDRE                                         r  system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X87Y30         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                998.846    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack     3001.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3001.356ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.572ns  (logic 0.456ns (29.015%)  route 1.116ns (70.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41                                      0.000     0.000 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           1.116     1.572    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X34Y41         FDRE                                         r  system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)       -0.072  3002.928    system_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                       3002.928    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                               3001.356    

Slack (MET) :             3001.436ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.285ns  (logic 0.478ns (37.195%)  route 0.807ns (62.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83                                      0.000     0.000 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.807     1.285    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[19]
    SLICE_X35Y83         FDRE                                         r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)       -0.279  3002.721    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                       3002.721    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                               3001.436    

Slack (MET) :             3001.462ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.308ns  (logic 0.478ns (36.547%)  route 0.830ns (63.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53                                     0.000     0.000 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/C
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.830     1.308    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[34]
    SLICE_X105Y53        FDRE                                         r  system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X105Y53        FDRE (Setup_fdre_C_D)       -0.230  3002.770    system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                       3002.770    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                               3001.462    

Slack (MET) :             3001.491ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.690%)  route 0.933ns (64.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35                                      0.000     0.000 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.933     1.451    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X27Y35         FDRE                                         r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X27Y35         FDRE (Setup_fdre_C_D)       -0.058  3002.942    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                       3002.942    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                               3001.491    

Slack (MET) :             3001.513ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.272ns  (logic 0.478ns (37.586%)  route 0.794ns (62.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85                                      0.000     0.000 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.794     1.272    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X33Y85         FDRE                                         r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X33Y85         FDRE (Setup_fdre_C_D)       -0.215  3002.785    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                       3002.785    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                               3001.513    

Slack (MET) :             3001.516ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.269ns  (logic 0.478ns (37.666%)  route 0.791ns (62.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35                                      0.000     0.000 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.791     1.269    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X27Y35         FDRE                                         r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X27Y35         FDRE (Setup_fdre_C_D)       -0.215  3002.785    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                       3002.785    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                               3001.516    

Slack (MET) :             3001.516ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.269ns  (logic 0.478ns (37.666%)  route 0.791ns (62.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37                                      0.000     0.000 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.791     1.269    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X27Y37         FDRE                                         r  system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)       -0.215  3002.785    system_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                       3002.785    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                               3001.516    

Slack (MET) :             3001.539ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.222ns  (logic 0.478ns (39.128%)  route 0.744ns (60.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71                                      0.000     0.000 r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.744     1.222    system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X39Y71         FDRE                                         r  system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)       -0.239  3002.761    system_i/axi_interconnect_0/m15_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                       3002.761    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                               3001.539    

Slack (MET) :             3001.572ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.323ns  (logic 0.518ns (39.153%)  route 0.805ns (60.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83                                      0.000     0.000 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.805     1.323    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X35Y83         FDRE                                         r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)       -0.105  3002.895    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                       3002.895    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                               3001.572    

Slack (MET) :             3001.572ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.323ns  (logic 0.518ns (39.153%)  route 0.805ns (60.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81                                      0.000     0.000 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.805     1.323    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[10]
    SLICE_X35Y81         FDRE                                         r  system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)       -0.105  3002.895    system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                       3002.895    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                               3001.572    





