//! **************************************************************************
// Written by: Map P.20131013 on Tue Jan 10 19:35:11 2023
//! **************************************************************************

SCHEMATIC START;
NET
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I"
        USELOWSKEWLINES;
COMP "anodo_pad<0>" LOCATE = SITE "N16" LEVEL 1;
COMP "anodo_pad<1>" LOCATE = SITE "N15" LEVEL 1;
COMP "anodo_pad<2>" LOCATE = SITE "P18" LEVEL 1;
COMP "anodo_pad<3>" LOCATE = SITE "P17" LEVEL 1;
COMP "seg_pad<0>" LOCATE = SITE "T17" LEVEL 1;
COMP "seg_pad<1>" LOCATE = SITE "T18" LEVEL 1;
COMP "seg_pad<2>" LOCATE = SITE "U17" LEVEL 1;
COMP "seg_pad<3>" LOCATE = SITE "U18" LEVEL 1;
COMP "seg_pad<4>" LOCATE = SITE "M14" LEVEL 1;
COMP "seg_pad<5>" LOCATE = SITE "N14" LEVEL 1;
COMP "seg_pad<6>" LOCATE = SITE "L14" LEVEL 1;
COMP "seg_pad<7>" LOCATE = SITE "M13" LEVEL 1;
COMP "fila_pad<1>" LOCATE = SITE "E12" LEVEL 1;
COMP "fila_pad<2>" LOCATE = SITE "F12" LEVEL 1;
COMP "fila_pad<3>" LOCATE = SITE "C12" LEVEL 1;
COMP "fila_pad<4>" LOCATE = SITE "D12" LEVEL 1;
COMP "EppASTB" LOCATE = SITE "H1" LEVEL 1;
PIN EppASTB_pin<0> = BEL "EppASTB" PINNAME PAD;
PIN "EppASTB_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "EppDSTB" LOCATE = SITE "K4" LEVEL 1;
PIN EppDSTB_pin<0> = BEL "EppDSTB" PINNAME PAD;
PIN "EppDSTB_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "EppWAIT" LOCATE = SITE "C2" LEVEL 1;
COMP "signo_sal_pad" LOCATE = SITE "L4" LEVEL 1;
COMP "DB<0>" LOCATE = SITE "E1" LEVEL 1;
COMP "DB<1>" LOCATE = SITE "F4" LEVEL 1;
COMP "DB<2>" LOCATE = SITE "F3" LEVEL 1;
COMP "DB<3>" LOCATE = SITE "D2" LEVEL 1;
COMP "DB<4>" LOCATE = SITE "D1" LEVEL 1;
COMP "DB<5>" LOCATE = SITE "H7" LEVEL 1;
COMP "DB<6>" LOCATE = SITE "G6" LEVEL 1;
COMP "DB<7>" LOCATE = SITE "E4" LEVEL 1;
COMP "EppWRITE" LOCATE = SITE "F5" LEVEL 1;
COMP "ck_100MHz_pad" LOCATE = SITE "V10" LEVEL 1;
COMP "ck_display_externo_pad" LOCATE = SITE "L3" LEVEL 1;
COMP "reset_pad" LOCATE = SITE "B8" LEVEL 1;
COMP "led_pad<0>" LOCATE = SITE "U16" LEVEL 1;
COMP "led_pad<1>" LOCATE = SITE "V16" LEVEL 1;
COMP "led_pad<2>" LOCATE = SITE "U15" LEVEL 1;
COMP "led_pad<3>" LOCATE = SITE "V15" LEVEL 1;
COMP "led_pad<4>" LOCATE = SITE "M11" LEVEL 1;
COMP "led_pad<5>" LOCATE = SITE "N11" LEVEL 1;
COMP "led_pad<6>" LOCATE = SITE "R11" LEVEL 1;
COMP "led_pad<7>" LOCATE = SITE "T11" LEVEL 1;
COMP "ce_display_neg_pad<1>" LOCATE = SITE "J3" LEVEL 1;
COMP "ce_display_neg_pad<2>" LOCATE = SITE "J1" LEVEL 1;
COMP "display_pad<0>" LOCATE = SITE "H3" LEVEL 1;
COMP "ce_display_neg_pad<3>" LOCATE = SITE "K3" LEVEL 1;
COMP "display_pad<1>" LOCATE = SITE "L7" LEVEL 1;
COMP "ce_display_neg_pad<4>" LOCATE = SITE "K5" LEVEL 1;
COMP "display_pad<2>" LOCATE = SITE "K6" LEVEL 1;
COMP "display_pad<3>" LOCATE = SITE "G3" LEVEL 1;
COMP "display_pad<4>" LOCATE = SITE "G1" LEVEL 1;
COMP "display_pad<5>" LOCATE = SITE "J7" LEVEL 1;
COMP "display_pad<6>" LOCATE = SITE "J6" LEVEL 1;
COMP "display_pad<7>" LOCATE = SITE "F2" LEVEL 1;
COMP "boton_aba_pad" LOCATE = SITE "C9" LEVEL 1;
COMP "uart_rx_pad" LOCATE = SITE "N17" LEVEL 1;
COMP "uart_tx_pad" LOCATE = SITE "N18" LEVEL 1;
COMP "boton_der_pad" LOCATE = SITE "D9" LEVEL 1;
COMP "sw_pad<0>" LOCATE = SITE "T10" LEVEL 1;
COMP "sw_pad<1>" LOCATE = SITE "T9" LEVEL 1;
COMP "sw_pad<2>" LOCATE = SITE "V9" LEVEL 1;
COMP "sw_pad<3>" LOCATE = SITE "M8" LEVEL 1;
COMP "sw_pad<4>" LOCATE = SITE "N8" LEVEL 1;
COMP "sw_pad<5>" LOCATE = SITE "U8" LEVEL 1;
COMP "sw_pad<6>" LOCATE = SITE "V8" LEVEL 1;
COMP "sw_pad<7>" LOCATE = SITE "T5" LEVEL 1;
COMP "boton_arr_pad" LOCATE = SITE "A8" LEVEL 1;
COMP "boton_izq_pad" LOCATE = SITE "C4" LEVEL 1;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1"
        PINNAME CLKB;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<26>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1"
        PINNAME CLKA;
PIN
        mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<27>
        = BEL
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1"
        PINNAME CLKB;
PIN XLXI_872/XLXI_42/XLXI_31/blk00000001/blk00000004_pins<92> = BEL
        "XLXI_872/XLXI_42/XLXI_31/blk00000001/blk00000004" PINNAME CLK;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1" PINNAME O;
PIN XLXI_306/dcm_sp_inst_pins<1> = BEL "XLXI_306/dcm_sp_inst" PINNAME CLKFB;
TIMEGRP XLXI_306_clk2x = BEL "XLXI_867/XLXI_9/XLXI_1" BEL
        "XLXI_867/XLXI_17_3/XLXI_2" BEL "XLXI_867/XLXI_17_3/XLXI_1" BEL
        "XLXI_867/XLXI_17_2/XLXI_2" BEL "XLXI_867/XLXI_17_2/XLXI_1" BEL
        "XLXI_867/XLXI_17_1/XLXI_2" BEL "XLXI_867/XLXI_17_1/XLXI_1" BEL
        "XLXI_867/XLXI_17_0/XLXI_2" BEL "XLXI_867/XLXI_17_0/XLXI_1" BEL
        "XLXI_867/XLXI_10/XLXI_2" BEL "XLXI_867/XLXI_10/XLXI_1" BEL
        "XLXI_306/clkout1_buf" BEL "XLXI_865/cnt_16" BEL "XLXI_865/cnt_15" BEL
        "XLXI_865/cnt_14" BEL "XLXI_865/cnt_13" BEL "XLXI_865/cnt_12" BEL
        "XLXI_865/cnt_11" BEL "XLXI_865/cnt_10" BEL "XLXI_865/cnt_9" BEL
        "XLXI_865/cnt_8" BEL "XLXI_865/cnt_7" BEL "XLXI_865/cnt_6" BEL
        "XLXI_865/cnt_5" BEL "XLXI_865/cnt_4" BEL "XLXI_865/cnt_3" BEL
        "XLXI_865/cnt_2" BEL "XLXI_865/cnt_1" BEL "XLXI_865/cnt_0" BEL
        "XLXI_865/U3/counter_21" BEL "XLXI_865/U3/counter_20" BEL
        "XLXI_865/U3/counter_19" BEL "XLXI_865/U3/counter_18" BEL
        "XLXI_865/U3/counter_17" BEL "XLXI_865/U3/counter_16" BEL
        "XLXI_865/U3/counter_15" BEL "XLXI_865/U3/counter_14" BEL
        "XLXI_865/U3/counter_13" BEL "XLXI_865/U3/counter_12" BEL
        "XLXI_865/U3/counter_11" BEL "XLXI_865/U3/counter_10" BEL
        "XLXI_865/U3/counter_9" BEL "XLXI_865/U3/counter_8" BEL
        "XLXI_865/U3/counter_7" BEL "XLXI_865/U3/counter_6" BEL
        "XLXI_865/U3/counter_5" BEL "XLXI_865/U3/counter_4" BEL
        "XLXI_865/U3/counter_3" BEL "XLXI_865/U3/counter_2" BEL
        "XLXI_865/U3/counter_1" BEL "XLXI_865/U3/counter_0" BEL
        "XLXI_865/U3/periodo_21" BEL "XLXI_865/U3/periodo_20" BEL
        "XLXI_865/U3/periodo_19" BEL "XLXI_865/U3/periodo_18" BEL
        "XLXI_865/U3/periodo_17" BEL "XLXI_865/U3/periodo_16" BEL
        "XLXI_865/U3/periodo_15" BEL "XLXI_865/U3/periodo_14" BEL
        "XLXI_865/U3/periodo_13" BEL "XLXI_865/U3/periodo_12" BEL
        "XLXI_865/U3/periodo_11" BEL "XLXI_865/U3/periodo_10" BEL
        "XLXI_865/U3/periodo_9" BEL "XLXI_865/U3/periodo_8" BEL
        "XLXI_865/U3/periodo_7" BEL "XLXI_865/U3/periodo_6" BEL
        "XLXI_865/U3/periodo_5" BEL "XLXI_865/U3/periodo_4" BEL
        "XLXI_865/U3/periodo_3" BEL "XLXI_865/U3/periodo_2" BEL
        "XLXI_865/U3/periodo_1" BEL "XLXI_865/U3/periodo_0" BEL
        "XLXI_865/U3/tiempo_on_21" BEL "XLXI_865/U3/tiempo_on_20" BEL
        "XLXI_865/U3/tiempo_on_19" BEL "XLXI_865/U3/tiempo_on_18" BEL
        "XLXI_865/U3/tiempo_on_17" BEL "XLXI_865/U3/tiempo_on_16" BEL
        "XLXI_865/U3/tiempo_on_15" BEL "XLXI_865/U3/tiempo_on_14" BEL
        "XLXI_865/U3/tiempo_on_13" BEL "XLXI_865/U3/tiempo_on_12" BEL
        "XLXI_865/U3/tiempo_on_11" BEL "XLXI_865/U3/tiempo_on_10" BEL
        "XLXI_865/U3/tiempo_on_9" BEL "XLXI_865/U3/tiempo_on_8" BEL
        "XLXI_865/U3/tiempo_on_7" BEL "XLXI_865/U3/tiempo_on_6" BEL
        "XLXI_865/U3/tiempo_on_5" BEL "XLXI_865/U3/tiempo_on_4" BEL
        "XLXI_865/U3/tiempo_on_3" BEL "XLXI_865/U3/tiempo_on_2" BEL
        "XLXI_865/U3/tiempo_on_1" BEL "XLXI_865/U3/tiempo_on_0" BEL
        "XLXI_865/U3/led_reg2" BEL "XLXI_865/U3/led_reg1" BEL
        "XLXI_865/U1/counter_21" BEL "XLXI_865/U1/counter_20" BEL
        "XLXI_865/U1/counter_19" BEL "XLXI_865/U1/counter_18" BEL
        "XLXI_865/U1/counter_17" BEL "XLXI_865/U1/counter_16" BEL
        "XLXI_865/U1/counter_15" BEL "XLXI_865/U1/counter_14" BEL
        "XLXI_865/U1/counter_13" BEL "XLXI_865/U1/counter_12" BEL
        "XLXI_865/U1/counter_11" BEL "XLXI_865/U1/counter_10" BEL
        "XLXI_865/U1/counter_9" BEL "XLXI_865/U1/counter_8" BEL
        "XLXI_865/U1/counter_7" BEL "XLXI_865/U1/counter_6" BEL
        "XLXI_865/U1/counter_5" BEL "XLXI_865/U1/counter_4" BEL
        "XLXI_865/U1/counter_3" BEL "XLXI_865/U1/counter_2" BEL
        "XLXI_865/U1/counter_1" BEL "XLXI_865/U1/counter_0" BEL
        "XLXI_865/U1/periodo_21" BEL "XLXI_865/U1/periodo_20" BEL
        "XLXI_865/U1/periodo_19" BEL "XLXI_865/U1/periodo_18" BEL
        "XLXI_865/U1/periodo_17" BEL "XLXI_865/U1/periodo_16" BEL
        "XLXI_865/U1/periodo_15" BEL "XLXI_865/U1/periodo_14" BEL
        "XLXI_865/U1/periodo_13" BEL "XLXI_865/U1/periodo_12" BEL
        "XLXI_865/U1/periodo_11" BEL "XLXI_865/U1/periodo_10" BEL
        "XLXI_865/U1/periodo_9" BEL "XLXI_865/U1/periodo_8" BEL
        "XLXI_865/U1/periodo_7" BEL "XLXI_865/U1/periodo_6" BEL
        "XLXI_865/U1/periodo_5" BEL "XLXI_865/U1/periodo_4" BEL
        "XLXI_865/U1/periodo_3" BEL "XLXI_865/U1/periodo_2" BEL
        "XLXI_865/U1/periodo_1" BEL "XLXI_865/U1/periodo_0" BEL
        "XLXI_865/U1/tiempo_on_21" BEL "XLXI_865/U1/tiempo_on_20" BEL
        "XLXI_865/U1/tiempo_on_19" BEL "XLXI_865/U1/tiempo_on_18" BEL
        "XLXI_865/U1/tiempo_on_17" BEL "XLXI_865/U1/tiempo_on_16" BEL
        "XLXI_865/U1/tiempo_on_15" BEL "XLXI_865/U1/tiempo_on_14" BEL
        "XLXI_865/U1/tiempo_on_13" BEL "XLXI_865/U1/tiempo_on_12" BEL
        "XLXI_865/U1/tiempo_on_11" BEL "XLXI_865/U1/tiempo_on_10" BEL
        "XLXI_865/U1/tiempo_on_9" BEL "XLXI_865/U1/tiempo_on_8" BEL
        "XLXI_865/U1/tiempo_on_7" BEL "XLXI_865/U1/tiempo_on_6" BEL
        "XLXI_865/U1/tiempo_on_5" BEL "XLXI_865/U1/tiempo_on_4" BEL
        "XLXI_865/U1/tiempo_on_3" BEL "XLXI_865/U1/tiempo_on_2" BEL
        "XLXI_865/U1/tiempo_on_1" BEL "XLXI_865/U1/tiempo_on_0" BEL
        "XLXI_865/U1/led_reg2" BEL "XLXI_865/U1/led_reg1" BEL
        "XLXI_872/XLXI_3/XLXI_37" BEL "XLXI_872/XLXI_3/XLXI_26" BEL
        "XLXI_872/XLXI_3/XLXI_6" BEL "XLXI_872/XLXI_3/XLXI_14/Q2" BEL
        "XLXI_872/XLXI_3/XLXI_14/Q1" BEL "XLXI_872/XLXI_3/XLXI_14/Q0" BEL
        "XLXI_872/XLXI_3/XLXI_14/Q3" BEL "XLXI_872/XLXI_42/XLXI_26" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd1" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd2" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_machine.contador_2" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_machine.contador_1" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_machine.contador_0" BEL
        "XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd3" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_0" BEL "XLXI_872/XLXI_42/XLXI_33/Q_1" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_2" BEL "XLXI_872/XLXI_42/XLXI_33/Q_3" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_4" BEL "XLXI_872/XLXI_42/XLXI_33/Q_5" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_6" BEL "XLXI_872/XLXI_42/XLXI_33/Q_7" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_8" BEL "XLXI_872/XLXI_42/XLXI_33/Q_9" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_10" BEL "XLXI_872/XLXI_42/XLXI_33/Q_11"
        BEL "XLXI_872/XLXI_42/XLXI_33/Q_12" BEL
        "XLXI_872/XLXI_42/XLXI_33/Q_13" BEL "XLXI_872/XLXI_42/XLXI_33/Q_14"
        BEL "XLXI_872/XLXI_42/XLXI_33/Q_15" BEL "XLXI_872/XLXI_42/XLXI_32/Q_0"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_1" BEL "XLXI_872/XLXI_42/XLXI_32/Q_2"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_3" BEL "XLXI_872/XLXI_42/XLXI_32/Q_4"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_5" BEL "XLXI_872/XLXI_42/XLXI_32/Q_6"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_7" BEL "XLXI_872/XLXI_42/XLXI_32/Q_8"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_9" BEL "XLXI_872/XLXI_42/XLXI_32/Q_10"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_11" BEL
        "XLXI_872/XLXI_42/XLXI_32/Q_12" BEL "XLXI_872/XLXI_42/XLXI_32/Q_13"
        BEL "XLXI_872/XLXI_42/XLXI_32/Q_14" BEL
        "XLXI_872/XLXI_42/XLXI_32/Q_15" BEL "XLXI_872/XLXI_60/XLXI_178_2" BEL
        "XLXI_872/XLXI_60/XLXI_178_1" BEL "XLXI_872/XLXI_60/XLXI_156_3" BEL
        "XLXI_872/XLXI_60/XLXI_156_2" BEL "XLXI_872/XLXI_60/XLXI_156_1" BEL
        "XLXI_872/XLXI_60/XLXI_156_0" BEL "XLXI_872/XLXI_60/XLXI_153_3" BEL
        "XLXI_872/XLXI_60/XLXI_153_2" BEL "XLXI_872/XLXI_60/XLXI_153_1" BEL
        "XLXI_872/XLXI_60/XLXI_153_0" BEL "XLXI_872/XLXI_60/XLXI_152_3" BEL
        "XLXI_872/XLXI_60/XLXI_152_2" BEL "XLXI_872/XLXI_60/XLXI_152_1" BEL
        "XLXI_872/XLXI_60/XLXI_152_0" BEL "XLXI_872/XLXI_60/XLXI_151_3" BEL
        "XLXI_872/XLXI_60/XLXI_151_2" BEL "XLXI_872/XLXI_60/XLXI_151_1" BEL
        "XLXI_872/XLXI_60/XLXI_151_0" BEL "XLXI_872/XLXI_62/XLXI_13" BEL
        "XLXI_872/XLXI_62/XLXI_4_3" BEL "XLXI_872/XLXI_62/XLXI_4_2" BEL
        "XLXI_872/XLXI_62/XLXI_4_1" BEL "XLXI_872/XLXI_62/XLXI_4_0" BEL
        "XLXI_872/XLXI_62/XLXI_1_3" BEL "XLXI_872/XLXI_62/XLXI_1_2" BEL
        "XLXI_872/XLXI_62/XLXI_1_1" BEL "XLXI_872/XLXI_62/XLXI_1_0" BEL
        "XLXI_872/XLXI_64/XLXI_84_3" BEL "XLXI_872/XLXI_64/XLXI_84_2" BEL
        "XLXI_872/XLXI_64/XLXI_84_1" BEL "XLXI_872/XLXI_64/XLXI_84_0" BEL
        "XLXI_872/XLXI_64/XLXI_83_3" BEL "XLXI_872/XLXI_64/XLXI_83_2" BEL
        "XLXI_872/XLXI_64/XLXI_83_1" BEL "XLXI_872/XLXI_64/XLXI_83_0" BEL
        "XLXI_872/XLXI_66/XLXI_82_7" BEL "XLXI_872/XLXI_66/XLXI_82_6" BEL
        "XLXI_872/XLXI_66/XLXI_82_5" BEL "XLXI_872/XLXI_66/XLXI_82_4" BEL
        "XLXI_872/XLXI_66/XLXI_82_3" BEL "XLXI_872/XLXI_66/XLXI_82_2" BEL
        "XLXI_872/XLXI_66/XLXI_82_1" BEL "XLXI_872/XLXI_66/XLXI_82_0" BEL
        "XLXI_872/XLXI_66/XLXI_81_7" BEL "XLXI_872/XLXI_66/XLXI_81_6" BEL
        "XLXI_872/XLXI_66/XLXI_81_5" BEL "XLXI_872/XLXI_66/XLXI_81_4" BEL
        "XLXI_872/XLXI_66/XLXI_81_3" BEL "XLXI_872/XLXI_66/XLXI_81_2" BEL
        "XLXI_872/XLXI_66/XLXI_81_1" BEL "XLXI_872/XLXI_66/XLXI_81_0" BEL
        "XLXI_872/XLXI_66/XLXI_80_7" BEL "XLXI_872/XLXI_66/XLXI_80_6" BEL
        "XLXI_872/XLXI_66/XLXI_80_5" BEL "XLXI_872/XLXI_66/XLXI_80_4" BEL
        "XLXI_872/XLXI_66/XLXI_80_3" BEL "XLXI_872/XLXI_66/XLXI_80_2" BEL
        "XLXI_872/XLXI_66/XLXI_80_1" BEL "XLXI_872/XLXI_66/XLXI_80_0" BEL
        "XLXI_872/XLXI_66/XLXI_79_7" BEL "XLXI_872/XLXI_66/XLXI_79_6" BEL
        "XLXI_872/XLXI_66/XLXI_79_5" BEL "XLXI_872/XLXI_66/XLXI_79_4" BEL
        "XLXI_872/XLXI_66/XLXI_79_3" BEL "XLXI_872/XLXI_66/XLXI_79_2" BEL
        "XLXI_872/XLXI_66/XLXI_79_1" BEL "XLXI_872/XLXI_66/XLXI_79_0" BEL
        "XLXI_872/XLXI_66/XLXI_78" BEL "XLXI_872/XLXI_84/XLXI_31/Q2" BEL
        "XLXI_872/XLXI_84/XLXI_31/Q1" BEL "XLXI_872/XLXI_84/XLXI_31/Q0" BEL
        "XLXI_872/XLXI_84/XLXI_31/Q3" BEL "XLXI_872/XLXI_84/XLXI_35/Q2" BEL
        "XLXI_872/XLXI_84/XLXI_35/Q1" BEL "XLXI_872/XLXI_84/XLXI_35/Q0" BEL
        "XLXI_872/XLXI_84/XLXI_35/Q3" BEL "XLXI_872/XLXI_84/XLXI_84/Q2" BEL
        "XLXI_872/XLXI_84/XLXI_84/Q1" BEL "XLXI_872/XLXI_84/XLXI_84/Q0" BEL
        "XLXI_872/XLXI_84/XLXI_84/Q3" BEL "XLXI_872/XLXI_84/XLXI_86/Q2" BEL
        "XLXI_872/XLXI_84/XLXI_86/Q1" BEL "XLXI_872/XLXI_84/XLXI_86/Q0" BEL
        "XLXI_872/XLXI_84/XLXI_86/Q3" BEL "XLXI_872/XLXI_83/XLXI_31/Q2" BEL
        "XLXI_872/XLXI_83/XLXI_31/Q1" BEL "XLXI_872/XLXI_83/XLXI_31/Q0" BEL
        "XLXI_872/XLXI_83/XLXI_31/Q3" BEL "XLXI_872/XLXI_83/XLXI_35/Q2" BEL
        "XLXI_872/XLXI_83/XLXI_35/Q1" BEL "XLXI_872/XLXI_83/XLXI_35/Q0" BEL
        "XLXI_872/XLXI_83/XLXI_35/Q3" BEL "XLXI_872/XLXI_83/XLXI_84/Q2" BEL
        "XLXI_872/XLXI_83/XLXI_84/Q1" BEL "XLXI_872/XLXI_83/XLXI_84/Q0" BEL
        "XLXI_872/XLXI_83/XLXI_84/Q3" BEL "XLXI_872/XLXI_83/XLXI_86/Q2" BEL
        "XLXI_872/XLXI_83/XLXI_86/Q1" BEL "XLXI_872/XLXI_83/XLXI_86/Q0" BEL
        "XLXI_872/XLXI_83/XLXI_86/Q3" BEL "XLXI_872/XLXI_83/XLXI_90/XLXI_1_7"
        BEL "XLXI_872/XLXI_83/XLXI_90/XLXI_1_6" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_5" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_4" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_3" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_2" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_1" BEL
        "XLXI_872/XLXI_83/XLXI_90/XLXI_1_0" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_7" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_6" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_5" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_4" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_3" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_2" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_1" BEL
        "XLXI_872/XLXI_84/XLXI_90/XLXI_1_0" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_7" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_6" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_5" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_4" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_3" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_2" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_1" BEL
        "XLXI_872/XLXI_83/XLXI_9/XLXI_1_0" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_7" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_6" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_5" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_4" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_3" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_2" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_1" BEL
        "XLXI_872/XLXI_84/XLXI_9/XLXI_1_0" BEL
        "XLXI_872/XLXI_83/XLXI_2/XLXI_41" BEL
        "XLXI_872/XLXI_83/XLXI_2/XLXI_40" BEL
        "XLXI_872/XLXI_83/XLXI_2/XLXI_39" BEL
        "XLXI_872/XLXI_83/XLXI_2/XLXI_38" BEL
        "XLXI_872/XLXI_83/XLXI_1/XLXI_41" BEL
        "XLXI_872/XLXI_83/XLXI_1/XLXI_40" BEL
        "XLXI_872/XLXI_83/XLXI_1/XLXI_39" BEL
        "XLXI_872/XLXI_83/XLXI_1/XLXI_38" BEL
        "XLXI_872/XLXI_84/XLXI_2/XLXI_41" BEL
        "XLXI_872/XLXI_84/XLXI_2/XLXI_40" BEL
        "XLXI_872/XLXI_84/XLXI_2/XLXI_39" BEL
        "XLXI_872/XLXI_84/XLXI_2/XLXI_38" BEL
        "XLXI_872/XLXI_84/XLXI_1/XLXI_41" BEL
        "XLXI_872/XLXI_84/XLXI_1/XLXI_40" BEL
        "XLXI_872/XLXI_84/XLXI_1/XLXI_39" BEL
        "XLXI_872/XLXI_84/XLXI_1/XLXI_38" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd2" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd3" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd1" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_3" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_2" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_1" BEL
        "XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_0" BEL
        "XLXI_872/XLXI_83/XLXI_93/XLXI_41" BEL
        "XLXI_872/XLXI_83/XLXI_93/XLXI_40" BEL
        "XLXI_872/XLXI_83/XLXI_93/XLXI_39" BEL
        "XLXI_872/XLXI_83/XLXI_93/XLXI_38" BEL
        "XLXI_872/XLXI_83/XLXI_91/XLXI_41" BEL
        "XLXI_872/XLXI_83/XLXI_91/XLXI_40" BEL
        "XLXI_872/XLXI_83/XLXI_91/XLXI_39" BEL
        "XLXI_872/XLXI_83/XLXI_91/XLXI_38" BEL
        "XLXI_872/XLXI_84/XLXI_93/XLXI_41" BEL
        "XLXI_872/XLXI_84/XLXI_93/XLXI_40" BEL
        "XLXI_872/XLXI_84/XLXI_93/XLXI_39" BEL
        "XLXI_872/XLXI_84/XLXI_93/XLXI_38" BEL
        "XLXI_872/XLXI_84/XLXI_91/XLXI_41" BEL
        "XLXI_872/XLXI_84/XLXI_91/XLXI_40" BEL
        "XLXI_872/XLXI_84/XLXI_91/XLXI_39" BEL
        "XLXI_872/XLXI_84/XLXI_91/XLXI_38" BEL "XLXI_865/U3/tono_3" BEL
        "XLXI_865/U3/tono_2" BEL "XLXI_865/U3/tono_1" BEL "XLXI_865/U3/tono_0"
        BEL "XLXI_865/U1/tono_3" BEL "XLXI_865/U1/tono_2" BEL
        "XLXI_865/U1/tono_1" BEL "XLXI_865/U1/tono_0" BEL
        "XLXI_872/XLXI_102/actualiza" BEL "XLXI_872/XLXI_61/entZ_sal" BEL
        "XLXI_872/XLXI_42/XLXI_30/ce_carga_salida" BEL
        "XLXI_872/XLXI_42/XLXI_30/ce_sum_res" BEL
        "XLXI_872/XLXI_42/XLXI_30/multip_ok" BEL
        "XLXI_872/XLXI_42/XLXI_30/sum_resZ" BEL
        "XLXI_872/XLXI_42/XLXI_30/ce_multip" BEL
        "XLXI_872/XLXI_42/XLXI_30/selector_multip1" BEL
        "XLXI_872/XLXI_42/XLXI_30/selector_multip2" BEL
        "XLXI_872/XLXI_83/XLXI_46/initZ" BEL
        "XLXI_872/XLXI_83/XLXI_46/ce_reg_salida" BEL
        "XLXI_872/XLXI_83/XLXI_46/dato_nuevo" BEL
        "XLXI_872/XLXI_83/XLXI_46/load" BEL "XLXI_865/U3/guardaDivision" BEL
        "XLXI_865/U1/guardaDivision" BEL "mcs_0/U0/ilmb_cntlr/Sl_Rdy" BEL
        "mcs_0/U0/ilmb_cntlr/lmb_as" BEL "mcs_0/U0/ilmb/POR_FF_I" BEL
        "mcs_0/U0/filter_reset.reset_vec_0" BEL
        "mcs_0/U0/filter_reset.reset_vec_1" BEL
        "mcs_0/U0/filter_reset.reset_vec_2" BEL "mcs_0/U0/LMB_Rst" BEL
        "mcs_0/U0/iomodule_0/lmb_reg_read_Q" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_0" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_1" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_2" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_3" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_4" BEL
        "mcs_0/U0/iomodule_0/lmb_abus_Q_5" BEL
        "mcs_0/U0/iomodule_0/lmb_reg_read" BEL
        "mcs_0/U0/iomodule_0/lmb_reg_write" BEL
        "mcs_0/U0/iomodule_0/write_data_16" BEL
        "mcs_0/U0/iomodule_0/write_data_14" BEL
        "mcs_0/U0/iomodule_0/write_data_13" BEL
        "mcs_0/U0/iomodule_0/write_data_12" BEL
        "mcs_0/U0/iomodule_0/write_data_11" BEL
        "mcs_0/U0/iomodule_0/write_data_10" BEL
        "mcs_0/U0/iomodule_0/write_data_9" BEL
        "mcs_0/U0/iomodule_0/write_data_8" BEL
        "mcs_0/U0/iomodule_0/write_data_7" BEL
        "mcs_0/U0/iomodule_0/write_data_6" BEL
        "mcs_0/U0/iomodule_0/write_data_5" BEL
        "mcs_0/U0/iomodule_0/write_data_4" BEL
        "mcs_0/U0/iomodule_0/write_data_3" BEL
        "mcs_0/U0/iomodule_0/write_data_2" BEL
        "mcs_0/U0/iomodule_0/write_data_1" BEL
        "mcs_0/U0/iomodule_0/write_data_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_2" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_3" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I2/GPI_In_1" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_31" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_30" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_29" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_28" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_27" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_26" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_25" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_24" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_23" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_22" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_21" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_20" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_19" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_18" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_17" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_16" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_15" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_14" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_13" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_12" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_11" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_10" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_9" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_8" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_7" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_6" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_5" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_4" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_3" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_2" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.fast_state_FSM_FFd1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_12"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_11"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_10"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_9"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_8"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.intr_addr_i_0"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_16"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_7"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_4" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/civr_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.do_fast_ack"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/INTC_IRQ" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/All_INTR_Bits[16].Using_Intr.Ext_Intr.Edge.Reg_INTR.s1"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_7" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_16" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cimr_7" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_12"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_11"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_10"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_9"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_8"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_0_0"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cier_16" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_12"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_11"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_10"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_9"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_8"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_7_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_12"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_11"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_10"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_9"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_8"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_16_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_12"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_11"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_10"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_9"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_8"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.civar_23_0"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/interrupt_16"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/DIV16_SRL16E/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/serial_Data"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/mux_sel_2"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TX"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Delay_16/Use_unisim.XIL_SRL16E_I1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_7"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_4"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_0"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_2"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_5"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_3"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_0"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[13].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[11].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[5].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[1].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[22].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[20].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[19].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[18].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[16].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_0"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_2"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_3"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_4"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_5"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_6"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_7"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_8"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_9"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_10"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_11"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_12"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_13"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_14"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_15"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[26].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op2_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_N_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Reg_Test_Equal_FDSE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_DI_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Use_Reg_Neg_S_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val1_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force2_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force1_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_Carry_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP0_FDRE"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_BIP_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Compare_Instr"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/enable_Interrupts_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Unsigned_Op"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/writing"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_0"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Result_Sel_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_is_sleep"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_0"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Logic_Oper_1"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_0"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Shift_Carry_In"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/set_BIP_I"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext16" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/using_Imm" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sext8" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_swx_I" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/select_ALU_Carry"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/load_Store_i"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/is_lwx_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_Intr_2nd_Phase"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/jump2_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Select_Logic"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_decode_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_dynamic_instr_Address.old_IE_value"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/swx_ready"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/EX_First_Cycle"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Mul_Handling.mbar_first"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/break_Pipe_i"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reset_delay"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.of_valid_FDR_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I"
        BEL "mcs_0/U0/dlmb/POR_FF_I" BEL "mcs_0/U0/dlmb_cntlr/lmb_as" BEL
        "mcs_0/U0/dlmb_cntlr/Sl_Rdy" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_16" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cisr_7" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_buffer_empty_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Convert_Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/overrun_error"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/MSR_Reg_I/Using_FPGA.MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Force_Val2_FDRSE"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Reg"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_0"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Interrupt_Ack_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Carry_I"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Sign_Extend"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_Read_i"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_sleep"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/nonvalid_IFetch_n"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/reservation"
        BEL "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I3/gpo_io_i_0" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid" BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[4].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[5].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[6].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[7].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I/Clk_En_Out_i"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_present_16"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/data_is_sent"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Start"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_DataBits"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/d_AS_I" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/active_wakeup"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/inHibit_EX"
        BEL "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/take_intr_2nd_cycle"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mtsmsr_write_i"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/running"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position"
        BEL
        "mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_exists_i"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1_1"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2_1"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[14].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[11].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[10].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[9].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[7].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[6].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[5].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[4].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[3].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[2].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1_pins<27>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<26>"
        PIN
        "mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[0].RAMB16_S2_1_pins<27>"
        PIN "XLXI_872/XLXI_42/XLXI_31/blk00000001/blk00000004_pins<92>" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000021" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000022" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000023" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000024" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000025" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000026" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000027" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000028" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000029" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002a" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002b" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002c" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002d" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002e" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk0000002f" BEL
        "XLXI_872/XLXI_42/XLXI_34/blk00000001/blk00000030" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000021" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000022" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000023" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000024" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000025" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000026" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000027" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000028" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000029" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002a" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002b" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002c" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002d" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002e" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk0000002f" BEL
        "XLXI_872/XLXI_87/XLXI_3/blk00000001/blk00000030" BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/SP"
        BEL
        "mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP"
        BEL "XLXI_306/clkf_buf" PIN
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "XLXI_306/dcm_sp_inst_pins<1>";
TIMEGRP cuenta_dcm<13> = BEL "XLXI_314" BEL "XLXI_1/XLXI_1/XLXI_2/XLXI_12" BEL
        "XLXI_1/XLXI_1/XLXI_2/XLXI_1" BEL "XLXI_1/XLXI_1/XLXI_2/XLXI_2" BEL
        "XLXI_1/XLXI_1/XLXI_2/XLXI_3" BEL "XLXI_309/blk00000001/blk00000025"
        BEL "XLXI_1/XLXI_1/XLXI_3/blk00000001/blk00000009" BEL
        "XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000a" BEL
        "XLXI_1/XLXI_1/XLXI_3/blk00000001/blk0000000b";
PIN XLXI_142_pins<1> = BEL "XLXI_142" PINNAME CK0;
PIN XLXI_142_pins<2> = BEL "XLXI_142" PINNAME CK1;
TIMEGRP cuenta_dcm<7> = BEL "XLXI_14" BEL "XLXI_387/Q_0" BEL
        "XLXI_309/blk00000001/blk00000025" BEL
        "XLXI_309/blk00000001/blk00000026" BEL
        "XLXI_309/blk00000001/blk00000027" BEL
        "XLXI_309/blk00000001/blk00000028" BEL
        "XLXI_309/blk00000001/blk00000029" BEL
        "XLXI_309/blk00000001/blk0000002a" BEL
        "XLXI_309/blk00000001/blk0000002b" PIN "XLXI_142_pins<1>" PIN
        "XLXI_142_pins<2>" PIN "XLXI_142_pins<1>" PIN "XLXI_142_pins<2>";
TIMEGRP XLXI_306_clkfx = BEL "XLXI_306/clkout2_buf" BEL
        "XLXI_309/blk00000001/blk00000025" BEL
        "XLXI_309/blk00000001/blk00000026" BEL
        "XLXI_309/blk00000001/blk00000027" BEL
        "XLXI_309/blk00000001/blk00000028" BEL
        "XLXI_309/blk00000001/blk00000029" BEL
        "XLXI_309/blk00000001/blk0000002a" BEL
        "XLXI_309/blk00000001/blk0000002b" BEL
        "XLXI_309/blk00000001/blk0000002c" BEL
        "XLXI_309/blk00000001/blk0000002d" BEL
        "XLXI_309/blk00000001/blk0000002e" BEL
        "XLXI_309/blk00000001/blk0000002f" BEL
        "XLXI_309/blk00000001/blk00000030" BEL
        "XLXI_309/blk00000001/blk00000031" BEL
        "XLXI_309/blk00000001/blk00000032";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN XLXI_306/dcm_sp_inst_pins<3> = BEL "XLXI_306/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP ck_100MHz_pad = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "XLXI_306/dcm_sp_inst_pins<3>";
TS_ck_100MHz_pad = PERIOD TIMEGRP "ck_100MHz_pad" 100 MHz HIGH 50%;
TS_cuenta_dcm_7_ = PERIOD TIMEGRP "cuenta_dcm<7>" 0.02 MHz HIGH 50%;
TS_cuenta_dcm_13_ = PERIOD TIMEGRP "cuenta_dcm<13>" 0.002 MHz HIGH 50%;
TS_XLXI_306_clk2x = PERIOD TIMEGRP "XLXI_306_clk2x" TS_ck_100MHz_pad HIGH 50%;
TS_XLXI_306_clkfx = PERIOD TIMEGRP "XLXI_306_clkfx" TS_ck_100MHz_pad * 0.05
        HIGH 50%;
SCHEMATIC END;

