<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: HAL_Driver/Inc/stm32f0xx_hal_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f0xx__hal__dma_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f0xx_hal_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__hal__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F0xx_HAL_DMA_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F0xx_HAL_DMA_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx__hal__def_8h.html">stm32f0xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">   68</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">Direction</a>;                 </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">   72</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">PeriphInc</a>;                 </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">   75</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">MemInc</a>;                    </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">   78</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">PeriphDataAlignment</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">   81</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">MemDataAlignment</a>;          </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">   84</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>;                      </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">   89</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">Priority</a>;                   </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;} <a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">   96</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">   98</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a>             = 0x00U,  </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">   99</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a>             = 0x01U,  </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">  100</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a>              = 0x02U,  </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">  101</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a>           = 0x03U   </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}<a class="code" href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">  107</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">  109</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a>      = 0x00U,    </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">  110</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</a>      = 0x01U     </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}<a class="code" href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a>;      </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">  116</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">  118</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a>          = 0x00U,    </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">  119</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a>      = 0x01U,    </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">  120</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a>         = 0x02U,    </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">  121</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a>         = 0x03U,    </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">  122</a></span>&#160;  <a class="code" href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a>           = 0x04U     </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}<a class="code" href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a>;                                                                 </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html">  129</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{  </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#adc5940b5bbf1fc712118cd40ff3ea69b">  131</a></span>&#160;  <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>   *<a class="code" href="struct_____d_m_a___handle_type_def.html#adc5940b5bbf1fc712118cd40ff3ea69b">Instance</a>;                                                    </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">  133</a></span>&#160;  <a class="code" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>       <a class="code" href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">Init</a>;                                                         </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">  135</a></span>&#160;  <a class="code" href="stm32f0xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a>       <a class="code" href="struct_____d_m_a___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">Lock</a>;                                                         </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">  137</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> HAL_DMA_StateTypeDef  <a class="code" href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">State</a>;                                                   </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d">  139</a></span>&#160;  <span class="keywordtype">void</span>                  *<a class="code" href="struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d">Parent</a>;                                                      </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a62a5dfe04a3c53000f26d741e4a27ab4">  141</a></span>&#160;  void                  (* <a class="code" href="struct_____d_m_a___handle_type_def.html#a62a5dfe04a3c53000f26d741e4a27ab4">XferCpltCallback</a>)( <span class="keyword">struct </span><a class="code" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a> * hdma);     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#afef2948f0688c22257a540f699e31720">  143</a></span>&#160;  void                  (* <a class="code" href="struct_____d_m_a___handle_type_def.html#afef2948f0688c22257a540f699e31720">XferHalfCpltCallback</a>)( <span class="keyword">struct </span><a class="code" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a> * hdma); </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a074ff1d4bf731a9cd85e554f1faec29b">  145</a></span>&#160;  void                  (* <a class="code" href="struct_____d_m_a___handle_type_def.html#a074ff1d4bf731a9cd85e554f1faec29b">XferErrorCallback</a>)( <span class="keyword">struct </span><a class="code" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a> * hdma);    </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a70376f061d856fdda49c8c23c9bb5b22">  147</a></span>&#160;  void                  (* <a class="code" href="struct_____d_m_a___handle_type_def.html#a70376f061d856fdda49c8c23c9bb5b22">XferAbortCallback</a>)( <span class="keyword">struct </span><a class="code" href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a> * hdma);    </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">  149</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t         <a class="code" href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">ErrorCode</a>;                                                    </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#adaadecc05539a447843606e1e511d992">  151</a></span>&#160;  <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>          *<a class="code" href="struct_____d_m_a___handle_type_def.html#adaadecc05539a447843606e1e511d992">DmaBaseAddress</a>;                                               </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_____d_m_a___handle_type_def.html#ae2d85e64eb57a8bccd3f70e74db09c31">  153</a></span>&#160;  uint32_t              <a class="code" href="struct_____d_m_a___handle_type_def.html#ae2d85e64eb57a8bccd3f70e74db09c31">ChannelIndex</a>;                                                 </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="group___d_m_a___exported___types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a>;    </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">  169</a></span>&#160;<span class="preprocessor">#define HAL_DMA_ERROR_NONE          (0x00000000U)    </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">  170</a></span>&#160;<span class="preprocessor">#define HAL_DMA_ERROR_TE            (0x00000001U)    </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">  171</a></span>&#160;<span class="preprocessor">#define HAL_DMA_ERROR_NO_XFER       (0x00000004U)    </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">  172</a></span>&#160;<span class="preprocessor">#define HAL_DMA_ERROR_TIMEOUT       (0x00000020U)    </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">  173</a></span>&#160;<span class="preprocessor">#define HAL_DMA_ERROR_NOT_SUPPORTED (0x00000100U)    </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___d_m_a___data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12">  181</a></span>&#160;<span class="preprocessor">#define DMA_PERIPH_TO_MEMORY         (0x00000000U)        </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">  182</a></span>&#160;<span class="preprocessor">#define DMA_MEMORY_TO_PERIPH         ((uint32_t)DMA_CCR_DIR)       </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">  183</a></span>&#160;<span class="preprocessor">#define DMA_MEMORY_TO_MEMORY         ((uint32_t)(DMA_CCR_MEM2MEM)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346">  192</a></span>&#160;<span class="preprocessor">#define DMA_PINC_ENABLE        ((uint32_t)DMA_CCR_PINC)  </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39">  193</a></span>&#160;<span class="preprocessor">#define DMA_PINC_DISABLE       (0x00000000U)    </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___d_m_a___memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd">  201</a></span>&#160;<span class="preprocessor">#define DMA_MINC_ENABLE         ((uint32_t)DMA_CCR_MINC)  </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___d_m_a___memory__incremented__mode.html#ga32625330516c188151743473fad97a33">  202</a></span>&#160;<span class="preprocessor">#define DMA_MINC_DISABLE        (0x00000000U)    </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730">  210</a></span>&#160;<span class="preprocessor">#define DMA_PDATAALIGN_BYTE          (0x00000000U)       </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc">  211</a></span>&#160;<span class="preprocessor">#define DMA_PDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_PSIZE_0)  </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0">  212</a></span>&#160;<span class="preprocessor">#define DMA_PDATAALIGN_WORD          ((uint32_t)DMA_CCR_PSIZE_1)  </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">  220</a></span>&#160;<span class="preprocessor">#define DMA_MDATAALIGN_BYTE          (0x00000000U)       </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">  221</a></span>&#160;<span class="preprocessor">#define DMA_MDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_MSIZE_0)  </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___d_m_a___memory__data__size.html#ga8812da819f18c873249074f3920220b2">  222</a></span>&#160;<span class="preprocessor">#define DMA_MDATAALIGN_WORD          ((uint32_t)DMA_CCR_MSIZE_1)  </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___d_m_a__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">  230</a></span>&#160;<span class="preprocessor">#define DMA_NORMAL         (0x00000000U)      </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___d_m_a__mode.html#ga4c4f425cba13edffb3c831c036c91e01">  231</a></span>&#160;<span class="preprocessor">#define DMA_CIRCULAR       ((uint32_t)DMA_CCR_CIRC)    </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___d_m_a___priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130">  239</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITY_LOW             (0x00000000U)    </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___d_m_a___priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781">  240</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITY_MEDIUM          ((uint32_t)DMA_CCR_PL_0)  </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___d_m_a___priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a">  241</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITY_HIGH            ((uint32_t)DMA_CCR_PL_1)  </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___d_m_a___priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c">  242</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITY_VERY_HIGH       ((uint32_t)DMA_CCR_PL)    </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DMA_IT_TC                         ((uint32_t)DMA_CCR_TCIE)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DMA_IT_HT                         ((uint32_t)DMA_CCR_HTIE)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DMA_IT_TE                         ((uint32_t)DMA_CCR_TEIE)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga56f71da03db3e0a5dfad8cdfe46eac5c">  262</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL1                      (0x00000001U) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga02b6c752c28b35dba79fa1d2bb55ec06">  263</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC1                      (0x00000002U) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga4317f6260e1aecc4f5fe882fc043f606">  264</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT1                      (0x00000004U) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga198c0b4984a79514964d3dd5ae546008">  265</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE1                      (0x00000008U) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga1c8da546d95df14be19e9b82d0a49ecc">  266</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL2                      (0x00000010U) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gacdf2954f3faf8314811ed39272825ab0">  267</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC2                      (0x00000020U) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gab21f437ec8a55a600e5ca2af9416baba">  268</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT2                      (0x00000040U) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga6d81cc881182d35ba7a34c2759cd97f3">  269</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE2                      (0x00000080U) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga245f18e8c146baf3596e7340f7ecae3b">  270</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL3                      (0x00000100U) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga17463fb2609ad37aebe6955a044e83c7">  271</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC3                      (0x00000200U) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gad28ea63fda2c87dd5e2ec08e0ab407d4">  272</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT3                      (0x00000400U) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga3e3d70e09d144c82ffc17d2ece186339">  273</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE3                      (0x00000800U) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga4dc75a03066b5e3700cb650daf4731e2">  274</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL4                      (0x00001000U) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gafb3f8a8c7048d344865c47e72a598074">  275</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC4                      (0x00002000U) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga1a766ffe9b0138d6ab42819c1a9206f1">  276</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT4                      (0x00004000U) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gab1bb20d71697de115b87319347216a26">  277</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE4                      (0x00008000U) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga78246e9a0d30e63e4fe5a54207c41a3e">  278</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL5                      (0x00010000U) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga2e3a81f03ed107dbb60cfa7560c32e97">  279</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC5                      (0x00020000U) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga3f7bd37a3c6a833a5e8dd011f7ef9acd">  280</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT5                      (0x00040000U) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga04a05f5cc8f193757d8658d97a857b3a">  281</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE5                      (0x00080000U) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga2ea0eb984d33f6788a59f49dcd2acee0">  282</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL6                      (0x00100000U) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga1e3da05635b4165ce2a0075646cc9131">  283</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC6                      (0x00200000U) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga37e18ea9dab110bafc8de3b6aedabb02">  284</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT6                      (0x00400000U) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga50e2f489b50cbe42d03a80ca7cd42dad">  285</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE6                      (0x00800000U) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gaf4619624c5d2cde7fc58bc4cd400bfc3">  286</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_GL7                      (0x01000000U) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#gaacfd9fe9de9727dd862aa475b3d5aee8">  287</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TC7                      (0x02000000U) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga8216565e4c640761fa93891006d43655">  288</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_HT7                      (0x04000000U) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___d_m_a__flag__definitions.html#ga312e060067bffdf46136be4f7b0b614c">  289</a></span>&#160;<span class="preprocessor">#define DMA_FLAG_TE7                      (0x08000000U) </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#if defined(SYSCFG_CFGR1_DMA_RMP)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DMA_REMAP_ADC_DMA_CH2         ((uint32_t)SYSCFG_CFGR1_ADC_DMA_RMP) </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DMA_REMAP_USART1_TX_DMA_CH4   ((uint32_t)SYSCFG_CFGR1_USART1TX_DMA_RMP) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMA_REMAP_USART1_RX_DMA_CH5   ((uint32_t)SYSCFG_CFGR1_USART1RX_DMA_RMP) </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM16_DMA_CH4       ((uint32_t)SYSCFG_CFGR1_TIM16_DMA_RMP) </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM17_DMA_CH2       ((uint32_t)SYSCFG_CFGR1_TIM17_DMA_RMP) </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#if defined (STM32F070xB)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DMA_REMAP_USART3_DMA_CH32     ((uint32_t)SYSCFG_CFGR1_USART3_DMA_RMP) </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#if defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM16_DMA_CH6       ((uint32_t)SYSCFG_CFGR1_TIM16_DMA_RMP2) </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM17_DMA_CH7       ((uint32_t)SYSCFG_CFGR1_TIM17_DMA_RMP2) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DMA_REMAP_SPI2_DMA_CH67       ((uint32_t)SYSCFG_CFGR1_SPI2_DMA_RMP) </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DMA_REMAP_USART2_DMA_CH67     ((uint32_t)SYSCFG_CFGR1_USART2_DMA_RMP) </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DMA_REMAP_USART3_DMA_CH32     ((uint32_t)SYSCFG_CFGR1_USART3_DMA_RMP) </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define DMA_REMAP_I2C1_DMA_CH76       ((uint32_t)SYSCFG_CFGR1_I2C1_DMA_RMP) </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM1_DMA_CH6        ((uint32_t)SYSCFG_CFGR1_TIM1_DMA_RMP) </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM2_DMA_CH7        ((uint32_t)SYSCFG_CFGR1_TIM2_DMA_RMP) </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define DMA_REMAP_TIM3_DMA_CH6        ((uint32_t)SYSCFG_CFGR1_TIM3_DMA_RMP) </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DMA_RMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#gaadcee34f0999c8eafd37de2f69daa0ac">  371</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)-&gt;State = HAL_DMA_STATE_RESET)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#ga93900b3ef3f87ef924eb887279a434b4">  378</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_ENABLE(__HANDLE__)        ((__HANDLE__)-&gt;Instance-&gt;CCR |= DMA_CCR_EN)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">  385</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_DISABLE(__HANDLE__)       ((__HANDLE__)-&gt;Instance-&gt;CCR &amp;= ~DMA_CCR_EN)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Interrupt &amp; Flag management */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#ga2124233229c04ca90b790cd8cddfa98b">  400</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)-&gt;Instance-&gt;CCR |= (__INTERRUPT__))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">  412</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((__HANDLE__)-&gt;Instance-&gt;CCR &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">  424</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__HANDLE__)-&gt;Instance-&gt;CCR &amp; (__INTERRUPT__)))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___d_m_a___exported___macros.html#ga082d691311bac96641dc35a17cfe8e63">  432</a></span>&#160;<span class="preprocessor">#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)-&gt;Instance-&gt;CNDTR)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#if defined(SYSCFG_CFGR1_DMA_RMP)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define __HAL_DMA_REMAP_CHANNEL_ENABLE(__DMA_REMAP__)   do {assert_param(IS_DMA_REMAP((__DMA_REMAP__)));                  \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">                                                           SYSCFG-&gt;CFGR1 |= (__DMA_REMAP__);                              \</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">                                                         }while(0)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define __HAL_DMA_REMAP_CHANNEL_DISABLE(__DMA_REMAP__)  do {assert_param(IS_DMA_REMAP((__DMA_REMAP__)));                  \</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">                                                           SYSCFG-&gt;CFGR1 &amp;= ~(__DMA_REMAP__);                             \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">                                                         }while(0)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DMA_RMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* Include DMA HAL Extension module */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx__hal__dma__ex_8h.html">stm32f0xx_hal_dma_ex.h</a>&quot;</span>   </div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* Initialization and de-initialization functions *****************************/</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_Init(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_DeInit (<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* Input and Output operation functions *****************************************************/</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_Start (<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_Start_IT(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_Abort(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_Abort_IT(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_PollForTransfer(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, uint32_t CompleteLevel, uint32_t Timeout);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">void</span> HAL_DMA_IRQHandler(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_RegisterCallback(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, <span class="keywordtype">void</span> (* pCallback)( <a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> * _hdma));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<a class="code" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DMA_UnRegisterCallback(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* Peripheral State and Error functions ***************************************/</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;HAL_DMA_StateTypeDef HAL_DMA_GetState(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;uint32_t             HAL_DMA_GetError(<a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a> *hdma);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">                                     ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">                                     ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">                                            ((STATE) == DMA_PINC_DISABLE))</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  || \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                        ((STATE) == DMA_MINC_DISABLE))</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     || \</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">                                           ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">                                           ((SIZE) == DMA_PDATAALIGN_WORD))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     || \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                       ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">                                       ((SIZE) == DMA_MDATAALIGN_WORD ))</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  || \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">                           ((MODE) == DMA_CIRCULAR))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   || \</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_PRIORITY_HIGH)   || \</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">                                   ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) &gt;= 0x1U) &amp;&amp; ((SIZE) &lt; 0x10000U))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if defined(SYSCFG_CFGR1_DMA_RMP)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#if defined (STM32F071xB) || defined (STM32F072xB) || defined (STM32F078xx)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define IS_DMA_REMAP(RMP) (((RMP) == DMA_REMAP_ADC_DMA_CH2)          || \</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_TX_DMA_CH4) || \</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_RX_DMA_CH5) || \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM16_DMA_CH4)     || \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM17_DMA_CH2)     || \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM16_DMA_CH6)     || \</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM17_DMA_CH7)     || \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_SPI2_DMA_CH67)     || \</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART2_DMA_CH67)   || \</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART3_DMA_CH32)   || \</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_I2C1_DMA_CH76)     || \</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM1_DMA_CH6)      || \</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM2_DMA_CH7)      || \</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM3_DMA_CH6))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#elif defined (STM32F070xB)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define IS_DMA_REMAP(RMP)     (((RMP) == DMA_REMAP_USART3_DMA_CH32)  || \</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_ADC_DMA_CH2)       || \</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_TX_DMA_CH4) || \</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_RX_DMA_CH5) || \</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM16_DMA_CH4)     || \</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM17_DMA_CH2))</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define IS_DMA_REMAP(RMP)     (((RMP) == DMA_REMAP_ADC_DMA_CH2)      || \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_TX_DMA_CH4) || \</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_USART1_RX_DMA_CH5) || \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM16_DMA_CH4)     || \</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">                              ((RMP) == DMA_REMAP_TIM17_DMA_CH2))</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYSCFG_CFGR1_DMA_RMP */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_HAL_DMA_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="ttc" id="struct_____d_m_a___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:149</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:101</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_adc5940b5bbf1fc712118cd40ff3ea69b"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#adc5940b5bbf1fc712118cd40ff3ea69b">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Channel_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:131</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_ae2d85e64eb57a8bccd3f70e74db09c31"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ae2d85e64eb57a8bccd3f70e74db09c31">__DMA_HandleTypeDef::ChannelIndex</a></div><div class="ttdeci">uint32_t ChannelIndex</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:153</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:121</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a72acf77c0b19359eb70764505ae4bd70"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:89</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a6ee5f2130887847bbc051932ea43b73d"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d">__DMA_HandleTypeDef::Parent</a></div><div class="ttdeci">void * Parent</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:139</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:188</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:96</div></div>
<div class="ttc" id="stm32f0xx__hal__dma__ex_8h_html"><div class="ttname"><a href="stm32f0xx__hal__dma__ex_8h.html">stm32f0xx_hal_dma_ex.h</a></div><div class="ttdoc">Header file of DMA HAL Extension module. </div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ga92b907d56a9c29b93d46782a7a04f91e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a></div><div class="ttdeci">struct __DMA_HandleTypeDef DMA_HandleTypeDef</div><div class="ttdoc">DMA handle Structure definition. </div></div>
<div class="ttc" id="stm32f0xx__hal__def_8h_html"><div class="ttname"><a href="stm32f0xx__hal__def_8h.html">stm32f0xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Callback ID structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:116</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a4352c7144ad5e1e4ab54a87d3be6eb62"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:133</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:196</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:100</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:122</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a2263083d2bfa96222f3d7b8339c6faf8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:137</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:109</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a62a5dfe04a3c53000f26d741e4a27ab4"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a62a5dfe04a3c53000f26d741e4a27ab4">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:141</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html"><div class="ttname"><a href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></div><div class="ttdoc">DMA Configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:66</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:110</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="stm32f0xx__hal__def_8h_html_ab367482e943333a1299294eadaad284b"><div class="ttname"><a href="stm32f0xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></div><div class="ttdeci">HAL_LockTypeDef</div><div class="ttdoc">HAL Lock structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_def.h:68</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:119</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_ab94410c1333b512e271b1c135fe50916"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:68</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_afef2948f0688c22257a540f699e31720"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#afef2948f0688c22257a540f699e31720">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:143</div></div>
<div class="ttc" id="stm32f0xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_def.h:57</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_aca5b89241171c093fd0fc6dacf72683c"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:78</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_adaadecc05539a447843606e1e511d992"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#adaadecc05539a447843606e1e511d992">__DMA_HandleTypeDef::DmaBaseAddress</a></div><div class="ttdeci">DMA_TypeDef * DmaBaseAddress</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:151</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a70376f061d856fdda49c8c23c9bb5b22"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a70376f061d856fdda49c8c23c9bb5b22">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:147</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:99</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:98</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:129</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a831756fbcd64feb1e570a9bf743b5b8d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:75</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:120</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:118</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:84</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_a4925ca3ceb52340daddc92817dc304d9"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:72</div></div>
<div class="ttc" id="struct_d_m_a___init_type_def_html_afe3adac32f5411b1a744c030f398aa5e"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:81</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_a074ff1d4bf731a9cd85e554f1faec29b"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a074ff1d4bf731a9cd85e554f1faec29b">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:145</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html_ad4cf225029dbefe8d3fe660c33b8bb6b"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">__DMA_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:135</div></div>
<div class="ttc" id="group___d_m_a___exported___types_html_gaee3245eea8fa938edeb35a6c9596fd86"><div class="ttname"><a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a></div><div class="ttdeci">HAL_DMA_LevelCompleteTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f0xx_hal_dma.h:107</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8cfaa5a6f8648a8e57f51340ac35165a.html">HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_b3e30d010ba20f828eb6ada1cb6aefb8.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__hal__dma_8h.html">stm32f0xx_hal_dma.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
