Analysis & Synthesis report for small8lab
Mon Dec 08 00:04:58 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|small:U_small|cpu:U_CPU|controller:U_controller|nextstate
 11. State Machine - |top_level|small:U_small|cpu:U_CPU|controller:U_controller|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_5a04:auto_generated
 18. Parameter Settings for User Entity Instance: small:U_small
 19. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU
 20. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path
 21. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG
 22. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Carry
 23. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Oflow
 24. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Zero
 25. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Signed
 26. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU
 27. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ACCU
 28. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_IR
 29. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_DATA
 30. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xh
 31. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xl
 32. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh
 33. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCl
 34. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_PCAdder
 35. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh
 36. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARl
 37. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_ARAdder
 38. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh
 39. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl
 40. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|buss:U_INTERNAL_BUS
 41. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|reg:U_reg
 42. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|controller:U_controller
 43. Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|buss:U_data_bus
 44. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN
 45. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT
 46. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT
 47. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT2
 48. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT
 49. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT3
 50. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL
 52. Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|decoder:U_Decoder
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL"
 55. Port Connectivity Checks: "small:U_small|cpu:U_CPU|buss:U_data_bus"
 56. Port Connectivity Checks: "small:U_small|cpu:U_CPU|reg:U_reg"
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 08 00:04:58 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; small8lab                                  ;
; Top-level Entity Name              ; top_level                                  ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 786                                        ;
;     Total combinational functions  ; 690                                        ;
;     Dedicated logic registers      ; 172                                        ;
; Total registers                    ; 172                                        ;
; Total pins                         ; 46                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; small8lab          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                          ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+---------+
; top_level.vhd                                            ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/top_level.vhd                                 ;         ;
; status_reg.vhd                                           ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/status_reg.vhd                                ;         ;
; small.vhd                                                ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/small.vhd                                     ;         ;
; reg.vhd                                                  ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/reg.vhd                                       ;         ;
; RAM.vhd                                                  ; yes             ; User Wizard-Generated File             ; D:/Dropbox/EEL4712/test/RAM.vhd                                       ;         ;
; lib.vhd                                                  ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/lib.vhd                                       ;         ;
; IO_port.vhd                                              ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/IO_port.vhd                                   ;         ;
; internal_architecture.vhd                                ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/internal_architecture.vhd                     ;         ;
; external_architecture.vhd                                ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/external_architecture.vhd                     ;         ;
; decoder7seg.vhd                                          ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/decoder7seg.vhd                               ;         ;
; decoder.vhd                                              ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/decoder.vhd                                   ;         ;
; cpu.vhd                                                  ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/cpu.vhd                                       ;         ;
; controller.vhd                                           ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/controller.vhd                                ;         ;
; buss.vhd                                                 ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/buss.vhd                                      ;         ;
; alu.vhd                                                  ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/alu.vhd                                       ;         ;
; addr_sel.vhd                                             ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/addr_sel.vhd                                  ;         ;
; adder.vhd                                                ; yes             ; User VHDL File                         ; D:/Dropbox/EEL4712/test/adder.vhd                                     ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc         ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_5a04.tdf                                   ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/EEL4712/test/db/altsyncram_5a04.tdf                        ;         ;
; ../../Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/Dropbox/EEL4712/Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 786       ;
;                                             ;           ;
; Total combinational functions               ; 690       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 475       ;
;     -- 3 input functions                    ; 121       ;
;     -- <=2 input functions                  ; 94        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 639       ;
;     -- arithmetic mode                      ; 51        ;
;                                             ;           ;
; Total registers                             ; 172       ;
;     -- Dedicated logic registers            ; 172       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 46        ;
; Total memory bits                           ; 8192      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 3226      ;
; Average fan-out                             ; 3.35      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                      ; 690 (0)           ; 172 (0)      ; 8192        ; 0            ; 0       ; 0         ; 46   ; 0            ; |top_level                                                                                                                       ; work         ;
;    |decoder7seg:U_LED1_HI2|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED1_HI2                                                                                                ; work         ;
;    |decoder7seg:U_LED1_HI|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED1_HI                                                                                                 ; work         ;
;    |decoder7seg:U_LED1_LO2|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED1_LO2                                                                                                ; work         ;
;    |decoder7seg:U_LED1_LO|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED1_LO                                                                                                 ; work         ;
;    |small:U_small|                              ; 662 (0)           ; 172 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small                                                                                                         ; work         ;
;       |cpu:U_CPU|                               ; 640 (0)           ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU                                                                                               ; work         ;
;          |buss:U_data_bus|                      ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|buss:U_data_bus                                                                               ; work         ;
;          |controller:U_controller|              ; 351 (351)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller                                                                       ; work         ;
;          |internal_architecture:U_data_path|    ; 263 (0)           ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path                                                             ; work         ;
;             |adder:U_ARAdder|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_ARAdder                                             ; work         ;
;             |adder:U_PCAdder|                   ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_PCAdder                                             ; work         ;
;             |alu:U_ALU|                         ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU                                                   ; work         ;
;             |buss:U_INTERNAL_BUS|               ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|buss:U_INTERNAL_BUS                                         ; work         ;
;             |reg:U_ACCU|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ACCU                                                  ; work         ;
;             |reg:U_ARl|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARl                                                   ; work         ;
;             |reg:U_DATA|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_DATA                                                  ; work         ;
;             |reg:U_IR|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_IR                                                    ; work         ;
;             |reg:U_PCl|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCl                                                   ; work         ;
;             |reg:U_Xh|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xh                                                    ; work         ;
;             |reg:U_Xl|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xl                                                    ; work         ;
;             |status_reg:U_STATUS_REG|           ; 2 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG                                     ; work         ;
;                |reg:U_Carry|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Carry                         ; work         ;
;                |reg:U_Oflow|                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Oflow                         ; work         ;
;                |reg:U_Signed|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Signed                        ; work         ;
;                |reg:U_Zero|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Zero                          ; work         ;
;          |reg:U_reg|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|cpu:U_CPU|reg:U_reg                                                                                     ; work         ;
;       |external_architecture:U_EXTERN|          ; 22 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN                                                                          ; work         ;
;          |IO_port:U_IOPORT|                     ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT                                                         ; work         ;
;             |reg:U_INPUT2|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT2                                            ; work         ;
;             |reg:U_INPUT|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT                                             ; work         ;
;             |reg:U_OUTPUT3|                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT3                                           ; work         ;
;             |reg:U_OUTPUT|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT                                            ; work         ;
;          |RAM:U_RAM|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|RAM:U_RAM                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_5a04:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_5a04:auto_generated ; work         ;
;          |addr_sel:U_SEL|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL                                                           ; work         ;
;          |decoder:U_Decoder|                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small:U_small|external_architecture:U_EXTERN|decoder:U_Decoder                                                        ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_5a04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; ../../Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |top_level|small:U_small|external_architecture:U_EXTERN|RAM:U_RAM ; D:/Dropbox/EEL4712/test/RAM.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|small:U_small|cpu:U_CPU|controller:U_controller|nextstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+
; Name                  ; nextstate.LOAD_ALU ; nextstate.LOAD_ACCU ; nextstate.CLEAR_C ; nextstate.INC_ACCU ; nextstate.DEC_ACCU ; nextstate.RR_C ; nextstate.RL_C ; nextstate.SRL_L ; nextstate.SLL_L ; nextstate.XOR_R ; nextstate.OR_R ; nextstate.AND_D ; nextstate.COMPARE ; nextstate.SUB_B ; nextstate.PCINC ; nextstate.ADD_C ; nextstate.SET_C ; nextstate.DECODE ; nextstate.LOAD_ADDR ; nextstate.LOAD_INTERN ; nextstate.LOAD_IR ; nextstate.LOAD_PC ; nextstate.BRANCH ; nextstate.LOAD_DATA ; nextstate.BRANCH2 ; nextstate.LOAD_ARh ; nextstate.LOAD_Xh2 ; nextstate.LOAD_Xh ; nextstate.LOAD_Xl ; nextstate.LOAD_ARl ; nextstate.load_output ; nextstate.OUTPUT ; nextstate.load_ai ; nextstate.DEC_X ; nextstate.INC_X ; nextstate.LOAD_AFROMX ; nextstate.INC_ARl3 ; nextstate.INC_ARl2 ; nextstate.load_ARH88 ; nextstate.INC_882 ; nextstate.xh_88 ; nextstate.stall_88 ; nextstate.stall_882 ; nextstate.xl_88 ; nextstate.LOAD_ARl88 ; nextstate.STALL_ACCU ; nextstate.INC_88 ; nextstate.INC_ARl ; nextstate.FETCH ; nextstate.STALL ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+
; nextstate.STALL       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 0               ;
; nextstate.FETCH       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 1               ; 1               ;
; nextstate.INC_ARl     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 1                 ; 0               ; 1               ;
; nextstate.INC_88      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 1                ; 0                 ; 0               ; 1               ;
; nextstate.STALL_ACCU  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 1                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARl88  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 1                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.xl_88       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 1               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.stall_882   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 1                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.stall_88    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 1                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.xh_88       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 1               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_882     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 1                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_ARH88  ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 1                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ARl2    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 1                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ARl3    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 1                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_AFROMX ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 1                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_X       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 1               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DEC_X       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 1               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_ai     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 1                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.OUTPUT      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 1                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.load_output ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 1                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARl    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 1                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xl     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 1                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xh     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 1                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_Xh2    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 1                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ARh    ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 1                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.BRANCH2     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 1                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_DATA   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 1                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.BRANCH      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 1                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_PC     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 1                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_IR     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 1                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_INTERN ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 1                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ADDR   ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DECODE      ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SET_C       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.ADD_C       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.PCINC       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SUB_B       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.COMPARE     ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.AND_D       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 1               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.OR_R        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 1              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.XOR_R       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 1               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SLL_L       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 1               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.SRL_L       ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 1               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.RL_C        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 1              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.RR_C        ; 0                  ; 0                   ; 0                 ; 0                  ; 0                  ; 1              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.DEC_ACCU    ; 0                  ; 0                   ; 0                 ; 0                  ; 1                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.INC_ACCU    ; 0                  ; 0                   ; 0                 ; 1                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.CLEAR_C     ; 0                  ; 0                   ; 1                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ACCU   ; 0                  ; 1                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
; nextstate.LOAD_ALU    ; 1                  ; 0                   ; 0                 ; 0                  ; 0                  ; 0              ; 0              ; 0               ; 0               ; 0               ; 0              ; 0               ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                   ; 0                     ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ; 0                 ; 0                  ; 0                     ; 0                ; 0                 ; 0               ; 0               ; 0                     ; 0                  ; 0                  ; 0                    ; 0                 ; 0               ; 0                  ; 0                   ; 0               ; 0                    ; 0                    ; 0                ; 0                 ; 0               ; 1               ;
+-----------------------+--------------------+---------------------+-------------------+--------------------+--------------------+----------------+----------------+-----------------+-----------------+-----------------+----------------+-----------------+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+---------------------+-----------------------+-------------------+-------------------+------------------+---------------------+-------------------+--------------------+--------------------+-------------------+-------------------+--------------------+-----------------------+------------------+-------------------+-----------------+-----------------+-----------------------+--------------------+--------------------+----------------------+-------------------+-----------------+--------------------+---------------------+-----------------+----------------------+----------------------+------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|small:U_small|cpu:U_CPU|controller:U_controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+
; Name              ; state.LOAD_ALU ; state.LOAD_ACCU ; state.CLEAR_C ; state.INC_ACCU ; state.DEC_ACCU ; state.RR_C ; state.RL_C ; state.SRL_L ; state.SLL_L ; state.XOR_R ; state.OR_R ; state.AND_D ; state.COMPARE ; state.SUB_B ; state.PCINC ; state.ADD_C ; state.SET_C ; state.DECODE ; state.LOAD_ADDR ; state.LOAD_INTERN ; state.LOAD_IR ; state.LOAD_PC ; state.BRANCH ; state.LOAD_DATA ; state.BRANCH2 ; state.LOAD_ARh ; state.LOAD_Xh2 ; state.LOAD_Xh ; state.LOAD_Xl ; state.LOAD_ARl ; state.load_output ; state.OUTPUT ; state.load_ai ; state.DEC_X ; state.INC_X ; state.LOAD_AFROMX ; state.INC_ARl3 ; state.INC_ARl2 ; state.load_ARH88 ; state.INC_882 ; state.xh_88 ; state.stall_88 ; state.stall_882 ; state.xl_88 ; state.LOAD_ARl88 ; state.STALL_ACCU ; state.INC_88 ; state.INC_ARl ; state.STALL ; state.FETCH ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+
; state.FETCH       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 0           ;
; state.STALL       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 1           ; 1           ;
; state.INC_ARl     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 1             ; 0           ; 1           ;
; state.INC_88      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 1            ; 0             ; 0           ; 1           ;
; state.STALL_ACCU  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 1                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARl88  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 1                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.xl_88       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 1           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.stall_882   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 1               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.stall_88    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 1              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.xh_88       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 1           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_882     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 1             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_ARH88  ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 1                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ARl2    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 1              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ARl3    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 1              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_AFROMX ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 1                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_X       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 1           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DEC_X       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 1           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_ai     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 1             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.OUTPUT      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 1            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.load_output ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 1                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARl    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 1              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xl     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 1             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xh     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 1             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_Xh2    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 1              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ARh    ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 1              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.BRANCH2     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 1             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_DATA   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 1               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.BRANCH      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 1            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_PC     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 1             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_IR     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 1             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_INTERN ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 1                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ADDR   ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 1               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DECODE      ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 1            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SET_C       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 1           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.ADD_C       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 1           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.PCINC       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 1           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SUB_B       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 1           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.COMPARE     ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 1             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.AND_D       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 1           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.OR_R        ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 1          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.XOR_R       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 1           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SLL_L       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 1           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.SRL_L       ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 1           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.RL_C        ; 0              ; 0               ; 0             ; 0              ; 0              ; 0          ; 1          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.RR_C        ; 0              ; 0               ; 0             ; 0              ; 0              ; 1          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.DEC_ACCU    ; 0              ; 0               ; 0             ; 0              ; 1              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.INC_ACCU    ; 0              ; 0               ; 0             ; 1              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.CLEAR_C     ; 0              ; 0               ; 1             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ACCU   ; 0              ; 1               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
; state.LOAD_ALU    ; 1              ; 0               ; 0             ; 0              ; 0              ; 0          ; 0          ; 0           ; 0           ; 0           ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0           ; 0            ; 0               ; 0                 ; 0             ; 0             ; 0            ; 0               ; 0             ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                 ; 0            ; 0             ; 0           ; 0           ; 0                 ; 0              ; 0              ; 0                ; 0             ; 0           ; 0              ; 0               ; 0           ; 0                ; 0                ; 0            ; 0             ; 0           ; 1           ;
+-------------------+----------------+-----------------+---------------+----------------+----------------+------------+------------+-------------+-------------+-------------+------------+-------------+---------------+-------------+-------------+-------------+-------------+--------------+-----------------+-------------------+---------------+---------------+--------------+-----------------+---------------+----------------+----------------+---------------+---------------+----------------+-------------------+--------------+---------------+-------------+-------------+-------------------+----------------+----------------+------------------+---------------+-------------+----------------+-----------------+-------------+------------------+------------------+--------------+---------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                          ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[7]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[7] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[7]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[7] ;
; small:U_small|cpu:U_CPU|controller:U_controller|al_sel[2]                          ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|al_sel[1]                       ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[0]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[0] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[0]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[0] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[0]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[0] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[1]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[1] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[1]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[1] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[1]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[1] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[6]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[6] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[6]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[6] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[5]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[5] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[5]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[5] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[4]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[4] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[4]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[4] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[3]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[3] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[3]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[3] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh|data_out[2]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[2] ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl|data_out[2]    ; Merged with small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[2] ;
; small:U_small|cpu:U_CPU|controller:U_controller|status_reg_en[1]                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|status_reg_en[0]                ;
; small:U_small|cpu:U_CPU|controller:U_controller|reg_en[1,3,5]                      ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|reg_en[0]                       ;
; small:U_small|cpu:U_CPU|controller:U_controller|reg_en[0]                          ; Stuck at GND due to stuck port data_in                                                      ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[0,1]  ; Stuck at GND due to stuck port clock_enable                                                 ;
; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[2..7] ; Stuck at GND due to stuck port clock_enable                                                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ARh                     ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ALU                  ;
; small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ARl88                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ALU                  ;
; small:U_small|cpu:U_CPU|controller:U_controller|state.load_ARH88                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ALU                  ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.AND_D                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.BRANCH                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.CLEAR_C                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.COMPARE                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.DECODE                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.DEC_ACCU                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.DEC_X                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.FETCH                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_88                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_882                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_ACCU                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_ARl                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_ARl2                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_ARl3                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.INC_X                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ACCU                ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ADDR                ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_AFROMX              ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ALU                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ARh                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ARl                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_ARl88               ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_DATA                ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_INTERN              ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_IR                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_PC                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.LOAD_Xh2                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.OR_R                     ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.OUTPUT                   ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.PCINC                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.RL_C                     ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.RR_C                     ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.SET_C                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.SLL_L                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.SRL_L                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.STALL_ACCU               ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.SUB_B                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.XOR_R                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.load_ARH88               ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.load_ai                  ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.load_output              ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.stall_88                 ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.stall_882                ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.xh_88                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.xl_88                    ; Merged with small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                 ;
; small:U_small|cpu:U_CPU|controller:U_controller|nextstate.ADD_C                    ; Stuck at GND due to stuck port data_in                                                      ;
; small:U_small|cpu:U_CPU|controller:U_controller|state.LOAD_ALU                     ; Stuck at GND due to stuck port data_in                                                      ;
; small:U_small|cpu:U_CPU|controller:U_controller|al_sel[1]                          ; Stuck at GND due to stuck port data_in                                                      ;
; Total Number of Removed Registers = 83                                             ;                                                                                             ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; small:U_small|cpu:U_CPU|controller:U_controller|reg_en[0] ; Stuck at GND              ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[0], ;
;                                                           ; due to stuck port data_in ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh|data_out[1], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[7], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[6], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[5], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[4], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[3], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh|data_out[2], ;
;                                                           ;                           ; small:U_small|cpu:U_CPU|controller:U_controller|al_sel[1]                        ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 172   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 157   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 105   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; small:U_small|cpu:U_CPU|controller:U_controller|internal_bus_sel[1] ; 32      ;
; small:U_small|cpu:U_CPU|controller:U_controller|internal_bus_sel[3] ; 20      ;
; Total number of inverted registers = 2                              ;         ;
+---------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_ARAdder|Mux4     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top_level|small:U_small|cpu:U_CPU|buss:U_data_bus|Mux3                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|small:U_small|external_architecture:U_EXTERN|decoder:U_Decoder|bus_sel[1]          ;
; 23:1               ; 7 bits    ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; No         ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|buss:U_INTERNAL_BUS|Mux5 ;
; 256:1              ; 2 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; No         ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller|Mux122                             ;
; 256:1              ; 2 bits    ; 340 LEs       ; 10 LEs               ; 330 LEs                ; No         ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller|Mux9                               ;
; 256:1              ; 48 bits   ; 8160 LEs      ; 48 LEs               ; 8112 LEs               ; No         ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller|Mux117                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU|Add0           ;
; 259:1              ; 27 bits   ; 4644 LEs      ; 486 LEs              ; 4158 LEs               ; No         ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller|Selector29                         ;
; 260:1              ; 2 bits    ; 346 LEs       ; 4 LEs                ; 342 LEs                ; No         ; |top_level|small:U_small|cpu:U_CPU|controller:U_controller|nextstate.BRANCH2                  ;
; 74:1               ; 6 bits    ; 294 LEs       ; 36 LEs               ; 258 LEs                ; No         ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU|output[6]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; No         ; |top_level|small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU|Add0           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_5a04:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Carry ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Oflow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Zero ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Signed ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ACCU ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_IR ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_DATA ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xh ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_Xl ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCh ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_PCl ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_PCAdder ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARh ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ARl ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_ARAdder ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPh ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_SPl ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|internal_architecture:U_data_path|buss:U_INTERNAL_BUS ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|reg:U_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|controller:U_controller ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|cpu:U_CPU|buss:U_data_bus ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_INPUT2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT|reg:U_OUTPUT3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                                    ; Type                                ;
+------------------------------------+----------------------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped                             ;
; WIDTH_A                            ; 8                                                        ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                                                       ; Signed Integer                      ;
; NUMWORDS_A                         ; 1024                                                     ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                             ;
; WIDTH_B                            ; 1                                                        ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                                                        ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                                                        ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                             ;
; BYTE_SIZE                          ; 8                                                        ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                                   ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                             ;
; INIT_FILE                          ; ../../Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                   ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone III                                              ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_5a04                                          ; Untyped                             ;
+------------------------------------+----------------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small:U_small|external_architecture:U_EXTERN|decoder:U_Decoder ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                      ;
; Entity Instance                           ; small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "small:U_small|cpu:U_CPU|buss:U_data_bus" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; input5  ; Input ; Info     ; Stuck at GND                           ;
; input6  ; Input ; Info     ; Stuck at GND                           ;
; input7  ; Input ; Info     ; Stuck at GND                           ;
; input8  ; Input ; Info     ; Stuck at GND                           ;
; input9  ; Input ; Info     ; Stuck at GND                           ;
; input10 ; Input ; Info     ; Stuck at GND                           ;
; input11 ; Input ; Info     ; Stuck at GND                           ;
; input12 ; Input ; Info     ; Stuck at GND                           ;
+---------+-------+----------+----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "small:U_small|cpu:U_CPU|reg:U_reg" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Dec 08 00:04:38 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8lab -c small8lab
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-STR
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file status_sel.vhd
    Info (12022): Found design unit 1: status_sel-BHV
    Info (12023): Found entity 1: status_sel
Info (12021): Found 2 design units, including 1 entities, in source file status_reg.vhd
    Info (12022): Found design unit 1: status_reg-STR
    Info (12023): Found entity 1: status_reg
Info (12021): Found 2 design units, including 1 entities, in source file status_decode.vhd
    Info (12022): Found design unit 1: status_decode-STR
    Info (12023): Found entity 1: status_decode
Info (12021): Found 2 design units, including 1 entities, in source file small.vhd
    Info (12022): Found design unit 1: small-STR
    Info (12023): Found entity 1: small
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-BHV
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 0 entities, in source file lib.vhd
    Info (12022): Found design unit 1: lib
Info (12021): Found 2 design units, including 1 entities, in source file io_port.vhd
    Info (12022): Found design unit 1: IO_port-STR
    Info (12023): Found entity 1: IO_port
Info (12021): Found 2 design units, including 1 entities, in source file internal_architecture.vhd
    Info (12022): Found design unit 1: internal_architecture-STR
    Info (12023): Found entity 1: internal_architecture
Info (12021): Found 2 design units, including 1 entities, in source file external_architecture.vhd
    Info (12022): Found design unit 1: external_architecture-STR
    Info (12023): Found entity 1: external_architecture
Info (12021): Found 2 design units, including 1 entities, in source file deliverable3_tb.vhd
    Info (12022): Found design unit 1: deliverable3_tb-TB
    Info (12023): Found entity 1: deliverable3_tb
Info (12021): Found 2 design units, including 1 entities, in source file decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-STR
    Info (12023): Found entity 1: decoder7seg
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-BHV
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-STR
    Info (12023): Found entity 1: cpu
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-BHV
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file buss.vhd
    Info (12022): Found design unit 1: buss-BHV
    Info (12023): Found entity 1: buss
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-BHV
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file addr_sel.vhd
    Info (12022): Found design unit 1: addr_sel-BHV
    Info (12023): Found entity 1: addr_sel
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-BHV
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED1_HI"
Info (12128): Elaborating entity "small" for hierarchy "small:U_small"
Info (12128): Elaborating entity "cpu" for hierarchy "small:U_small|cpu:U_CPU"
Info (12128): Elaborating entity "internal_architecture" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path"
Info (12128): Elaborating entity "status_reg" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG"
Info (12128): Elaborating entity "reg" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|status_reg:U_STATUS_REG|reg:U_Carry"
Info (12128): Elaborating entity "alu" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|alu:U_ALU"
Info (12128): Elaborating entity "reg" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|reg:U_ACCU"
Info (12128): Elaborating entity "adder" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|adder:U_PCAdder"
Info (12128): Elaborating entity "buss" for hierarchy "small:U_small|cpu:U_CPU|internal_architecture:U_data_path|buss:U_INTERNAL_BUS"
Info (12128): Elaborating entity "controller" for hierarchy "small:U_small|cpu:U_CPU|controller:U_controller"
Info (12128): Elaborating entity "external_architecture" for hierarchy "small:U_small|external_architecture:U_EXTERN"
Info (12128): Elaborating entity "IO_port" for hierarchy "small:U_small|external_architecture:U_EXTERN|IO_port:U_IOPORT"
Info (12128): Elaborating entity "RAM" for hierarchy "small:U_small|external_architecture:U_EXTERN|RAM:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5a04.tdf
    Info (12023): Found entity 1: altsyncram_5a04
Info (12128): Elaborating entity "altsyncram_5a04" for hierarchy "small:U_small|external_architecture:U_EXTERN|RAM:U_RAM|altsyncram:altsyncram_component|altsyncram_5a04:auto_generated"
Warning (113028): 1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113026): Memory Initialization File Address 32 is not initialized
Warning (113031): 1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported.
    Warning (113030): Memory Initialization File address 16 is reinitialized
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File "D:/Dropbox/EEL4712/Lab8/Lab8vhdlFiles/Small8TestPackage/TestCase3.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "addr_sel" for hierarchy "small:U_small|external_architecture:U_EXTERN|addr_sel:U_SEL"
Info (12128): Elaborating entity "decoder" for hierarchy "small:U_small|external_architecture:U_EXTERN|decoder:U_Decoder"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 858 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 804 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Mon Dec 08 00:04:58 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


