// Seed: 4091790417
module module_0;
  wire id_1;
  logic [7:0] id_2;
  assign id_2[""] = -1;
  wire [1 : ""] id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1
    , id_4,
    input tri1 id_2
);
  wire id_5;
  module_0 modCall_1 ();
  wire [1 : -1] id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout uwire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1 - id_4;
endmodule
