# Computer_Organization_Project
This is the repository of SUSTech CS202 final project, this project implement a single-cycle CPU using Verilog and implement several functions using MIPS assembly, including import data through dip switch, sort data and display them with LED and 7-seg tube.
