// Seed: 3787745318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_4,
      id_6,
      id_4,
      id_5
  );
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  parameter id_8 = 1;
  logic id_9;
  assign id_1 = -1;
  assign id_2 = (id_6);
  assign id_9 = id_9;
endmodule
