### ğŸ‘‹ Hi there, I'm Prathyusha

ğŸ‘©â€ğŸ“ M.Tech student at JNTU Anantapur  
ğŸ”¬ Passionate about Digital Design and VLSI  
ğŸ› ï¸ Skilled in Verilog, VLSI design, Python  
ğŸ“Œ Final Year Project: 32-bit ALU using Reversible Logic Gates on Spartan-6 FPGA (Xilinx ISE 14.7)  
ğŸ“ Completed B.Tech from NBKR Institute of Science and Technology  
ğŸ’» Completed Python Internship @ Devskillhub  
ğŸ“ Table Tennis Enthusiast | ğŸ“š Lifelong Learner
