<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Release-Notes on CHIPS Alliance</title><link>https://chipsalliance.org/preview/200/tags/release-notes/</link><description>Recent content in Release-Notes on CHIPS Alliance</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Thu, 16 Jul 2020 00:00:00 +0000</lastBuildDate><atom:link href="https://chipsalliance.org/preview/200/tags/release-notes/index.xml" rel="self" type="application/rss+xml"/><item><title>CHIPS Alliance Announces AIB 2.0 Draft Specification to Accelerate Design of Open Source Chiplets</title><link>https://chipsalliance.org/preview/200/news/aib-2-0-draft-specification/</link><pubDate>Thu, 16 Jul 2020 00:00:00 +0000</pubDate><guid>https://chipsalliance.org/preview/200/news/aib-2-0-draft-specification/</guid><description>&lt;p>&lt;em>AIB reduces design barriers, costs, and leverages generators to ease development of chiplet-based designs&lt;/em>&lt;/p>
&lt;p>&lt;strong>SAN FRANCISCO, July 16, 2020&lt;/strong> â€“ CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced that it has released the Advanced Interface Bus (AIB) version 2.0 draft specification on &lt;a href="https://github.com/chipsalliance/AIB-specification">GitHub&lt;/a>. The AIB standard is an open-source, royalty-free PHY-level standard for connecting multiple semiconductor die within the same package. AIB is ideal for designing SoCs, FPGAs, SerDes chiplets, high-performance ADC/DAC chiplets, optical networking chiplets and more.&lt;/p></description></item></channel></rss>