<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-prima2 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Clock tree for CSR SiRFprimaII</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#define SIRFSOC_CLKC_CLK_EN0    0x0000</span>
<span class="cp">#define SIRFSOC_CLKC_CLK_EN1    0x0004</span>
<span class="cp">#define SIRFSOC_CLKC_REF_CFG    0x0014</span>
<span class="cp">#define SIRFSOC_CLKC_CPU_CFG    0x0018</span>
<span class="cp">#define SIRFSOC_CLKC_MEM_CFG    0x001c</span>
<span class="cp">#define SIRFSOC_CLKC_SYS_CFG    0x0020</span>
<span class="cp">#define SIRFSOC_CLKC_IO_CFG     0x0024</span>
<span class="cp">#define SIRFSOC_CLKC_DSP_CFG    0x0028</span>
<span class="cp">#define SIRFSOC_CLKC_GFX_CFG    0x002c</span>
<span class="cp">#define SIRFSOC_CLKC_MM_CFG     0x0030</span>
<span class="cp">#define SIRFSOC_LKC_LCD_CFG     0x0034</span>
<span class="cp">#define SIRFSOC_CLKC_MMC_CFG    0x0038</span>
<span class="cp">#define SIRFSOC_CLKC_PLL1_CFG0  0x0040</span>
<span class="cp">#define SIRFSOC_CLKC_PLL2_CFG0  0x0044</span>
<span class="cp">#define SIRFSOC_CLKC_PLL3_CFG0  0x0048</span>
<span class="cp">#define SIRFSOC_CLKC_PLL1_CFG1  0x004c</span>
<span class="cp">#define SIRFSOC_CLKC_PLL2_CFG1  0x0050</span>
<span class="cp">#define SIRFSOC_CLKC_PLL3_CFG1  0x0054</span>
<span class="cp">#define SIRFSOC_CLKC_PLL1_CFG2  0x0058</span>
<span class="cp">#define SIRFSOC_CLKC_PLL2_CFG2  0x005c</span>
<span class="cp">#define SIRFSOC_CLKC_PLL3_CFG2  0x0060</span>

<span class="cp">#define SIRFSOC_CLOCK_VA_BASE		SIRFSOC_VA(0x005000)</span>

<span class="cp">#define KHZ     1000</span>
<span class="cp">#define MHZ     (KHZ * KHZ)</span>

<span class="k">struct</span> <span class="n">clk_ops</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">get_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">round_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">disable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">get_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>     <span class="cm">/* parent clk */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>     <span class="cm">/* clock rate in Hz */</span>
	<span class="kt">signed</span> <span class="kt">char</span> <span class="n">usage</span><span class="p">;</span>      <span class="cm">/* clock enable count */</span>
	<span class="kt">signed</span> <span class="kt">char</span> <span class="n">enable_bit</span><span class="p">;</span> <span class="cm">/* enable bit: 0 ~ 63 */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">regofs</span><span class="p">;</span>  <span class="cm">/* register offset */</span>
	<span class="k">struct</span> <span class="n">clk_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>    <span class="cm">/* clock operation */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">clocks_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clkc_readl</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">SIRFSOC_CLOCK_VA_BASE</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clkc_writel</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">SIRFSOC_CLOCK_VA_BASE</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * osc_rtc - real time oscillator - 32.768KHz</span>
<span class="cm"> * osc_sys - high speed oscillator - 26MHz</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_rtc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_osc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">26</span> <span class="o">*</span> <span class="n">MHZ</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * std pll</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">std_pll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fin</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">regcfg2</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span> <span class="o">+</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG2</span> <span class="o">-</span>
		<span class="n">SIRFSOC_CLKC_PLL1_CFG0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clkc_readl</span><span class="p">(</span><span class="n">regcfg2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* pll bypass mode */</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fin</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* fout = fin * nf / nr / od */</span>
		<span class="n">u32</span> <span class="n">cfg0</span> <span class="o">=</span> <span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">nf</span> <span class="o">=</span> <span class="p">(</span><span class="n">cfg0</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">nr</span> <span class="o">=</span> <span class="p">((</span><span class="n">cfg0</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">od</span> <span class="o">=</span> <span class="p">((</span><span class="n">cfg0</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">fin</span> <span class="o">%</span> <span class="n">MHZ</span><span class="p">);</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fin</span> <span class="o">/</span> <span class="n">MHZ</span> <span class="o">*</span> <span class="n">nf</span> <span class="o">/</span> <span class="n">nr</span> <span class="o">/</span> <span class="n">od</span> <span class="o">*</span> <span class="n">MHZ</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">std_pll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fin</span><span class="p">,</span> <span class="n">nf</span><span class="p">,</span> <span class="n">nr</span><span class="p">,</span> <span class="n">od</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * fout = fin * nf / (nr * od);</span>
<span class="cm">	 * set od = 1, nr = fin/MHz, so fout = nf * MHz</span>
<span class="cm">	 */</span>

	<span class="n">nf</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">MHZ</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">((</span><span class="n">rate</span> <span class="o">%</span> <span class="n">MHZ</span><span class="p">)</span> <span class="o">||</span> <span class="n">nf</span> <span class="o">&gt;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">||</span> <span class="n">nf</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">fin</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">fin</span> <span class="o">&lt;</span> <span class="n">MHZ</span><span class="p">);</span>

	<span class="n">nr</span> <span class="o">=</span> <span class="n">fin</span> <span class="o">/</span> <span class="n">MHZ</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">fin</span> <span class="o">%</span> <span class="n">MHZ</span><span class="p">)</span> <span class="o">||</span> <span class="n">nr</span> <span class="o">&gt;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>

	<span class="n">od</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">nf</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">nr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">od</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">);</span>
	<span class="n">clkc_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span> <span class="o">+</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG1</span> <span class="o">-</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG0</span><span class="p">;</span>
	<span class="n">clkc_writel</span><span class="p">((</span><span class="n">nf</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span> <span class="o">+</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG2</span> <span class="o">-</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">clkc_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* set to zero will force recalculation */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">std_pll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">std_pll_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">std_pll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pll1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_PLL1_CFG0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">std_pll_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pll2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_PLL2_CFG0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">std_pll_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pll3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_PLL3_CFG0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">std_pll_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * clock domains - cpu, mem, sys/io</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mem</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">dmn_get_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_rtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll3</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">((</span><span class="n">cfg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clks</span><span class="p">[</span><span class="n">cfg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dmn_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_rtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pll3</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clks</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">clkc_writel</span><span class="p">(</span><span class="n">cfg</span> <span class="o">|</span> <span class="n">i</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
			<span class="cm">/* BIT(3) - switching status: 1 - busy, 0 - done */</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span>
				<span class="n">cpu_relax</span><span class="p">();</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">dmn_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fin</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">cfg</span> <span class="o">=</span> <span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cfg</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* fcd bypass mode */</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fin</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * wait count: bit[19:16], hold count: bit[23:20]</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">wait</span> <span class="o">=</span> <span class="p">(</span><span class="n">cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">hold</span> <span class="o">=</span> <span class="p">(</span><span class="n">cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">fin</span> <span class="o">/</span> <span class="p">(</span><span class="n">wait</span> <span class="o">+</span> <span class="n">hold</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dmn_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fin</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ratio</span><span class="p">,</span> <span class="n">wait</span><span class="p">,</span> <span class="n">hold</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mem</span><span class="p">)</span> <span class="o">?</span> <span class="mi">3</span> <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">fin</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">ratio</span> <span class="o">=</span> <span class="n">fin</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">ratio</span> <span class="o">&gt;</span> <span class="n">BIT</span><span class="p">(</span><span class="n">bits</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">fin</span> <span class="o">%</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">wait</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hold</span> <span class="o">=</span> <span class="n">ratio</span> <span class="o">-</span> <span class="n">wait</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(((</span><span class="n">BIT</span><span class="p">(</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">BIT</span><span class="p">(</span><span class="n">bits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">));</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">wait</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">hold</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span>
	<span class="n">clkc_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">);</span>

	<span class="cm">/* waiting FCD been effective */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">clkc_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">regofs</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">25</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* set to zero will force recalculation */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * cpu clock has no FCD register in Prima2, can only change pll</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cpu_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret1</span><span class="p">,</span> <span class="n">ret2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">cur_parent</span><span class="p">,</span> <span class="o">*</span><span class="n">tmp_parent</span><span class="p">;</span>

	<span class="n">cur_parent</span> <span class="o">=</span> <span class="n">dmn_get_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">cur_parent</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">cur_parent</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* switch to tmp pll before setting parent clock&#39;s rate */</span>
	<span class="n">tmp_parent</span> <span class="o">=</span> <span class="n">cur_parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_pll1</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">clk_pll2</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">;</span>
	<span class="n">ret1</span> <span class="o">=</span> <span class="n">dmn_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">tmp_parent</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">ret1</span><span class="p">);</span>

	<span class="n">ret2</span> <span class="o">=</span> <span class="n">clk_set_rate</span><span class="p">(</span><span class="n">cur_parent</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">ret1</span> <span class="o">=</span> <span class="n">dmn_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">cur_parent</span><span class="p">);</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* set to zero will force recalculation */</span>

	<span class="k">return</span> <span class="n">ret2</span> <span class="o">?</span> <span class="n">ret2</span> <span class="o">:</span> <span class="n">ret1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">cpu_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_parent</span> <span class="o">=</span> <span class="n">dmn_get_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span> <span class="o">=</span> <span class="n">dmn_set_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">cpu_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_cpu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_CPU_CFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpu_ops</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">msi_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">dmn_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">dmn_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span> <span class="o">=</span> <span class="n">dmn_set_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_parent</span> <span class="o">=</span> <span class="n">dmn_get_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mem</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_MEM_CFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msi_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_sys</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_SYS_CFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msi_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_io</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regofs</span> <span class="o">=</span> <span class="n">SIRFSOC_CLKC_IO_CFG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msi_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * on-chip clock sets</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">onchip_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_rtc</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;osc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_osc</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;pll2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;pll3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_cpu</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;mem&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mem</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;sys&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_sys</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="s">&quot;io&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_io</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span><span class="o">++</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">&amp;&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">parent</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">+=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span><span class="p">;</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">-=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span><span class="p">;</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_parent</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_get_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">clk</span><span class="p">)))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocks_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_parent</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">onchip_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">onchip_clks</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">clkc_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-clkc&quot;</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_of_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">map_desc</span> <span class="n">sirfsoc_clkc_iodesc</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span> <span class="o">=</span> <span class="n">SIRFSOC_CLOCK_VA_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>    <span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
	<span class="p">};</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">clkc_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to find compatible clkc node in dtb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to find clkc range in dtb&quot;</span><span class="p">);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">sirfsoc_clkc_iodesc</span><span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">);</span>
	<span class="n">sirfsoc_clkc_iodesc</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">res</span><span class="p">.</span><span class="n">end</span> <span class="o">-</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>

	<span class="n">iotable_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_clkc_iodesc</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">sirfsoc_clk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
