{
  "family": "MKL43Z4",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKL43Z4": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT0": {
                "bit": 0,
                "description": "no description available"
              },
              "BOOTPIN_OPT": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "RESET_PIN_CFG": {
                "bit": 3,
                "description": "no description available"
              },
              "LPBOOT1": {
                "bit": 4,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              },
              "BOOTSRC_SEL": {
                "bit": 6,
                "description": "Boot source selection",
                "width": 2
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "SAR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR0": {
              "offset": "0x104",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR0": {
              "offset": "0x108",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR0": {
              "offset": "0x10B",
              "size": 8,
              "description": "DMA_DSR0 register."
            },
            "DCR0": {
              "offset": "0x10C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR1": {
              "offset": "0x110",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR1": {
              "offset": "0x114",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR1": {
              "offset": "0x118",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR1": {
              "offset": "0x11B",
              "size": 8,
              "description": "DMA_DSR1 register."
            },
            "DCR1": {
              "offset": "0x11C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR2": {
              "offset": "0x120",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR2": {
              "offset": "0x124",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR2": {
              "offset": "0x128",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR2": {
              "offset": "0x12B",
              "size": 8,
              "description": "DMA_DSR2 register."
            },
            "DCR2": {
              "offset": "0x12C",
              "size": 32,
              "description": "DMA Control Register"
            },
            "SAR3": {
              "offset": "0x130",
              "size": 32,
              "description": "Source Address Register"
            },
            "DAR3": {
              "offset": "0x134",
              "size": 32,
              "description": "Destination Address Register"
            },
            "DSR_BCR3": {
              "offset": "0x138",
              "size": 32,
              "description": "DMA Status Register / Byte Count Register"
            },
            "DSR3": {
              "offset": "0x13B",
              "size": 8,
              "description": "DMA_DSR3 register."
            },
            "DCR3": {
              "offset": "0x13C",
              "size": 32,
              "description": "DMA Control Register"
            }
          },
          "bits": {
            "SAR0": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR0": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR0": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR0": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR1": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR1": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR1": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR1": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR2": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR2": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR2": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR2": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            },
            "SAR3": {
              "SAR": {
                "bit": 0,
                "description": "SAR",
                "width": 32
              }
            },
            "DAR3": {
              "DAR": {
                "bit": 0,
                "description": "DAR",
                "width": 32
              }
            },
            "DSR_BCR3": {
              "BCR": {
                "bit": 0,
                "description": "BCR",
                "width": 24
              },
              "DONE": {
                "bit": 24,
                "description": "Transactions Done"
              },
              "BSY": {
                "bit": 25,
                "description": "Busy"
              },
              "REQ": {
                "bit": 26,
                "description": "Request"
              },
              "BED": {
                "bit": 28,
                "description": "Bus Error on Destination"
              },
              "BES": {
                "bit": 29,
                "description": "Bus Error on Source"
              },
              "CE": {
                "bit": 30,
                "description": "Configuration Error"
              }
            },
            "DCR3": {
              "LCH2": {
                "bit": 0,
                "description": "Link Channel 2",
                "width": 2
              },
              "LCH1": {
                "bit": 2,
                "description": "Link Channel 1",
                "width": 2
              },
              "LINKCC": {
                "bit": 4,
                "description": "Link Channel Control",
                "width": 2
              },
              "D_REQ": {
                "bit": 7,
                "description": "Disable Request"
              },
              "DMOD": {
                "bit": 8,
                "description": "Destination Address Modulo",
                "width": 4
              },
              "SMOD": {
                "bit": 12,
                "description": "Source Address Modulo",
                "width": 4
              },
              "START": {
                "bit": 16,
                "description": "Start Transfer"
              },
              "DSIZE": {
                "bit": 17,
                "description": "Destination Size",
                "width": 2
              },
              "DINC": {
                "bit": 19,
                "description": "Destination Increment"
              },
              "SSIZE": {
                "bit": 20,
                "description": "Source Size",
                "width": 2
              },
              "SINC": {
                "bit": 22,
                "description": "Source Increment"
              },
              "EADREQ": {
                "bit": 23,
                "description": "Enable asynchronous DMA requests"
              },
              "AA": {
                "bit": 28,
                "description": "Auto-align"
              },
              "CS": {
                "bit": 29,
                "description": "Cycle Steal"
              },
              "ERQ": {
                "bit": 30,
                "description": "Enable Peripheral Request"
              },
              "EINT": {
                "bit": 31,
                "description": "Enable Interrupt on Completion of Transfer"
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4002F000",
              "irq": 23
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x80",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR2": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            },
            "MCR": {
              "offset": "0x100",
              "size": 32,
              "description": "SAI MCLK Control Register"
            }
          },
          "bits": {
            "TCSR": {
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter Enable"
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration"
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit Channel Enable"
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size"
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "TCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit Data Register",
                "width": 32
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit Word Mask",
                "width": 2
              }
            },
            "RCSR": {
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver Enable"
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration"
              },
              "RCE": {
                "bit": 16,
                "description": "Receive Channel Enable"
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame Size"
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "RCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive Data Register",
                "width": 32
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive Word Mask",
                "width": 2
              }
            },
            "MCR": {
              "MICS": {
                "bit": 24,
                "description": "MCLK Input Clock Select",
                "width": 2
              },
              "MOE": {
                "bit": 30,
                "description": "MCLK Output Enable"
              },
              "DUF": {
                "bit": 31,
                "description": "Divider Update Flag"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 22
            },
            {
              "name": "TPM0",
              "base": "0x40038000",
              "irq": 17
            },
            {
              "name": "TPM1",
              "base": "0x40039000",
              "irq": 18
            },
            {
              "name": "TPM2",
              "base": "0x4003A000",
              "irq": 19
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 15
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 25
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit"
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer"
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "COPC": {
              "offset": "0x1100",
              "size": 32,
              "description": "COP Control Register"
            },
            "SRVCOP": {
              "offset": "0x1104",
              "size": 32,
              "description": "Service COP"
            }
          },
          "bits": {
            "SOPT1": {
              "OSC32KOUT": {
                "bit": 16,
                "description": "32K oscillator clock output",
                "width": 2
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K Oscillator Clock Select",
                "width": 2
              },
              "USBVSTBY": {
                "bit": 29,
                "description": "USB voltage regulator in standby mode during VLPR and VLPW modes"
              },
              "USBSSTBY": {
                "bit": 30,
                "description": "USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes."
              },
              "USBREGEN": {
                "bit": 31,
                "description": "USB voltage regulator enable"
              }
            },
            "SOPT1CFG": {
              "URWE": {
                "bit": 24,
                "description": "USB voltage regulator enable write enable"
              },
              "UVSWE": {
                "bit": 25,
                "description": "USB voltage regulator VLP standby write enable"
              },
              "USSWE": {
                "bit": 26,
                "description": "USB voltage regulator stop standby write enable"
              }
            },
            "SOPT2": {
              "RTCCLKOUTSEL": {
                "bit": 4,
                "description": "RTC Clock Out Select"
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "USBSRC": {
                "bit": 18,
                "description": "USB clock source select"
              },
              "FLEXIOSRC": {
                "bit": 22,
                "description": "FlexIO Module Clock Source Select",
                "width": 2
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM Clock Source Select",
                "width": 2
              },
              "LPUART0SRC": {
                "bit": 26,
                "description": "LPUART0 Clock Source Select",
                "width": 2
              },
              "LPUART1SRC": {
                "bit": 28,
                "description": "LPUART1 Clock Source Select",
                "width": 2
              }
            },
            "SOPT4": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 channel 0 input capture source select",
                "width": 2
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 Channel 0 Input Capture Source Select"
              },
              "TPM0CLKSEL": {
                "bit": 24,
                "description": "TPM0 External Clock Pin Select"
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "LPUART0TXSRC": {
                "bit": 0,
                "description": "LPUART0 Transmit Data Source Select",
                "width": 2
              },
              "LPUART0RXSRC": {
                "bit": 2,
                "description": "LPUART0 Receive Data Source Select"
              },
              "LPUART1TXSRC": {
                "bit": 4,
                "description": "LPUART1 Transmit Data Source Select",
                "width": 2
              },
              "LPUART1RXSRC": {
                "bit": 6,
                "description": "LPUART1 Receive Data Source Select"
              },
              "LPUART0ODE": {
                "bit": 16,
                "description": "LPUART0 Open Drain Enable"
              },
              "LPUART1ODE": {
                "bit": 17,
                "description": "LPUART1 Open Drain Enable"
              },
              "UART2ODE": {
                "bit": 18,
                "description": "UART2 Open Drain Enable"
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 Trigger Select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 Pretrigger Select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 Alternate Trigger Enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount Identification",
                "width": 4
              },
              "REVID": {
                "bit": 12,
                "description": "Device Revision Number",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 16,
                "description": "System SRAM Size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMID": {
                "bit": 28,
                "description": "Family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "USBFS": {
                "bit": 18,
                "description": "USB Clock Gate Control"
              },
              "CMP0": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              },
              "VREF": {
                "bit": 20,
                "description": "VREF Clock Gate Control"
              },
              "SPI0": {
                "bit": 22,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 23,
                "description": "SPI1 Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              },
              "SLCD": {
                "bit": 19,
                "description": "Segment LCD Clock Gate Control"
              },
              "LPUART0": {
                "bit": 20,
                "description": "LPUART0 Clock Gate Control"
              },
              "LPUART1": {
                "bit": 21,
                "description": "LPUART1 Clock Gate Control"
              },
              "FLEXIO": {
                "bit": 31,
                "description": "FlexIO Module"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "I2S": {
                "bit": 15,
                "description": "I2S Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "TPM0": {
                "bit": 24,
                "description": "TPM0 Clock Gate Control"
              },
              "TPM1": {
                "bit": 25,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 26,
                "description": "TPM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 Output Divider value",
                "width": 3
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 Output Divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program Flash Size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "This field concatenated with leading zeros plus the value of the MAXADDR0 field indicates the first invalid address of the second program flash block (flash block 1)",
                "width": 7
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max Address lock",
                "width": 7
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 16
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "COPC": {
              "COPW": {
                "bit": 0,
                "description": "COP Windowed Mode"
              },
              "COPCLKS": {
                "bit": 1,
                "description": "COP Clock Select"
              },
              "COPT": {
                "bit": 2,
                "description": "COP Watchdog Timeout",
                "width": 2
              },
              "COPSTPEN": {
                "bit": 4,
                "description": "COP Stop Enable"
              },
              "COPDBGEN": {
                "bit": 5,
                "description": "COP Debug Enable"
              },
              "COPCLKSEL": {
                "bit": 6,
                "description": "COP Clock Select",
                "width": 2
              }
            },
            "SRVCOP": {
              "SRVCOP": {
                "bit": 0,
                "description": "Service COP Register",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 30
            },
            {
              "name": "PORTB",
              "base": "0x4004A000"
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 31
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 31
            },
            {
              "name": "PORTE",
              "base": "0x4004D000"
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 30
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040"
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 31
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 31
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100"
            },
            {
              "name": "FGPIOA",
              "base": "0xF8000000"
            },
            {
              "name": "FGPIOB",
              "base": "0xF8000040"
            },
            {
              "name": "FGPIOC",
              "base": "0xF8000080"
            },
            {
              "name": "FGPIOD",
              "base": "0xF80000C0"
            },
            {
              "name": "FGPIOE",
              "base": "0xF8000100"
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD",
              "base": "0x40053000",
              "irq": 29
            }
          ],
          "registers": {
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD General Control Register"
            },
            "AR": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD Auxiliary Register"
            },
            "FDCR": {
              "offset": "0x08",
              "size": 32,
              "description": "LCD Fault Detect Control Register"
            },
            "FDSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCD Fault Detect Status Register"
            },
            "PEN%s": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD Pin Enable register"
            },
            "BPEN%s": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD Back Plane Enable register"
            },
            "WF3TO0": {
              "offset": "0x20",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF0": {
              "offset": "0x20",
              "size": 8,
              "description": "LCD Waveform Register 0."
            },
            "WF1": {
              "offset": "0x21",
              "size": 8,
              "description": "LCD Waveform Register 1."
            },
            "WF2": {
              "offset": "0x22",
              "size": 8,
              "description": "LCD Waveform Register 2."
            },
            "WF3": {
              "offset": "0x23",
              "size": 8,
              "description": "LCD Waveform Register 3."
            },
            "WF7TO4": {
              "offset": "0x24",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF4": {
              "offset": "0x24",
              "size": 8,
              "description": "LCD Waveform Register 4."
            },
            "WF5": {
              "offset": "0x25",
              "size": 8,
              "description": "LCD Waveform Register 5."
            },
            "WF6": {
              "offset": "0x26",
              "size": 8,
              "description": "LCD Waveform Register 6."
            },
            "WF7": {
              "offset": "0x27",
              "size": 8,
              "description": "LCD Waveform Register 7."
            },
            "WF11TO8": {
              "offset": "0x28",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF8": {
              "offset": "0x28",
              "size": 8,
              "description": "LCD Waveform Register 8."
            },
            "WF9": {
              "offset": "0x29",
              "size": 8,
              "description": "LCD Waveform Register 9."
            },
            "WF10": {
              "offset": "0x2A",
              "size": 8,
              "description": "LCD Waveform Register 10."
            },
            "WF11": {
              "offset": "0x2B",
              "size": 8,
              "description": "LCD Waveform Register 11."
            },
            "WF15TO12": {
              "offset": "0x2C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF12": {
              "offset": "0x2C",
              "size": 8,
              "description": "LCD Waveform Register 12."
            },
            "WF13": {
              "offset": "0x2D",
              "size": 8,
              "description": "LCD Waveform Register 13."
            },
            "WF14": {
              "offset": "0x2E",
              "size": 8,
              "description": "LCD Waveform Register 14."
            },
            "WF15": {
              "offset": "0x2F",
              "size": 8,
              "description": "LCD Waveform Register 15."
            },
            "WF19TO16": {
              "offset": "0x30",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF16": {
              "offset": "0x30",
              "size": 8,
              "description": "LCD Waveform Register 16."
            },
            "WF17": {
              "offset": "0x31",
              "size": 8,
              "description": "LCD Waveform Register 17."
            },
            "WF18": {
              "offset": "0x32",
              "size": 8,
              "description": "LCD Waveform Register 18."
            },
            "WF19": {
              "offset": "0x33",
              "size": 8,
              "description": "LCD Waveform Register 19."
            },
            "WF23TO20": {
              "offset": "0x34",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF20": {
              "offset": "0x34",
              "size": 8,
              "description": "LCD Waveform Register 20."
            },
            "WF21": {
              "offset": "0x35",
              "size": 8,
              "description": "LCD Waveform Register 21."
            },
            "WF22": {
              "offset": "0x36",
              "size": 8,
              "description": "LCD Waveform Register 22."
            },
            "WF23": {
              "offset": "0x37",
              "size": 8,
              "description": "LCD Waveform Register 23."
            },
            "WF27TO24": {
              "offset": "0x38",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF24": {
              "offset": "0x38",
              "size": 8,
              "description": "LCD Waveform Register 24."
            },
            "WF25": {
              "offset": "0x39",
              "size": 8,
              "description": "LCD Waveform Register 25."
            },
            "WF26": {
              "offset": "0x3A",
              "size": 8,
              "description": "LCD Waveform Register 26."
            },
            "WF27": {
              "offset": "0x3B",
              "size": 8,
              "description": "LCD Waveform Register 27."
            },
            "WF31TO28": {
              "offset": "0x3C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF28": {
              "offset": "0x3C",
              "size": 8,
              "description": "LCD Waveform Register 28."
            },
            "WF29": {
              "offset": "0x3D",
              "size": 8,
              "description": "LCD Waveform Register 29."
            },
            "WF30": {
              "offset": "0x3E",
              "size": 8,
              "description": "LCD Waveform Register 30."
            },
            "WF31": {
              "offset": "0x3F",
              "size": 8,
              "description": "LCD Waveform Register 31."
            },
            "WF35TO32": {
              "offset": "0x40",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF32": {
              "offset": "0x40",
              "size": 8,
              "description": "LCD Waveform Register 32."
            },
            "WF33": {
              "offset": "0x41",
              "size": 8,
              "description": "LCD Waveform Register 33."
            },
            "WF34": {
              "offset": "0x42",
              "size": 8,
              "description": "LCD Waveform Register 34."
            },
            "WF35": {
              "offset": "0x43",
              "size": 8,
              "description": "LCD Waveform Register 35."
            },
            "WF39TO36": {
              "offset": "0x44",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF36": {
              "offset": "0x44",
              "size": 8,
              "description": "LCD Waveform Register 36."
            },
            "WF37": {
              "offset": "0x45",
              "size": 8,
              "description": "LCD Waveform Register 37."
            },
            "WF38": {
              "offset": "0x46",
              "size": 8,
              "description": "LCD Waveform Register 38."
            },
            "WF39": {
              "offset": "0x47",
              "size": 8,
              "description": "LCD Waveform Register 39."
            },
            "WF43TO40": {
              "offset": "0x48",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF40": {
              "offset": "0x48",
              "size": 8,
              "description": "LCD Waveform Register 40."
            },
            "WF41": {
              "offset": "0x49",
              "size": 8,
              "description": "LCD Waveform Register 41."
            },
            "WF42": {
              "offset": "0x4A",
              "size": 8,
              "description": "LCD Waveform Register 42."
            },
            "WF43": {
              "offset": "0x4B",
              "size": 8,
              "description": "LCD Waveform Register 43."
            },
            "WF47TO44": {
              "offset": "0x4C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF44": {
              "offset": "0x4C",
              "size": 8,
              "description": "LCD Waveform Register 44."
            },
            "WF45": {
              "offset": "0x4D",
              "size": 8,
              "description": "LCD Waveform Register 45."
            },
            "WF46": {
              "offset": "0x4E",
              "size": 8,
              "description": "LCD Waveform Register 46."
            },
            "WF47": {
              "offset": "0x4F",
              "size": 8,
              "description": "LCD Waveform Register 47."
            },
            "WF51TO48": {
              "offset": "0x50",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF48": {
              "offset": "0x50",
              "size": 8,
              "description": "LCD Waveform Register 48."
            },
            "WF49": {
              "offset": "0x51",
              "size": 8,
              "description": "LCD Waveform Register 49."
            },
            "WF50": {
              "offset": "0x52",
              "size": 8,
              "description": "LCD Waveform Register 50."
            },
            "WF51": {
              "offset": "0x53",
              "size": 8,
              "description": "LCD Waveform Register 51."
            },
            "WF55TO52": {
              "offset": "0x54",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF52": {
              "offset": "0x54",
              "size": 8,
              "description": "LCD Waveform Register 52."
            },
            "WF53": {
              "offset": "0x55",
              "size": 8,
              "description": "LCD Waveform Register 53."
            },
            "WF54": {
              "offset": "0x56",
              "size": 8,
              "description": "LCD Waveform Register 54."
            },
            "WF55": {
              "offset": "0x57",
              "size": 8,
              "description": "LCD Waveform Register 55."
            },
            "WF59TO56": {
              "offset": "0x58",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF56": {
              "offset": "0x58",
              "size": 8,
              "description": "LCD Waveform Register 56."
            },
            "WF57": {
              "offset": "0x59",
              "size": 8,
              "description": "LCD Waveform Register 57."
            },
            "WF58": {
              "offset": "0x5A",
              "size": 8,
              "description": "LCD Waveform Register 58."
            },
            "WF59": {
              "offset": "0x5B",
              "size": 8,
              "description": "LCD Waveform Register 59."
            },
            "WF63TO60": {
              "offset": "0x5C",
              "size": 32,
              "description": "LCD Waveform register"
            },
            "WF60": {
              "offset": "0x5C",
              "size": 8,
              "description": "LCD Waveform Register 60."
            },
            "WF61": {
              "offset": "0x5D",
              "size": 8,
              "description": "LCD Waveform Register 61."
            },
            "WF62": {
              "offset": "0x5E",
              "size": 8,
              "description": "LCD Waveform Register 62."
            },
            "WF63": {
              "offset": "0x5F",
              "size": 8,
              "description": "LCD Waveform Register 63."
            }
          },
          "bits": {
            "GCR": {
              "DUTY": {
                "bit": 0,
                "description": "LCD duty select",
                "width": 3
              },
              "LCLK": {
                "bit": 3,
                "description": "LCD Clock Prescaler",
                "width": 3
              },
              "SOURCE": {
                "bit": 6,
                "description": "LCD Clock Source Select"
              },
              "LCDEN": {
                "bit": 7,
                "description": "LCD Driver Enable"
              },
              "LCDSTP": {
                "bit": 8,
                "description": "LCD Stop"
              },
              "LCDDOZE": {
                "bit": 9,
                "description": "LCD Doze enable"
              },
              "FFR": {
                "bit": 10,
                "description": "Fast Frame Rate Select"
              },
              "ALTSOURCE": {
                "bit": 11,
                "description": "Selects the alternate clock source"
              },
              "ALTDIV": {
                "bit": 12,
                "description": "LCD AlternateClock Divider",
                "width": 2
              },
              "FDCIEN": {
                "bit": 14,
                "description": "LCD Fault Detection Complete Interrupt Enable"
              },
              "PADSAFE": {
                "bit": 15,
                "description": "Pad Safe State Enable"
              },
              "VSUPPLY": {
                "bit": 17,
                "description": "Voltage Supply Control"
              },
              "LADJ": {
                "bit": 20,
                "description": "Load Adjust",
                "width": 2
              },
              "CPSEL": {
                "bit": 23,
                "description": "Charge Pump or Resistor Bias Select"
              },
              "RVTRIM": {
                "bit": 24,
                "description": "Regulated Voltage Trim",
                "width": 4
              },
              "RVEN": {
                "bit": 31,
                "description": "Regulated Voltage Enable"
              }
            },
            "AR": {
              "BRATE": {
                "bit": 0,
                "description": "Blink-rate configuration",
                "width": 3
              },
              "BMODE": {
                "bit": 3,
                "description": "Blink mode"
              },
              "BLANK": {
                "bit": 5,
                "description": "Blank display mode"
              },
              "ALT": {
                "bit": 6,
                "description": "Alternate display mode"
              },
              "BLINK": {
                "bit": 7,
                "description": "Blink command"
              }
            },
            "FDCR": {
              "FDPINID": {
                "bit": 0,
                "description": "Fault Detect Pin ID",
                "width": 6
              },
              "FDBPEN": {
                "bit": 6,
                "description": "Fault Detect Back Plane Enable"
              },
              "FDEN": {
                "bit": 7,
                "description": "Fault Detect Enable"
              },
              "FDSWW": {
                "bit": 9,
                "description": "Fault Detect Sample Window Width",
                "width": 3
              },
              "FDPRS": {
                "bit": 12,
                "description": "Fault Detect Clock Prescaler",
                "width": 3
              }
            },
            "FDSR": {
              "FDCNT": {
                "bit": 0,
                "description": "Fault Detect Counter",
                "width": 8
              },
              "FDCF": {
                "bit": 15,
                "description": "Fault Detection Complete Flag"
              }
            },
            "PEN%s": {
              "PEN": {
                "bit": 0,
                "description": "LCD Pin Enable",
                "width": 32
              }
            },
            "BPEN%s": {
              "BPEN": {
                "bit": 0,
                "description": "Back Plane Enable",
                "width": 32
              }
            },
            "WF3TO0": {
              "WF0": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P0 as described above for WF3.",
                "width": 8
              },
              "WF1": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P1 as described above for WF3.",
                "width": 8
              },
              "WF2": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P2 as described above for WF3.",
                "width": 8
              },
              "WF3": {
                "bit": 24,
                "description": "Segment-on front plane operation - Each bit turns on or off the segments associated with LCD_P3 in the following pattern: HGFEDCBA (most significant bit controls segment H and least significant bit controls segment A)",
                "width": 8
              }
            },
            "WF0": {
              "BPALCD0": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD0": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD0": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD0": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD0": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD0": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD0": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD0": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF1": {
              "BPALCD1": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD1": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD1": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD1": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD1": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD1": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD1": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD1": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF2": {
              "BPALCD2": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD2": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD2": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD2": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD2": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD2": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD2": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD2": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF3": {
              "BPALCD3": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD3": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD3": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD3": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD3": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD3": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD3": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD3": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7TO4": {
              "WF4": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P4 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF5": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P5 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF6": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P6 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF7": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P7 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF4": {
              "BPALCD4": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD4": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD4": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD4": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD4": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD4": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD4": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD4": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF5": {
              "BPALCD5": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD5": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD5": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD5": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD5": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD5": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD5": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD5": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF6": {
              "BPALCD6": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD6": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD6": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD6": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD6": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD6": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD6": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD6": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF7": {
              "BPALCD7": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD7": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD7": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD7": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD7": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD7": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD7": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD7": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11TO8": {
              "WF8": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P8 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF9": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P9 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF10": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P10 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF11": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P11 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF8": {
              "BPALCD8": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD8": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD8": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD8": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD8": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD8": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD8": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD8": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF9": {
              "BPALCD9": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD9": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD9": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD9": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD9": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD9": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD9": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD9": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF10": {
              "BPALCD10": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD10": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD10": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD10": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD10": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD10": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD10": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD10": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF11": {
              "BPALCD11": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD11": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD11": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD11": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD11": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD11": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD11": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD11": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15TO12": {
              "WF12": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P12 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF13": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P13 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF14": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P14 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF15": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P15 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF12": {
              "BPALCD12": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD12": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD12": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD12": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD12": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD12": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD12": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD12": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF13": {
              "BPALCD13": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD13": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD13": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD13": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD13": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD13": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD13": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD13": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF14": {
              "BPALCD14": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD14": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD14": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD14": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD14": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD14": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD14": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD14": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF15": {
              "BPALCD15": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD15": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD15": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD15": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD15": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD15": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD15": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD15": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19TO16": {
              "WF16": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P16 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF17": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P17 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF18": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P18 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF19": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P19 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF16": {
              "BPALCD16": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD16": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD16": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD16": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD16": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD16": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD16": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD16": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF17": {
              "BPALCD17": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD17": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD17": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD17": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD17": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD17": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD17": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD17": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF18": {
              "BPALCD18": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD18": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD18": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD18": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD18": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD18": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD18": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD18": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF19": {
              "BPALCD19": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD19": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD19": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD19": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD19": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD19": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD19": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD19": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23TO20": {
              "WF20": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P20 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF21": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P21 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF22": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P22 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF23": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P23 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF20": {
              "BPALCD20": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD20": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD20": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD20": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD20": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD20": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD20": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD20": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF21": {
              "BPALCD21": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD21": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD21": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD21": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD21": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD21": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD21": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD21": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF22": {
              "BPALCD22": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD22": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD22": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD22": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD22": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD22": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD22": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD22": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF23": {
              "BPALCD23": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD23": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD23": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD23": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD23": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD23": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD23": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD23": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27TO24": {
              "WF24": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P24 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF25": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P25 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF26": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P26 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF27": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P27 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF24": {
              "BPALCD24": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD24": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD24": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD24": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD24": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD24": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD24": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD24": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF25": {
              "BPALCD25": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD25": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD25": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD25": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD25": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD25": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD25": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD25": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF26": {
              "BPALCD26": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD26": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD26": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD26": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD26": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD26": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD26": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD26": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF27": {
              "BPALCD27": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD27": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD27": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD27": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD27": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD27": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD27": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD27": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31TO28": {
              "WF28": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P28 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF29": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P29 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF30": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P30 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF31": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P31 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF28": {
              "BPALCD28": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD28": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD28": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD28": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD28": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD28": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD28": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD28": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF29": {
              "BPALCD29": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD29": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD29": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD29": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD29": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD29": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD29": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD29": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF30": {
              "BPALCD30": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD30": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD30": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD30": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD30": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD30": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD30": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD30": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF31": {
              "BPALCD31": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD31": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD31": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD31": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD31": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD31": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD31": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD31": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35TO32": {
              "WF32": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P32 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF33": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P33 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF34": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P34 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF35": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P35 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF32": {
              "BPALCD32": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD32": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD32": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD32": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD32": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD32": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD32": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD32": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF33": {
              "BPALCD33": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD33": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD33": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD33": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD33": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD33": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD33": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD33": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF34": {
              "BPALCD34": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD34": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD34": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD34": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD34": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD34": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD34": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD34": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF35": {
              "BPALCD35": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD35": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD35": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD35": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD35": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD35": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD35": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD35": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39TO36": {
              "WF36": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P36 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF37": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P37 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF38": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P38 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF39": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P39 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF36": {
              "BPALCD36": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD36": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD36": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD36": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD36": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD36": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD36": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD36": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF37": {
              "BPALCD37": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD37": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD37": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD37": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD37": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD37": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD37": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD37": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF38": {
              "BPALCD38": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD38": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD38": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD38": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD38": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD38": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD38": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD38": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF39": {
              "BPALCD39": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD39": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD39": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD39": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD39": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD39": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD39": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD39": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43TO40": {
              "WF40": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P40 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF41": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P41 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF42": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P42 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF43": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P43 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF40": {
              "BPALCD40": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD40": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD40": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD40": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD40": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD40": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD40": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD40": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF41": {
              "BPALCD41": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD41": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD41": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD41": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD41": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD41": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD41": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD41": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF42": {
              "BPALCD42": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD42": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD42": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD42": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD42": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD42": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD42": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD42": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF43": {
              "BPALCD43": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD43": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD43": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD43": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD43": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD43": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD43": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD43": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47TO44": {
              "WF44": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P44 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF45": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P45 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF46": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P46 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF47": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P47 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF44": {
              "BPALCD44": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD44": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD44": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD44": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD44": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD44": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD44": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD44": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF45": {
              "BPALCD45": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD45": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD45": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD45": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD45": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD45": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD45": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD45": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF46": {
              "BPALCD46": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD46": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD46": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD46": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD46": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD46": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD46": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD46": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF47": {
              "BPALCD47": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD47": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD47": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD47": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD47": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD47": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD47": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD47": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51TO48": {
              "WF48": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P48 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF49": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P49 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF50": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P50 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF51": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P51 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF48": {
              "BPALCD48": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD48": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD48": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD48": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD48": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD48": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD48": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD48": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF49": {
              "BPALCD49": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD49": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD49": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD49": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD49": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD49": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD49": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD49": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF50": {
              "BPALCD50": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD50": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD50": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD50": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD50": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD50": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD50": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD50": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF51": {
              "BPALCD51": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD51": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD51": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD51": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD51": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD51": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD51": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD51": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55TO52": {
              "WF52": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P52 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF53": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P53 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF54": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P54 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF55": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P55 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF52": {
              "BPALCD52": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD52": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD52": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD52": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD52": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD52": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD52": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD52": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF53": {
              "BPALCD53": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD53": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD53": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD53": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD53": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD53": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD53": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD53": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF54": {
              "BPALCD54": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD54": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD54": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD54": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD54": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD54": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD54": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD54": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF55": {
              "BPALCD55": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD55": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD55": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD55": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD55": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD55": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD55": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD55": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59TO56": {
              "WF56": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P56 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF57": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P57 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF58": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P58 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF59": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P59 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF56": {
              "BPALCD56": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD56": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD56": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD56": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD56": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD56": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD56": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD56": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF57": {
              "BPALCD57": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD57": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD57": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD57": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD57": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD57": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD57": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD57": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF58": {
              "BPALCD58": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD58": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD58": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD58": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD58": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD58": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD58": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD58": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF59": {
              "BPALCD59": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD59": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD59": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD59": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD59": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD59": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD59": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD59": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63TO60": {
              "WF60": {
                "bit": 0,
                "description": "Controls segments or phases connected to LCD_P60 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF61": {
                "bit": 8,
                "description": "Controls segments or phases connected to LCD_P61 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF62": {
                "bit": 16,
                "description": "Controls segments or phases connected to LCD_P62 as described above for WF3TO0[WF3].",
                "width": 8
              },
              "WF63": {
                "bit": 24,
                "description": "Controls segments or phases connected to LCD_P63 as described above for WF3TO0[WF3].",
                "width": 8
              }
            },
            "WF60": {
              "BPALCD60": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD60": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD60": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD60": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD60": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD60": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD60": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD60": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF61": {
              "BPALCD61": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD61": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD61": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD61": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD61": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD61": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD61": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD61": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF62": {
              "BPALCD62": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD62": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD62": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD62": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD62": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD62": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD62": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD62": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "WF63": {
              "BPALCD63": {
                "bit": 0,
                "description": "no description available"
              },
              "BPBLCD63": {
                "bit": 1,
                "description": "no description available"
              },
              "BPCLCD63": {
                "bit": 2,
                "description": "no description available"
              },
              "BPDLCD63": {
                "bit": 3,
                "description": "no description available"
              },
              "BPELCD63": {
                "bit": 4,
                "description": "no description available"
              },
              "BPFLCD63": {
                "bit": 5,
                "description": "no description available"
              },
              "BPGLCD63": {
                "bit": 6,
                "description": "no description available"
              },
              "BPHLCD63": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x40054000",
              "irq": 12
            },
            {
              "name": "LPUART1",
              "base": "0x40055000",
              "irq": 13
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 14
            }
          ],
          "registers": {
            "BAUD": {
              "offset": "0x00",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Match Address Register"
            }
          },
          "bits": {
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Over Sampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            }
          }
        },
        "FLEXIO": {
          "instances": [
            {
              "name": "FLEXIO",
              "base": "0x4005F000",
              "irq": 14
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTCTL%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS%s": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS%s": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG%s": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP%s": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 4
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 4
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 4
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 4
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 4
              }
            },
            "SHIFTCTL%s": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 2
              }
            },
            "SHIFTCFG%s": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              }
            },
            "SHIFTBUF%s": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS%s": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS%s": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS%s": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL%s": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            },
            "TIMCFG%s": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP%s": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000"
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control Register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control Register 2"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "HCTRIM": {
              "offset": "0x14",
              "size": 8,
              "description": "MCG High-frequency IRC Coarse Trim Register"
            },
            "HTTRIM": {
              "offset": "0x15",
              "size": 8,
              "description": "MCG High-frequency IRC Tempco (Temperature Coefficient) Trim Register"
            },
            "HFTRIM": {
              "offset": "0x16",
              "size": 8,
              "description": "MCG High-frequency IRC Fine Trim Register"
            },
            "MC": {
              "offset": "0x18",
              "size": 8,
              "description": "MCG Miscellaneous Control Register"
            },
            "LTRIMRNG": {
              "offset": "0x19",
              "size": 8,
              "description": "MCG Low-frequency IRC Trim Range Register"
            },
            "LFTRIM": {
              "offset": "0x1A",
              "size": 8,
              "description": "MCG Low-frequency IRC8M Trim Register"
            },
            "LSTRIM": {
              "offset": "0x1B",
              "size": 8,
              "description": "MCG Low-frequency IRC2M Trim Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Low-frequency Internal Reference Clock Select"
              },
              "EREFS0": {
                "bit": 2,
                "description": "External Clock Source Select"
              },
              "HGO0": {
                "bit": 3,
                "description": "Crystal Oscillator Operation Mode Select"
              },
              "RANGE0": {
                "bit": 4,
                "description": "External Clock Source Frequency Range Select",
                "width": 2
              }
            },
            "S": {
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization Status"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              }
            },
            "SC": {
              "FCRDIV": {
                "bit": 1,
                "description": "Low-frequency Internal Reference Clock Divider",
                "width": 3
              }
            },
            "HCTRIM": {
              "COARSE_TRIM": {
                "bit": 0,
                "description": "High-frequency IRC Coarse Trim",
                "width": 6
              }
            },
            "HTTRIM": {
              "TEMPCO_TRIM": {
                "bit": 0,
                "description": "High-frequency IRC Tempco Trim",
                "width": 5
              }
            },
            "HFTRIM": {
              "FINE_TRIM": {
                "bit": 0,
                "description": "High-frequency IRC Fine Trim",
                "width": 7
              }
            },
            "MC": {
              "LIRC_DIV2": {
                "bit": 0,
                "description": "Second Low-frequency Internal Reference Clock Divider",
                "width": 3
              },
              "HIRCEN": {
                "bit": 7,
                "description": "High-frequency IRC Enable"
              }
            },
            "LTRIMRNG": {
              "STRIMRNG": {
                "bit": 0,
                "description": "LIRC Slow TRIM (2 MHz) Range",
                "width": 2
              },
              "FTRIMRNG": {
                "bit": 2,
                "description": "LIRC Fast TRIM (8 MHz) Range",
                "width": 2
              }
            },
            "LFTRIM": {
              "LIRC_FTRIM": {
                "bit": 0,
                "description": "LIRC8M TRIM",
                "width": 7
              }
            },
            "LSTRIM": {
              "LIRC_STRIM": {
                "bit": 0,
                "description": "LIRC2M TRIM",
                "width": 7
              }
            }
          }
        },
        "OSC0": {
          "instances": [
            {
              "name": "OSC0",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 9
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            },
            "S2": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status register 2"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            },
            "S2": {
              "EMPTY": {
                "bit": 0,
                "description": "Empty flag"
              },
              "ERROR": {
                "bit": 1,
                "description": "Error flag"
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x40072000",
              "irq": 24
            }
          ],
          "registers": {
            "PERID": {
              "offset": "0x00",
              "size": 8,
              "description": "Peripheral ID register"
            },
            "IDCOMP": {
              "offset": "0x04",
              "size": 8,
              "description": "Peripheral ID Complement register"
            },
            "REV": {
              "offset": "0x08",
              "size": 8,
              "description": "Peripheral Revision register"
            },
            "ADDINFO": {
              "offset": "0x0C",
              "size": 8,
              "description": "Peripheral Additional Info register"
            },
            "OTGCTL": {
              "offset": "0x1C",
              "size": 8,
              "description": "OTG Control register"
            },
            "ISTAT": {
              "offset": "0x80",
              "size": 8,
              "description": "Interrupt Status register"
            },
            "INTEN": {
              "offset": "0x84",
              "size": 8,
              "description": "Interrupt Enable register"
            },
            "ERRSTAT": {
              "offset": "0x88",
              "size": 8,
              "description": "Error Interrupt Status register"
            },
            "ERREN": {
              "offset": "0x8C",
              "size": 8,
              "description": "Error Interrupt Enable register"
            },
            "STAT": {
              "offset": "0x90",
              "size": 8,
              "description": "Status register"
            },
            "CTL": {
              "offset": "0x94",
              "size": 8,
              "description": "Control register"
            },
            "ADDR": {
              "offset": "0x98",
              "size": 8,
              "description": "Address register"
            },
            "BDTPAGE1": {
              "offset": "0x9C",
              "size": 8,
              "description": "BDT Page register 1"
            },
            "FRMNUML": {
              "offset": "0xA0",
              "size": 8,
              "description": "Frame Number register Low"
            },
            "FRMNUMH": {
              "offset": "0xA4",
              "size": 8,
              "description": "Frame Number register High"
            },
            "BDTPAGE2": {
              "offset": "0xB0",
              "size": 8,
              "description": "BDT Page Register 2"
            },
            "BDTPAGE3": {
              "offset": "0xB4",
              "size": 8,
              "description": "BDT Page Register 3"
            },
            "ENDPT%s": {
              "offset": "0xC0",
              "size": 8,
              "description": "Endpoint Control register"
            },
            "USBCTRL": {
              "offset": "0x100",
              "size": 8,
              "description": "USB Control register"
            },
            "OBSERVE": {
              "offset": "0x104",
              "size": 8,
              "description": "USB OTG Observe register"
            },
            "CONTROL": {
              "offset": "0x108",
              "size": 8,
              "description": "USB OTG Control register"
            },
            "USBTRC0": {
              "offset": "0x10C",
              "size": 8,
              "description": "USB Transceiver Control register 0"
            },
            "USBFRMADJUST": {
              "offset": "0x114",
              "size": 8,
              "description": "Frame Adjust Register"
            },
            "CLK_RECOVER_CTRL": {
              "offset": "0x140",
              "size": 8,
              "description": "USB Clock recovery control"
            },
            "CLK_RECOVER_IRC_EN": {
              "offset": "0x144",
              "size": 8,
              "description": "IRC48M oscillator enable register"
            },
            "CLK_RECOVER_INT_EN": {
              "offset": "0x154",
              "size": 8,
              "description": "Clock recovery combined interrupt enable"
            },
            "CLK_RECOVER_INT_STATUS": {
              "offset": "0x15C",
              "size": 8,
              "description": "Clock recovery separated interrupt status"
            }
          },
          "bits": {
            "PERID": {
              "ID": {
                "bit": 0,
                "description": "Peripheral Identification",
                "width": 6
              }
            },
            "IDCOMP": {
              "NID": {
                "bit": 0,
                "description": "Ones' complement of PERID[ID]. bits.",
                "width": 6
              }
            },
            "REV": {
              "REV": {
                "bit": 0,
                "description": "Revision",
                "width": 8
              }
            },
            "ADDINFO": {
              "IEHOST": {
                "bit": 0,
                "description": "This bit is set if host mode is enabled."
              }
            },
            "OTGCTL": {
              "DPHIGH": {
                "bit": 7,
                "description": "D+ Data Line pullup resistor enable"
              }
            },
            "ISTAT": {
              "USBRST": {
                "bit": 0,
                "description": "This bit is set when the USB Module has decoded a valid USB reset"
              },
              "ERROR": {
                "bit": 1,
                "description": "This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur"
              },
              "SOFTOK": {
                "bit": 2,
                "description": "This bit is set when the USB Module receives a Start Of Frame (SOF) token."
              },
              "TOKDNE": {
                "bit": 3,
                "description": "This bit is set when the current token being processed has completed"
              },
              "SLEEP": {
                "bit": 4,
                "description": "This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms"
              },
              "RESUME": {
                "bit": 5,
                "description": "This bit is set when a K-state is observed on the DP/DM signals for 2"
              },
              "STALL": {
                "bit": 7,
                "description": "Stall Interrupt"
              }
            },
            "INTEN": {
              "USBRSTEN": {
                "bit": 0,
                "description": "USBRST Interrupt Enable"
              },
              "ERROREN": {
                "bit": 1,
                "description": "ERROR Interrupt Enable"
              },
              "SOFTOKEN": {
                "bit": 2,
                "description": "SOFTOK Interrupt Enable"
              },
              "TOKDNEEN": {
                "bit": 3,
                "description": "TOKDNE Interrupt Enable"
              },
              "SLEEPEN": {
                "bit": 4,
                "description": "SLEEP Interrupt Enable"
              },
              "RESUMEEN": {
                "bit": 5,
                "description": "RESUME Interrupt Enable"
              },
              "STALLEN": {
                "bit": 7,
                "description": "STALL Interrupt Enable"
              }
            },
            "ERRSTAT": {
              "PIDERR": {
                "bit": 0,
                "description": "This bit is set when the PID check field fails."
              },
              "CRC5": {
                "bit": 1,
                "description": "This error interrupt has two functions"
              },
              "CRC16": {
                "bit": 2,
                "description": "This bit is set when a data packet is rejected due to a CRC16 error."
              },
              "DFN8": {
                "bit": 3,
                "description": "This bit is set if the data field received was not 8 bits in length"
              },
              "BTOERR": {
                "bit": 4,
                "description": "This bit is set when a bus turnaround timeout error occurs"
              },
              "DMAERR": {
                "bit": 5,
                "description": "This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data"
              },
              "BTSERR": {
                "bit": 7,
                "description": "This bit is set when a bit stuff error is detected"
              }
            },
            "ERREN": {
              "PIDERREN": {
                "bit": 0,
                "description": "PIDERR Interrupt Enable"
              },
              "CRC5EOFEN": {
                "bit": 1,
                "description": "CRC5/EOF Interrupt Enable"
              },
              "CRC16EN": {
                "bit": 2,
                "description": "CRC16 Interrupt Enable"
              },
              "DFN8EN": {
                "bit": 3,
                "description": "DFN8 Interrupt Enable"
              },
              "BTOERREN": {
                "bit": 4,
                "description": "BTOERR Interrupt Enable"
              },
              "DMAERREN": {
                "bit": 5,
                "description": "DMAERR Interrupt Enable"
              },
              "BTSERREN": {
                "bit": 7,
                "description": "BTSERR Interrupt Enable"
              }
            },
            "STAT": {
              "ODD": {
                "bit": 2,
                "description": "This bit is set if the last buffer descriptor updated was in the odd bank of the BDT."
              },
              "TX": {
                "bit": 3,
                "description": "Transmit Indicator"
              },
              "ENDP": {
                "bit": 4,
                "description": "This four-bit field encodes the endpoint address that received or transmitted the previous token",
                "width": 4
              }
            },
            "CTL": {
              "USBENSOFEN": {
                "bit": 0,
                "description": "USB Enable"
              },
              "ODDRST": {
                "bit": 1,
                "description": "Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank"
              },
              "TXSUSPENDTOKENBUSY": {
                "bit": 5,
                "description": "In Target mode, TXD_SUSPEND is set when the SIE has disabled packet transmission and reception"
              },
              "SE0": {
                "bit": 6,
                "description": "Live USB Single Ended Zero signal"
              },
              "JSTATE": {
                "bit": 7,
                "description": "Live USB differential receiver JSTATE signal"
              }
            },
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "USB Address",
                "width": 7
              }
            },
            "BDTPAGE1": {
              "BDTBA": {
                "bit": 1,
                "description": "Provides address bits 15 through 9 of the BDT base address.",
                "width": 7
              }
            },
            "FRMNUML": {
              "FRM": {
                "bit": 0,
                "description": "This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 8
              }
            },
            "FRMNUMH": {
              "FRM": {
                "bit": 0,
                "description": "This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 3
              }
            },
            "BDTPAGE2": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "BDTPAGE3": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "ENDPT%s": {
              "EPHSHK": {
                "bit": 0,
                "description": "When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
              },
              "EPSTALL": {
                "bit": 1,
                "description": "When set this bit indicates that the endpoint is called"
              },
              "EPTXEN": {
                "bit": 2,
                "description": "This bit, when set, enables the endpoint for TX transfers. See #aal353jj"
              },
              "EPRXEN": {
                "bit": 3,
                "description": "This bit, when set, enables the endpoint for RX transfers. See #aal353jj"
              },
              "EPCTLDIS": {
                "bit": 4,
                "description": "This bit, when set, disables control (SETUP) transfers"
              }
            },
            "USBCTRL": {
              "PDE": {
                "bit": 6,
                "description": "Enables the weak pulldowns on the USB transceiver."
              },
              "SUSP": {
                "bit": 7,
                "description": "Places the USB transceiver into the suspend state."
              }
            },
            "OBSERVE": {
              "DMPD": {
                "bit": 4,
                "description": "Provides observability of the D- Pulldown signal output from USB."
              },
              "DPPD": {
                "bit": 6,
                "description": "Provides observability of the D+ Pulldown signal output from USB."
              },
              "DPPU": {
                "bit": 7,
                "description": "Provides observability of the D+ Pullup signal output from USB ."
              }
            },
            "CONTROL": {
              "DPPULLUPNONOTG": {
                "bit": 4,
                "description": "Provides control of the DP Pullup in USB, if USB is configured in non-OTG device mode."
              }
            },
            "USBTRC0": {
              "USB_RESUME_INT": {
                "bit": 0,
                "description": "USB Asynchronous Interrupt"
              },
              "SYNC_DET": {
                "bit": 1,
                "description": "Synchronous USB Interrupt Detect"
              },
              "USB_CLK_RECOVERY_INT": {
                "bit": 2,
                "description": "Combined USB Clock Recovery interrupt status"
              },
              "USBRESMEN": {
                "bit": 5,
                "description": "Asynchronous Resume Interrupt Enable"
              },
              "USBRESET": {
                "bit": 7,
                "description": "USB Reset"
              }
            },
            "USBFRMADJUST": {
              "ADJ": {
                "bit": 0,
                "description": "Frame Adjustment",
                "width": 8
              }
            },
            "CLK_RECOVER_CTRL": {
              "RESTART_IFRTRIM_EN": {
                "bit": 5,
                "description": "Restart from IFR trim value"
              },
              "RESET_RESUME_ROUGH_EN": {
                "bit": 6,
                "description": "Reset/resume to rough phase enable"
              },
              "CLOCK_RECOVER_EN": {
                "bit": 7,
                "description": "Crystal-less USB enable"
              }
            },
            "CLK_RECOVER_IRC_EN": {
              "IRC_EN": {
                "bit": 1,
                "description": "IRC48M enable"
              }
            },
            "CLK_RECOVER_INT_EN": {
              "OVF_ERROR_EN": {
                "bit": 4,
                "description": "Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT."
              }
            },
            "CLK_RECOVER_INT_STATUS": {
              "OVF_ERROR": {
                "bit": 4,
                "description": "Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the IRC48M output clock is outside the available TRIM_FINE adjustment range for the IRC48M module"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "CHOPEN": {
                "bit": 6,
                "description": "Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized."
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference stable"
              },
              "ICOMPEN": {
                "bit": 5,
                "description": "Second order curvature compensation enable"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40076000",
              "irq": 10
            },
            {
              "name": "SPI1",
              "base": "0x40077000",
              "irq": 11
            }
          ],
          "registers": {
            "S": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Status Register"
            },
            "BR": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Baud Rate Register"
            },
            "C2": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "C1": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Control Register 1"
            },
            "ML": {
              "offset": "0x04",
              "size": 8,
              "description": "SPI Match Register low"
            },
            "MH": {
              "offset": "0x05",
              "size": 8,
              "description": "SPI match register high"
            },
            "DL": {
              "offset": "0x06",
              "size": 8,
              "description": "SPI Data Register low"
            },
            "DH": {
              "offset": "0x07",
              "size": 8,
              "description": "SPI data register high"
            }
          },
          "bits": {
            "S": {
              "MODF": {
                "bit": 4,
                "description": "Master Mode Fault Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)"
              },
              "SPMF": {
                "bit": 6,
                "description": "SPI Match Flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI Read Buffer Full Flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)"
              }
            },
            "BR": {
              "SPR": {
                "bit": 0,
                "description": "SPI Baud Rate Divisor",
                "width": 4
              },
              "SPPR": {
                "bit": 4,
                "description": "SPI Baud Rate Prescale Divisor",
                "width": 3
              }
            },
            "C2": {
              "SPC0": {
                "bit": 0,
                "description": "SPI Pin Control 0"
              },
              "SPISWAI": {
                "bit": 1,
                "description": "SPI Stop in Wait Mode"
              },
              "RXDMAE": {
                "bit": 2,
                "description": "Receive DMA enable"
              },
              "BIDIROE": {
                "bit": 3,
                "description": "Bidirectional Mode Output Enable"
              },
              "MODFEN": {
                "bit": 4,
                "description": "Master Mode-Fault Function Enable"
              },
              "TXDMAE": {
                "bit": 5,
                "description": "Transmit DMA enable"
              },
              "SPIMODE": {
                "bit": 6,
                "description": "SPI 8-bit or 16-bit mode"
              },
              "SPMIE": {
                "bit": 7,
                "description": "SPI Match Interrupt Enable"
              }
            },
            "C1": {
              "LSBFE": {
                "bit": 0,
                "description": "LSB First (shifter direction)"
              },
              "SSOE": {
                "bit": 1,
                "description": "Slave Select Output Enable"
              },
              "CPHA": {
                "bit": 2,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 3,
                "description": "Clock Polarity"
              },
              "MSTR": {
                "bit": 4,
                "description": "Master/Slave Mode Select"
              },
              "SPTIE": {
                "bit": 5,
                "description": "SPI Transmit Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI System Enable"
              },
              "SPIE": {
                "bit": 7,
                "description": "SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)"
              }
            },
            "ML": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (low byte)",
                "width": 8
              }
            },
            "MH": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (high byte)",
                "width": 8
              }
            },
            "DL": {
              "Bits": {
                "bit": 0,
                "description": "Data (low byte)",
                "width": 8
              }
            },
            "DH": {
              "Bits": {
                "bit": 0,
                "description": "Data (high byte)",
                "width": 8
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 7
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "VLLSM": {
                "bit": 0,
                "description": "VLLS Mode Control",
                "width": 3
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            },
            "FM": {
              "offset": "0x06",
              "size": 8,
              "description": "Force Mode Register"
            },
            "MR": {
              "offset": "0x07",
              "size": 8,
              "description": "Mode Register"
            },
            "SSRS0": {
              "offset": "0x08",
              "size": 8,
              "description": "Sticky System Reset Status Register 0"
            },
            "SSRS1": {
              "offset": "0x09",
              "size": 8,
              "description": "Sticky System Reset Status Register 1"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "FM": {
              "FORCEROM": {
                "bit": 1,
                "description": "Force ROM Boot",
                "width": 2
              }
            },
            "MR": {
              "BOOTROM": {
                "bit": 1,
                "description": "Boot ROM Configuration",
                "width": 2
              }
            },
            "SSRS0": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky Low Leakage Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              }
            },
            "SSRS1": {
              "SLOCKUP": {
                "bit": 1,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 2,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 3,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 5,
                "description": "Sticky Stop Mode Acknowledge Error Reset"
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "MARK",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "SYSACCESS",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 21,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 22,
            "name": "PMC_IRQHandler"
          },
          {
            "number": 23,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 26,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 28,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 30,
            "name": "UART2_FLEXIO_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "TPM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 38,
            "name": "PIT_IRQHandler"
          },
          {
            "number": 39,
            "name": "I2S0_IRQHandler"
          },
          {
            "number": 40,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 41,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 44,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 45,
            "name": "LCD_IRQHandler"
          },
          {
            "number": 46,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 47,
            "name": "PORTC_PORTD_IRQHandler"
          }
        ]
      }
    }
  }
}