
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.090079                       # Number of seconds simulated
sim_ticks                                 90079104000                       # Number of ticks simulated
final_tick                                90079104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186457                       # Simulator instruction rate (inst/s)
host_op_rate                                   189017                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100658641                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680576                       # Number of bytes of host memory used
host_seconds                                   894.90                       # Real time elapsed on the host
sim_insts                                   166859843                       # Number of instructions simulated
sim_ops                                     169150489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 646                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             296983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             127888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         34103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                458974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        296983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            296983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            127888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        34103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               458974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       646                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  41344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   90079039500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   646                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.147651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.792821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.955750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     24.16%     66.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     14.77%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      1.34%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.03%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.34%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      4.03%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.67%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          149                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     22261250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34373750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34460.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53210.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      487                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  139441237.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2220540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7133550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1334400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        39433740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        28904640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      21581099100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            21680486250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.682745                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          90059914000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2719000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  89898235000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     75272250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8019750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     86478000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2391900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              9358260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        40577730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31710720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      21578035140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            21686072505                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.744760                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          90054698007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3079000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9166000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  89883168500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12122243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     88988257                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43828996                       # Number of BP lookups
system.cpu.branchPred.condPredicted          40473073                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5006286                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22815792                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22809601                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.972865                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1376510                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             574                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                344                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              230                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           95                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert            0                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        180158209                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4929528                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      350552612                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43828996                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24186455                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     170178817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                10017078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  615                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          492                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  97486536                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   234                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          180117991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.965264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.071779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9952263      5.53%      5.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 76831906     42.66%     48.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2853904      1.58%     49.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 90479918     50.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            180117991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.243281                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.945804                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14960981                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15812020                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 136416931                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7919717                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5008342                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19983014                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              317476089                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              18743197                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5008342                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 30119638                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11772639                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11013                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 129078089                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4128270                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              297236512                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8856390                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                653755                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     26                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3549517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5914                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              615                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           334135932                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             416698472                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        316852078                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             8712                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             187092159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                147043773                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                427                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            309                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7547099                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            115383262                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28563157                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          13535662                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           805973                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  287173887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 242818923                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2960465                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       118023703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     89059949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             78                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     180117991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.348110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.065088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50970893     28.30%     28.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            45364211     25.19%     53.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            54761101     30.40%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            28154634     15.63%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              867152      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       180117991                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3142663      5.12%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     48      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    141      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               51666032     84.12%     89.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6607143     10.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             113064722     46.56%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  277      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  812      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            105948319     43.63%     90.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23802460      9.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              242818923                       # Type of FU issued
system.cpu.iq.rate                           1.347809                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    61416027                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.252929                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          730117422                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         405191216                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    226558764                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              304226811                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         20153556                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     49650807                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       383603                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2494                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      9962999                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          233                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5008342                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11887951                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   183                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           288339256                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             115383262                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             28563157                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                305                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2494                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3168966                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1940903                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5109869                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             232706408                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              98522197                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          10112515                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1165063                       # number of nop insts executed
system.cpu.iew.exec_refs                    120584264                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26845057                       # Number of branches executed
system.cpu.iew.exec_stores                   22062067                       # Number of stores executed
system.cpu.iew.exec_rate                     1.291678                       # Inst execution rate
system.cpu.iew.wb_sent                      228127428                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     226563919                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 173482001                       # num instructions producing a value
system.cpu.iew.wb_consumers                 229077390                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.257583                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757307                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       110415030                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5006089                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    163221819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.039816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.793996                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     83513179     51.17%     51.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49049704     30.05%     81.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15702658      9.62%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2832969      1.74%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1857664      1.14%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       345338      0.21%     93.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3739462      2.29%     96.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       274216      0.17%     96.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5906629      3.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    163221819                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            167429943                       # Number of instructions committed
system.cpu.commit.committedOps              169720589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       84332613                       # Number of memory references committed
system.cpu.commit.loads                      65732455                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   21062830                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 149232932                       # Number of committed integer instructions.
system.cpu.commit.function_calls               571192                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         85384641     50.31%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             196      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        65732455     38.73%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18600158     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         169720589                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5906629                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    437450666                       # The number of ROB reads
system.cpu.rob.rob_writes                   577188821                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   166859843                       # Number of Instructions Simulated
system.cpu.committedOps                     169150489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.079698                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.079698                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.926185                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.926185                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                248664878                       # number of integer regfile reads
system.cpu.int_regfile_writes               180890075                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6577                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3444                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  72272745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 75122652                       # number of cc regfile writes
system.cpu.misc_regfile_reads               257374973                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           198.553694                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96968052                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          444807.577982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   198.553694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.193900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.193900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         193937722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        193937722                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     78368221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78368221                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18599401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18599401                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      96967622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         96967622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     96967622                       # number of overall hits
system.cpu.dcache.overall_hits::total        96967622                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           155                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          698                       # number of overall misses
system.cpu.dcache.overall_misses::total           698                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12511500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     28503468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28503468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     41014968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41014968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     41014968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41014968                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     78368376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78368376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     96968320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     96968320                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     96968320                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     96968320                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80719.354839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80719.354839                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52492.574586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52492.574586                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58760.699140                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58760.699140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58760.699140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58760.699140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.285714                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          427                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          481                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8708500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9611469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9611469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18319969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18319969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18319969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18319969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 86222.772277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86222.772277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82857.491379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82857.491379                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84423.820276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84423.820276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84423.820276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84423.820276                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                86                       # number of replacements
system.cpu.icache.tags.tagsinuse           317.147335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97486020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          225662.083333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   317.147335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.619428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         194973494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        194973494                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     97486020                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97486020                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      97486020                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97486020                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     97486020                       # number of overall hits
system.cpu.icache.overall_hits::total        97486020                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          511                       # number of overall misses
system.cpu.icache.overall_misses::total           511                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46181488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46181488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46181488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46181488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46181488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46181488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97486531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97486531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97486531                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97486531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97486531                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97486531                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 90374.731898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90374.731898                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 90374.731898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90374.731898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 90374.731898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90374.731898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17766                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   144.439024                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           79                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           79                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41301990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41301990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41301990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41301990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41301990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41301990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 95606.458333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95606.458333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 95606.458333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95606.458333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 95606.458333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95606.458333                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              239                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 257                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    53.270334                       # Cycle average of tags in use
system.l2.tags.total_refs                           6                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        83                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.072289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       41.241732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    12.028602                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002167                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6013                       # Number of tag accesses
system.l2.tags.data_accesses                     6013                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    32                       # number of demand (read+write) hits
system.l2.demand_hits::total                       46                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data                   32                       # number of overall hits
system.l2.overall_hits::total                      46                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              418                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           99                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              99                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 418                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 186                       # number of demand (read+write) misses
system.l2.demand_misses::total                    604                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                418                       # number of overall misses
system.l2.overall_misses::cpu.data                186                       # number of overall misses
system.l2.overall_misses::total                   604                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9223500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     40769000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40769000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8609000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8609000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      17832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58601500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40769000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     17832500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58601500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  650                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 650                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.967593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967593                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970588                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.967593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.853211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929231                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.967593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.853211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929231                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 106017.241379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106017.241379                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97533.492823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97533.492823                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86959.595960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86959.595960                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97533.492823                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95873.655914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97022.350993                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97533.492823                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95873.655914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97022.350993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           69                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             69                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             86                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           94                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              667                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      3519332                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      3519332                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     38261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7670500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7670500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     16362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54623500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     16362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      3519332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58142832                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.967593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.967593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.825688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.920000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.967593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.825688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.026154                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 51004.811594                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 51004.811594                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 101069.767442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101069.767442                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91533.492823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91533.492823                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81601.063830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81601.063830                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91533.492823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 90902.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91343.645485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91533.492823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 90902.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 51004.811594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87170.662669                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                560                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 646                       # Request fanout histogram
system.membus.reqLayer0.occupancy              790360                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3427250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          736                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  90079104000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  47104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              93                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              743                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.214864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    707     95.15%     95.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                743                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            327998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
