Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  1 15:31:06 2025
| Host         : ECE-ELECTRO-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     185         
DPIR-1     Warning           Asynchronous driver check       40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (429)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (466)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (429)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff15/temp_clk_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (466)
--------------------------------------------------
 There are 466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.105        0.000                      0                  504        0.164        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.105        0.000                      0                  504        0.164        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 2.949ns (51.021%)  route 2.831ns (48.979%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.898     5.501    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  ff18/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  ff18/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.625    ff18/debounce_counter_reg[1]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.262 r  ff18/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    ff18/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  ff18/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.379    ff18/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.496 r  ff18/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.496    ff18/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.613 r  ff18/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.613    ff18/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  ff18/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.730    ff18/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  ff18/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.847    ff18/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  ff18/DEBOUNCED_OUT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.964    ff18/DEBOUNCED_OUT0_carry__2_i_10_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.287 f  ff18/DEBOUNCED_OUT0_carry__2_i_9/O[1]
                         net (fo=2, routed)           0.939     9.226    ff18/p_0_in[30]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.306     9.532 r  ff18/DEBOUNCED_OUT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.532    ff18/DEBOUNCED_OUT0_carry__2_i_5_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.933 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.704    10.636    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.124    10.760 r  ff18/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.520    11.281    ff18/DEBOUNCED_OUT_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.771    15.193    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.283    15.477    
                         clock uncertainty           -0.035    15.441    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)       -0.056    15.385    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.883ns (53.424%)  route 2.513ns (46.576%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  ff19/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  ff19/debounce_counter_reg[2]/Q
                         net (fo=2, routed)           0.950     6.908    ff19/debounce_counter_reg[2]
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.582 r  ff19/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.582    ff19/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  ff19/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.696    ff19/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.810    ff19/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.001     7.925    ff19/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.259 f  ff19/DEBOUNCED_OUT0_carry__1_i_4__0/O[1]
                         net (fo=2, routed)           0.957     9.216    ff19/p_0_in[18]
    SLICE_X2Y49          LUT2 (Prop_lut2_I0_O)        0.303     9.519 r  ff19/DEBOUNCED_OUT0_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.519    ff19/DEBOUNCED_OUT0_carry__1_i_7__0_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.052 r  ff19/DEBOUNCED_OUT0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.053    ff19/DEBOUNCED_OUT0_carry__1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.170 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.605    10.774    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I1_O)        0.124    10.898 r  ff19/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.898    ff19/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X5Y50          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.604    15.027    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.029    15.207    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.981ns (54.927%)  route 2.446ns (45.073%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.821     5.424    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  ff21/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     5.880 r  ff21/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.679     6.559    ff21/debounce_counter_reg[1]
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.196 r  ff21/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.196    ff21/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.313 r  ff21/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.001     7.314    ff21/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.431    ff21/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.548    ff21/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.665    ff21/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.782 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.782    ff21/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.105 f  ff21/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           0.812     8.917    ff21/p_0_in[26]
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.306     9.223 r  ff21/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.223    ff21/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.773 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.954    10.727    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X7Y53          LUT3 (Prop_lut3_I1_O)        0.124    10.851 r  ff21/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    10.851    ff21/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X7Y53          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)        0.029    15.206    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 ff22/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.840ns (52.751%)  route 2.544ns (47.249%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.726     5.329    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  ff22/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  ff22/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.660    ff22/debounce_counter_reg[1]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.316 r  ff22/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.316    ff22/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  ff22/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.430    ff22/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  ff22/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.544    ff22/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  ff22/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.658    ff22/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  ff22/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.772    ff22/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  ff22/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.886    ff22/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.108 f  ff22/DEBOUNCED_OUT0_carry__2_i_10__3/O[0]
                         net (fo=2, routed)           1.021     9.130    ff22/p_0_in[25]
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.299     9.429 r  ff22/DEBOUNCED_OUT0_carry__2_i_8__3/O
                         net (fo=1, routed)           0.000     9.429    ff22/DEBOUNCED_OUT0_carry__2_i_8__3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.942 r  ff22/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.647    10.588    ff22/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    10.712 r  ff22/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.712    ff22/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    15.028    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    15.296    ff22/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 2.981ns (57.262%)  route 2.225ns (42.738%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724     5.327    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  ff20/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff20/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.668     6.451    ff20/debounce_counter_reg[1]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.088 r  ff20/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.088    ff20/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  ff20/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    ff20/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.322    ff20/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.439    ff20/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.556    ff20/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.673    ff20/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.996 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           0.946     8.942    ff20/p_0_in[26]
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.306     9.248 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.248    ff20/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.798 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.611    10.409    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.124    10.533 r  ff20/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    10.533    ff20/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X3Y60          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.029    15.278    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.944ns  (logic 0.903ns (18.265%)  route 4.041ns (81.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 10.420 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.817    10.420    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.484    10.904 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.818    11.722    ff16/shift_counter[0]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.295    12.017 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.810    12.827    ff16/shift_counter[4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.413    15.364    ff16/shift_counter[4]_i_1_n_0
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    20.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.283    20.395    
                         clock uncertainty           -0.035    20.359    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.202    20.157    ff16/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.979ns  (logic 0.903ns (18.138%)  route 4.076ns (81.862%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 10.420 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.817    10.420    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.484    10.904 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.818    11.722    ff16/shift_counter[0]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.295    12.017 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.810    12.827    ff16/shift_counter[4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.448    15.398    ff16/shift_counter[4]_i_1_n_0
    SLICE_X14Y38         FDCE                                         r  ff16/binary_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    20.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.308    20.420    
                         clock uncertainty           -0.035    20.384    
    SLICE_X14Y38         FDCE (Setup_fdce_C_CE)      -0.164    20.220    ff16/binary_reg[4]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/shift_counter_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.979ns  (logic 0.903ns (18.138%)  route 4.076ns (81.862%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 10.420 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.817    10.420    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.484    10.904 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.818    11.722    ff16/shift_counter[0]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.295    12.017 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.810    12.827    ff16/shift_counter[4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.448    15.398    ff16/shift_counter[4]_i_1_n_0
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    20.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.308    20.420    
                         clock uncertainty           -0.035    20.384    
    SLICE_X14Y38         FDCE (Setup_fdce_C_CE)      -0.164    20.220    ff16/shift_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.944ns  (logic 0.903ns (18.265%)  route 4.041ns (81.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 10.420 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.817    10.420    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.484    10.904 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.818    11.722    ff16/shift_counter[0]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.295    12.017 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.810    12.827    ff16/shift_counter[4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.413    15.364    ff16/shift_counter[4]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    20.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.283    20.395    
                         clock uncertainty           -0.035    20.359    
    SLICE_X12Y38         FDCE (Setup_fdce_C_CE)      -0.164    20.195    ff16/binary_reg[0]
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.944ns  (logic 0.903ns (18.265%)  route 4.041ns (81.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.420ns = ( 10.420 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.817    10.420    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.484    10.904 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.818    11.722    ff16/shift_counter[0]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.295    12.017 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.810    12.827    ff16/shift_counter[4]_i_3_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.413    15.364    ff16/shift_counter[4]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    20.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.283    20.395    
                         clock uncertainty           -0.035    20.359    
    SLICE_X12Y38         FDCE (Setup_fdce_C_CE)      -0.164    20.195    ff16/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                  4.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ff16/binary_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.220%)  route 0.085ns (30.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 7.080 - 5.000 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 6.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.639     6.559    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  ff16/binary_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.146     6.705 r  ff16/binary_reg[14]/Q
                         net (fo=1, routed)           0.085     6.790    ff16/in3[15]
    SLICE_X23Y42         LUT4 (Prop_lut4_I2_O)        0.045     6.835 r  ff16/binary[15]_i_1/O
                         net (fo=1, routed)           0.000     6.835    ff16/binary[15]_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  ff16/binary_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.915     7.080    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y42         FDCE                                         r  ff16/binary_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.508     6.572    
    SLICE_X23Y42         FDCE (Hold_fdce_C_D)         0.099     6.671    ff16/binary_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.671    
                         arrival time                           6.835    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.904%)  route 0.141ns (49.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 7.111 - 5.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 6.587 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.667     6.587    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  ff16/bcds_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.146     6.733 r  ff16/bcds_reg[13]/Q
                         net (fo=5, routed)           0.141     6.874    ff16/bcds_reg_n_0_[13]
    SLICE_X3Y40          FDCE                                         r  ff16/bcds_out_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.946     7.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDCE                                         r  ff16/bcds_out_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.628    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.077     6.705    ff16/bcds_out_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.705    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ff19/debounce_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/debounce_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.671     1.591    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  ff19/debounce_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  ff19/debounce_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.852    ff19/debounce_counter_reg[23]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.012 r  ff19/debounce_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.013    ff19/debounce_counter_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.067 r  ff19/debounce_counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.067    ff19/debounce_counter_reg[24]_i_1__0_n_7
    SLICE_X1Y50          FDRE                                         r  ff19/debounce_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  ff19/debounce_counter_reg[24]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    ff19/debounce_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.642     1.562    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  ff21/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  ff21/debounce_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.823    ff21/debounce_counter_reg[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  ff21/debounce_counter_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.984    ff21/debounce_counter_reg[4]_i_1__2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  ff21/debounce_counter_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.038    ff21/debounce_counter_reg[8]_i_1__2_n_7
    SLICE_X9Y50          FDRE                                         r  ff21/debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     2.012    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ff21/debounce_counter_reg[8]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.866    ff21/debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ff16/binary_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (65.045%)  route 0.103ns (34.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 7.080 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.638     6.558    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y39         FDCE                                         r  ff16/binary_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDCE (Prop_fdce_C_Q)         0.146     6.704 r  ff16/binary_reg[8]/Q
                         net (fo=1, routed)           0.103     6.807    ff16/in3[9]
    SLICE_X22Y40         LUT4 (Prop_lut4_I2_O)        0.045     6.852 r  ff16/binary[9]_i_1/O
                         net (fo=1, routed)           0.000     6.852    ff16/binary[9]_i_1_n_0
    SLICE_X22Y40         FDCE                                         r  ff16/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.915     7.080    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y40         FDCE                                         r  ff16/binary_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.575    
    SLICE_X22Y40         FDCE (Hold_fdce_C_D)         0.099     6.674    ff16/binary_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.674    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ff19/debounce_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/debounce_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.671     1.591    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  ff19/debounce_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  ff19/debounce_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.852    ff19/debounce_counter_reg[23]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.012 r  ff19/debounce_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.013    ff19/debounce_counter_reg[20]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.078 r  ff19/debounce_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.078    ff19/debounce_counter_reg[24]_i_1__0_n_5
    SLICE_X1Y50          FDRE                                         r  ff19/debounce_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  ff19/debounce_counter_reg[26]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    ff19/debounce_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ff21/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.642     1.562    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  ff21/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  ff21/debounce_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.823    ff21/debounce_counter_reg[7]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.983 r  ff21/debounce_counter_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.984    ff21/debounce_counter_reg[4]_i_1__2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  ff21/debounce_counter_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.049    ff21/debounce_counter_reg[8]_i_1__2_n_5
    SLICE_X9Y50          FDRE                                         r  ff21/debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     2.012    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  ff21/debounce_counter_reg[10]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.866    ff21/debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ff16/binary_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 7.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 6.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.639     6.559    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.167     6.726 r  ff16/binary_reg[1]/Q
                         net (fo=1, routed)           0.082     6.808    ff16/in3[2]
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.045     6.853 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     6.853    ff16/binary[2]_i_1_n_0
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.914     7.079    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.572    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.098     6.670    ff16/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.670    
                         arrival time                           6.853    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.766%)  route 0.136ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 7.109 - 5.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 6.587 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.667     6.587    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  ff16/bcds_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.146     6.733 r  ff16/bcds_reg[23]/Q
                         net (fo=4, routed)           0.136     6.869    ff16/bcds_reg_n_0_[23]
    SLICE_X5Y39          FDCE                                         r  ff16/bcds_out_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.944     7.109    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  ff16/bcds_out_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.603    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.078     6.681    ff16/bcds_out_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.681    
                         arrival time                           6.869    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.946%)  route 0.141ns (49.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 7.109 - 5.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 6.587 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.667     6.587    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  ff16/bcds_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.146     6.733 r  ff16/bcds_reg[15]/Q
                         net (fo=5, routed)           0.141     6.874    ff16/bcds_reg_n_0_[15]
    SLICE_X5Y39          FDCE                                         r  ff16/bcds_out_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.944     7.109    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.509     6.600    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.077     6.677    ff16/bcds_out_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.677    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y42     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y44     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y44     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.783ns  (logic 15.279ns (67.063%)  route 7.504ns (32.937%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[18])
                                                      1.820    21.139 r  ff5/plusOp__5/P[18]
                         net (fo=3, routed)           1.644    22.783    ff6/NUMBER_2_OUT_reg[27]_0[18]
    SLICE_X19Y42         FDCE                                         r  ff6/NUMBER_3_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.614ns  (logic 15.279ns (67.564%)  route 7.335ns (32.436%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[6])
                                                      1.820    21.139 r  ff5/plusOp__5/P[6]
                         net (fo=3, routed)           1.475    22.614    ff6/NUMBER_2_OUT_reg[27]_0[6]
    SLICE_X16Y38         FDCE                                         r  ff6/NUMBER_3_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.465ns  (logic 15.279ns (68.012%)  route 7.186ns (31.988%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[14])
                                                      1.820    21.139 r  ff5/plusOp__5/P[14]
                         net (fo=3, routed)           1.326    22.465    ff6/NUMBER_2_OUT_reg[27]_0[14]
    SLICE_X11Y42         FDCE                                         r  ff6/NUMBER_3_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.341ns  (logic 15.279ns (68.389%)  route 7.062ns (31.610%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[18])
                                                      1.820    21.139 r  ff5/plusOp__5/P[18]
                         net (fo=3, routed)           1.202    22.341    ff6/NUMBER_2_OUT_reg[27]_0[18]
    SLICE_X20Y42         FDCE                                         r  ff6/NUMBER_1_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.313ns  (logic 15.279ns (68.474%)  route 7.034ns (31.526%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[6])
                                                      1.820    21.139 r  ff5/plusOp__5/P[6]
                         net (fo=3, routed)           1.175    22.313    ff6/NUMBER_2_OUT_reg[27]_0[6]
    SLICE_X13Y39         FDCE                                         r  ff6/NUMBER_1_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.300ns  (logic 15.279ns (68.516%)  route 7.021ns (31.484%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[14])
                                                      1.820    21.139 r  ff5/plusOp__5/P[14]
                         net (fo=3, routed)           1.161    22.300    ff6/NUMBER_2_OUT_reg[27]_0[14]
    SLICE_X12Y42         FDCE                                         r  ff6/NUMBER_1_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.300ns  (logic 15.279ns (68.517%)  route 7.021ns (31.483%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    21.139 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.161    22.300    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X13Y43         FDCE                                         r  ff6/NUMBER_1_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.292ns  (logic 15.279ns (68.539%)  route 7.013ns (31.461%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[19])
                                                      1.820    21.139 r  ff5/plusOp__5/P[19]
                         net (fo=3, routed)           1.154    22.292    ff6/NUMBER_2_OUT_reg[27]_0[19]
    SLICE_X20Y42         FDCE                                         r  ff6/NUMBER_1_OUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.288ns  (logic 15.279ns (68.552%)  route 7.009ns (31.448%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[26])
                                                      1.820    21.139 r  ff5/plusOp__5/P[26]
                         net (fo=3, routed)           1.149    22.288    ff6/NUMBER_2_OUT_reg[27]_0[26]
    SLICE_X14Y44         FDCE                                         r  ff6/NUMBER_3_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.288ns  (logic 15.279ns (68.554%)  route 7.009ns (31.446%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[0]/C
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff4/ff1/count_reg[0]/Q
                         net (fo=9, routed)           1.081     1.599    ff5/BCD_BUS_OUT[5]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     5.440 r  ff5/plusOp/P[3]
                         net (fo=1, routed)           0.867     6.307    ff5/plusOp_n_102
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      1.820     8.127 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.994    ff5/plusOp__0_n_104
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    10.814 r  ff5/plusOp__1/P[13]
                         net (fo=1, routed)           0.784    11.598    ff5/plusOp__1_n_92
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[13]_P[18])
                                                      1.820    13.418 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.856    ff5/plusOp__2_n_87
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[18]_P[9])
                                                      1.820    15.676 r  ff5/plusOp__3/P[9]
                         net (fo=1, routed)           0.958    16.634    ff5/plusOp__3_n_96
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[9]_P[24])
                                                      1.820    18.454 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.865    19.319    ff5/plusOp__4_n_81
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    21.139 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.149    22.288    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X15Y43         FDCE                                         r  ff6/NUMBER_2_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff14/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  ff14/current_rand_reg[5]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff14/current_rand_reg[5]/Q
                         net (fo=3, routed)           0.129     0.270    ff14/Q[5]
    SLICE_X2Y45          FDRE                                         r  ff14/current_rand_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg__0/C
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff4/tick_reg__0/Q
                         net (fo=1, routed)           0.087     0.228    ff4/ff4/tick_reg__0_n_0
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff4/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.273    ff4/ff4/tick_i_1__3_n_0
    SLICE_X10Y36         FDRE                                         r  ff4/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  ff4/ff5/tick_reg__0/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff5/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff5/tick_reg__0_n_0
    SLICE_X13Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff5/tick_i_1__4_n_0
    SLICE_X13Y32         FDRE                                         r  ff4/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.209ns (70.496%)  route 0.087ns (29.504%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE                         0.000     0.000 r  ff4/ff6/count_reg[3]/C
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff6/count_reg[3]/Q
                         net (fo=5, routed)           0.087     0.251    ff4/ff6/Q[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  ff4/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.296    ff4/ff6/tick__0_i_1__5_n_0
    SLICE_X13Y30         FDRE                                         r  ff4/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  ff4/ff5/tick_reg/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff5/tick_reg/Q
                         net (fo=9, routed)           0.110     0.256    ff4/ff5/tick_5
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  ff4/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.301    ff4/ff5/tick__0_i_1__4_n_0
    SLICE_X12Y32         FDRE                                         r  ff4/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  ff14/current_rand_reg[2]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff14/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.171     0.312    ff14/Q[2]
    SLICE_X3Y43          FDRE                                         r  ff14/current_rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.675%)  route 0.131ns (41.325%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  ff14/current_rand_reg[6]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff14/current_rand_reg[6]/Q
                         net (fo=3, routed)           0.131     0.272    ff14/Q[6]
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.317 r  ff14/p_0_out/O
                         net (fo=1, routed)           0.000     0.317    ff14/p_0_out__0[7]
    SLICE_X2Y45          FDRE                                         r  ff14/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff4/ff4/tick_reg/Q
                         net (fo=9, routed)           0.105     0.272    ff4/ff4/tick_4
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  ff4/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.317    ff4/ff4/tick__0_i_1__3_n_0
    SLICE_X11Y36         FDRE                                         r  ff4/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.956%)  route 0.152ns (45.044%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE                         0.000     0.000 r  ff9/count_reg[2]/C
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ff9/count_reg[2]/Q
                         net (fo=5, routed)           0.152     0.293    ff9/count_reg[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.338    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/clk_cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/RESET_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.231ns (66.837%)  route 0.115ns (33.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE                         0.000     0.000 r  ff0/clk_cycle_count_reg[1]/C
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.133     0.133 f  ff0/clk_cycle_count_reg[1]/Q
                         net (fo=3, routed)           0.115     0.248    ff0/clk_cycle_count_reg_n_0_[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.098     0.346 r  ff0/RESET_OUT_i_1/O
                         net (fo=1, routed)           0.000     0.346    ff0/RESET_OUT_i_1_n_0
    SLICE_X9Y44          FDRE                                         r  ff0/RESET_OUT_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 1.104ns (19.579%)  route 4.535ns (80.421%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.990    15.029    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.149    15.178 r  ff0/g0_b7/O
                         net (fo=1, routed)           0.958    16.136    ff13/ff1/D[7]
    SLICE_X3Y41          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.429ns  (logic 1.108ns (20.410%)  route 4.321ns (79.590%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.925    14.964    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.153    15.117 r  ff0/g0_b5/O
                         net (fo=1, routed)           0.809    15.926    ff13/ff1/D[5]
    SLICE_X3Y42          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.395ns  (logic 1.079ns (20.001%)  route 4.316ns (79.999%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.925    14.964    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.124    15.088 r  ff0/g0_b4/O
                         net (fo=1, routed)           0.804    15.892    ff13/ff1/D[4]
    SLICE_X3Y42          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.228ns  (logic 1.073ns (20.525%)  route 4.155ns (79.475%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.744    14.783    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.118    14.901 r  ff0/g0_b0/O
                         net (fo=1, routed)           0.825    15.726    ff13/ff1/D[0]
    SLICE_X3Y41          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 1.079ns (20.713%)  route 4.130ns (79.287%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.731    14.770    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.124    14.894 r  ff0/g0_b2/O
                         net (fo=1, routed)           0.813    15.707    ff13/ff1/D[2]
    SLICE_X3Y41          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 1.079ns (20.921%)  route 4.078ns (79.078%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.990    15.029    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.124    15.153 r  ff0/g0_b6/O
                         net (fo=1, routed)           0.502    15.655    ff13/ff1/D[6]
    SLICE_X5Y42          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.058ns  (logic 1.079ns (21.334%)  route 3.979ns (78.666%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.744    14.783    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.124    14.907 r  ff0/g0_b1/O
                         net (fo=1, routed)           0.649    15.555    ff13/ff1/D[1]
    SLICE_X3Y41          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.422ns  (logic 1.105ns (24.987%)  route 3.317ns (75.013%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.895    10.498    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  ff16/bcds_out_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.459    10.957 r  ff16/bcds_out_reg_reg[20]/Q
                         net (fo=2, routed)           0.893    11.849    ff16/bcds_out_reg_reg[20]_0[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    11.973 r  ff16/g0_b0_i_26/O
                         net (fo=1, routed)           0.670    12.644    ff16/g0_b0_i_26_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.124    12.768 r  ff16/g0_b0_i_14/O
                         net (fo=1, routed)           0.263    13.031    ff0/g0_b0_i_1_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I0_O)        0.124    13.155 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.761    13.915    ff0/g0_b0_i_7_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.124    14.039 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.731    14.770    ff0/SEG_OUT[0]
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.150    14.920 r  ff0/g0_b3/O
                         net (fo=1, routed)           0.000    14.920    ff13/ff1/D[3]
    SLICE_X5Y42          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 1.306ns (20.982%)  route 4.918ns (79.018%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.317     7.101    ff0/BTND_debounced
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.225 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.474     7.698    ff0/last_triggers[5]_i_3_n_0
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.124     7.822 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.679     8.501    ff18/current_state[3]_i_3
    SLICE_X7Y48          LUT2 (Prop_lut2_I1_O)        0.152     8.653 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.946     9.600    ff0/current_state_reg[0]_1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.326     9.926 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.807    10.733    ff0/current_state[3]_i_3_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.696    11.552    ff0/current_state
    SLICE_X4Y42          FDRE                                         r  ff0/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 1.306ns (21.468%)  route 4.778ns (78.532%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           1.317     7.101    ff0/BTND_debounced
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.225 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.474     7.698    ff0/last_triggers[5]_i_3_n_0
    SLICE_X7Y48          LUT2 (Prop_lut2_I0_O)        0.124     7.822 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.679     8.501    ff18/current_state[3]_i_3
    SLICE_X7Y48          LUT2 (Prop_lut2_I1_O)        0.152     8.653 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.946     9.600    ff0/current_state_reg[0]_1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.326     9.926 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.807    10.733    ff0/current_state[3]_i_3_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.857 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.555    11.411    ff0/current_state
    SLICE_X5Y43          FDRE                                         r  ff0/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.220     1.883    ff0/BTNU_debounced
    SLICE_X5Y48          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/temp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.191%)  route 0.170ns (47.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  ff15/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  ff15/temp_clk_reg/Q
                         net (fo=10, routed)          0.170     1.901    ff0/CLK
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.946    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.266%)  route 0.296ns (67.735%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.296     1.960    ff0/BTND_debounced
    SLICE_X5Y48          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.164ns (38.812%)  route 0.259ns (61.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.259     2.012    ff0/DEBOUNCED_OUT
    SLICE_X7Y48          FDRE                                         r  ff0/last_triggers_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.726%)  route 0.440ns (70.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.440     2.103    ff0/BTNU_debounced
    SLICE_X5Y44          LUT6 (Prop_lut6_I3_O)        0.045     2.148 r  ff0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.148    ff0/next_state[0]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  ff0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.141ns (21.024%)  route 0.530ns (78.976%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.530     2.194    ff0/BTNR_debounced
    SLICE_X7Y48          FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.141ns (20.814%)  route 0.536ns (79.186%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     1.521    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.536     2.199    ff0/BTNL_debounced
    SLICE_X7Y48          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.231ns (31.934%)  route 0.492ns (68.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.418     2.083    ff0/BTND_debounced
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     2.128 r  ff0/next_state[2]_i_2/O
                         net (fo=3, routed)           0.074     2.202    ff0/next_state[2]_i_2_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.045     2.247 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.247    ff0/next_state[1]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.209ns (30.059%)  route 0.486ns (69.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.754 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.486     2.240    ff0/DEBOUNCED_OUT
    SLICE_X7Y44          LUT6 (Prop_lut6_I1_O)        0.045     2.285 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.285    ff0/current_state[3]_i_2_n_0
    SLICE_X7Y44          FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.209ns (29.666%)  route 0.496ns (70.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.754 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.496     2.249    ff0/DEBOUNCED_OUT
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.045     2.294 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.294    ff0/next_state[2]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.793ns  (logic 3.052ns (19.324%)  route 12.741ns (80.676%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.128     8.797    ff7/binary[16]_i_9_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.921 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.860     9.780    ff7/binary[12]_i_11_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.904 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           0.830    10.734    ff7/binary[10]_i_9_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.756    11.615    ff7/binary[7]_i_9_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.739 r  ff7/binary[3]_i_10/O
                         net (fo=4, routed)           0.793    12.532    ff7/binary[3]_i_10_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.656 r  ff7/binary[1]_i_8/O
                         net (fo=2, routed)           0.995    13.651    ff7/binary[1]_i_8_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.775 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.958    14.733    ff6/binary_reg[1]
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.857 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           0.813    15.669    ff16/binary_reg[1]_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.793 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    15.793    ff16/binary[1]_i_1_n_0
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    10.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.793ns  (logic 3.280ns (20.769%)  route 12.513ns (79.231%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=2 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.455     5.276    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.582 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.131     6.713    ff7/binary[21]_i_12_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.837 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           1.041     7.878    ff7/binary[19]_i_10_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ff7/binary[15]_i_12/O
                         net (fo=5, routed)           0.690     8.692    ff7/binary[15]_i_12_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           0.828     9.644    ff7/binary[12]_i_12_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.768 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           1.123    10.891    ff7/binary[10]_i_10_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.836    11.851    ff7/binary[6]_i_12_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           0.857    12.832    ff7/binary[4]_i_10_n_0
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.150    12.982 r  ff7/binary[3]_i_9/O
                         net (fo=1, routed)           0.828    13.810    ff7/binary[3]_i_9_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I2_O)        0.326    14.136 r  ff7/binary[3]_i_5/O
                         net (fo=1, routed)           0.957    15.093    ff6/binary_reg[3]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.217 r  ff6/binary[3]_i_3/O
                         net (fo=1, routed)           0.452    15.669    ff16/binary_reg[3]_1
    SLICE_X14Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.793 r  ff16/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    15.793    ff16/binary[3]_i_1_n_0
    SLICE_X14Y37         FDCE                                         r  ff16/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.688    10.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.577ns  (logic 3.052ns (19.593%)  route 12.525ns (80.407%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.128     8.797    ff7/binary[16]_i_9_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.921 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.860     9.780    ff7/binary[12]_i_11_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.904 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           0.830    10.734    ff7/binary[10]_i_9_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.756    11.615    ff7/binary[7]_i_9_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    11.739 r  ff7/binary[3]_i_10/O
                         net (fo=4, routed)           0.819    12.558    ff7/binary[3]_i_10_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.124    12.682 r  ff7/binary[0]_i_9/O
                         net (fo=1, routed)           0.799    13.481    ff7/binary[0]_i_9_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.605 r  ff7/binary[0]_i_8/O
                         net (fo=1, routed)           0.706    14.311    ff7/binary[0]_i_8_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.435 r  ff7/binary[0]_i_4/O
                         net (fo=1, routed)           1.018    15.453    ff6/binary_reg[0]
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.577 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    15.577    ff16/D[0]
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    10.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y38         FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.293ns  (logic 3.320ns (21.709%)  route 11.973ns (78.291%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.128     8.797    ff7/binary[16]_i_9_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.921 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.860     9.780    ff7/binary[12]_i_11_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.904 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           0.830    10.734    ff7/binary[10]_i_9_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.748    11.607    ff7/binary[7]_i_9_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.731 r  ff7/binary[4]_i_9/O
                         net (fo=5, routed)           1.005    12.736    ff7/binary[4]_i_9_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.860 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           0.959    13.819    ff6/binary_reg[4]_i_2_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.943 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    13.943    ff6/binary[4]_i_4_n_0
    SLICE_X15Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    14.160 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           0.834    14.994    ff16/binary_reg[4]_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I2_O)        0.299    15.293 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    15.293    ff16/binary[4]_i_1_n_0
    SLICE_X14Y38         FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    10.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y38         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.959ns  (logic 3.052ns (20.402%)  route 11.907ns (79.598%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.455     5.276    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.582 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.131     6.713    ff7/binary[21]_i_12_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.837 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           1.041     7.878    ff7/binary[19]_i_10_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ff7/binary[15]_i_12/O
                         net (fo=5, routed)           0.690     8.692    ff7/binary[15]_i_12_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           0.828     9.644    ff7/binary[12]_i_12_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.768 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           1.123    10.891    ff7/binary[10]_i_10_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.836    11.851    ff7/binary[6]_i_12_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.975 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           0.857    12.832    ff7/binary[4]_i_10_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.956 r  ff7/binary[2]_i_9/O
                         net (fo=1, routed)           0.670    13.627    ff7/binary[2]_i_9_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.751 r  ff7/binary[2]_i_5/O
                         net (fo=1, routed)           0.806    14.557    ff6/binary_reg[2]
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.681 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.154    14.835    ff16/binary_reg[2]_1
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.959 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    14.959    ff16/binary[2]_i_1_n_0
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.689    10.111    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.882ns  (logic 3.550ns (23.855%)  route 11.332ns (76.145%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.455     5.276    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.582 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.131     6.713    ff7/binary[21]_i_12_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.837 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           1.041     7.878    ff7/binary[19]_i_10_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ff7/binary[15]_i_12/O
                         net (fo=5, routed)           0.690     8.692    ff7/binary[15]_i_12_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           0.828     9.644    ff7/binary[12]_i_12_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.768 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           1.123    10.891    ff7/binary[10]_i_10_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.015 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.843    11.858    ff7/binary[6]_i_12_n_0
    SLICE_X23Y38         LUT3 (Prop_lut3_I2_O)        0.152    12.010 r  ff7/binary[6]_i_10/O
                         net (fo=1, routed)           0.661    12.672    ff7/binary[6]_i_10_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I2_O)        0.326    12.998 r  ff7/binary[6]_i_6/O
                         net (fo=1, routed)           0.948    13.946    ff6/binary_reg[6]_i_2_0
    SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.070 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.070    ff6/binary[6]_i_4_n_0
    SLICE_X19Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.287 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           0.296    14.583    ff16/binary_reg[6]_0
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.299    14.882 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    14.882    ff16/binary[6]_i_1_n_0
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.685    10.107    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.694ns  (logic 3.320ns (22.595%)  route 11.374ns (77.405%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.128     8.797    ff7/binary[16]_i_9_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.921 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.860     9.780    ff7/binary[12]_i_11_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.904 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           0.868    10.772    ff7/binary[10]_i_9_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.896 r  ff7/binary[5]_i_11/O
                         net (fo=4, routed)           1.124    12.020    ff7/binary[5]_i_11_n_0
    SLICE_X22Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.144 r  ff7/binary[5]_i_9/O
                         net (fo=1, routed)           0.669    12.813    ff7/binary[5]_i_9_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.937 r  ff7/binary[5]_i_6/O
                         net (fo=1, routed)           0.307    13.244    ff6/binary_reg[5]_i_2_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    13.368    ff6/binary[5]_i_4_n_0
    SLICE_X19Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    13.585 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           0.810    14.395    ff16/binary_reg[5]_0
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.299    14.694 r  ff16/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    14.694    ff16/binary[5]_i_1_n_0
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.685    10.107    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.422ns  (logic 3.223ns (22.348%)  route 11.199ns (77.652%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           1.128     8.797    ff7/binary[16]_i_9_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.921 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.860     9.780    ff7/binary[12]_i_11_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.904 r  ff7/binary[10]_i_9/O
                         net (fo=6, routed)           0.830    10.734    ff7/binary[10]_i_9_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.858 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           1.093    11.952    ff7/binary[7]_i_9_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.076 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           1.117    13.193    ff6/binary_reg[7]_i_2_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.317 r  ff6/binary[7]_i_4/O
                         net (fo=1, routed)           0.000    13.317    ff6/binary[7]_i_4_n_0
    SLICE_X15Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    13.562 r  ff6/binary_reg[7]_i_2/O
                         net (fo=1, routed)           0.562    14.124    ff16/binary_reg[7]_0
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.298    14.422 r  ff16/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    14.422    ff16/binary[7]_i_1_n_0
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.685    10.107    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X19Y37         FDCE                                         r  ff16/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.112ns  (logic 3.308ns (25.230%)  route 9.804ns (74.770%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.455     5.276    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.582 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.131     6.713    ff7/binary[21]_i_12_n_0
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.837 r  ff7/binary[19]_i_10/O
                         net (fo=6, routed)           1.046     7.883    ff7/binary[19]_i_10_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.007 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           1.004     9.011    ff7/binary[14]_i_12_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.135 r  ff7/binary[13]_i_10/O
                         net (fo=6, routed)           1.036    10.171    ff7/binary[13]_i_10_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I4_O)        0.152    10.323 r  ff7/binary[11]_i_10/O
                         net (fo=1, routed)           0.288    10.611    ff7/binary[11]_i_10_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.332    10.943 r  ff7/binary[11]_i_6/O
                         net (fo=1, routed)           0.730    11.673    ff6/binary_reg[11]_i_2_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.797 r  ff6/binary[11]_i_4/O
                         net (fo=1, routed)           0.000    11.797    ff6/binary[11]_i_4_n_0
    SLICE_X20Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    12.014 r  ff6/binary_reg[11]_i_2/O
                         net (fo=1, routed)           0.799    12.813    ff16/binary_reg[11]_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I0_O)        0.299    13.112 r  ff16/binary[11]_i_1/O
                         net (fo=1, routed)           0.000    13.112    ff16/binary[11]_i_1_n_0
    SLICE_X22Y42         FDCE                                         r  ff16/binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.688    10.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  ff16/binary_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.062ns  (logic 3.424ns (26.214%)  route 9.638ns (73.786%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.676     2.132    ff6/NUMBER_1_OUT[10]
    SLICE_X22Y39         LUT3 (Prop_lut3_I2_O)        0.124     2.256 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.639     2.895    ff7/binary[5]_i_11_0[3]
    SLICE_X18Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.280 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.280    ff7/sum__0_carry__1_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.394 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.394    ff7/sum__0_carry__2_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.508 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.508    ff7/sum__0_carry__3_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.821 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.449     5.271    ff7/sum[23]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.306     5.577 r  ff7/binary[22]_i_9/O
                         net (fo=6, routed)           1.003     6.580    ff7/binary[22]_i_9_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.704 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.841     7.544    ff7/binary[17]_i_11_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.668 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.677     8.345    ff7/binary[16]_i_9_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.469 r  ff7/binary[13]_i_9/O
                         net (fo=6, routed)           1.131     9.601    ff7/binary[13]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I3_O)        0.124     9.725 r  ff7/binary[9]_i_11/O
                         net (fo=5, routed)           0.660    10.385    ff7/binary[9]_i_11_n_0
    SLICE_X26Y39         LUT3 (Prop_lut3_I0_O)        0.150    10.535 r  ff7/binary[9]_i_9/O
                         net (fo=1, routed)           0.793    11.327    ff7/binary[9]_i_9_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.326    11.653 r  ff7/binary[9]_i_6/O
                         net (fo=1, routed)           0.328    11.981    ff6/binary_reg[9]_i_2_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.105 r  ff6/binary[9]_i_4/O
                         net (fo=1, routed)           0.000    12.105    ff6/binary[9]_i_4_n_0
    SLICE_X22Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    12.322 r  ff6/binary_reg[9]_i_2/O
                         net (fo=1, routed)           0.441    12.763    ff16/binary_reg[9]_0
    SLICE_X22Y40         LUT4 (Prop_lut4_I0_O)        0.299    13.062 r  ff16/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    13.062    ff16/binary[9]_i_1_n_0
    SLICE_X22Y40         FDCE                                         r  ff16/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.687    10.109    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y40         FDCE                                         r  ff16/binary_reg[9]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X7Y40          FDPE                                         f  ff16/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDPE                                         r  ff16/FSM_onehot_state_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X7Y40          FDCE                                         f  ff16/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  ff16/FSM_onehot_state_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X7Y40          FDCE                                         f  ff16/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  ff16/FSM_onehot_state_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X6Y40          FDCE                                         f  ff16/bcds_out_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  ff16/bcds_out_reg_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X6Y40          FDCE                                         f  ff16/bcds_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  ff16/bcds_out_reg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X6Y40          FDCE                                         f  ff16/bcds_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  ff16/bcds_out_reg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.878%)  route 0.250ns (63.122%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.250     0.396    ff16/AR[0]
    SLICE_X6Y40          FDCE                                         f  ff16/bcds_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDCE                                         r  ff16/bcds_out_reg_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.146ns (35.392%)  route 0.267ns (64.608%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.267     0.413    ff16/AR[0]
    SLICE_X5Y40          FDCE                                         f  ff16/bcds_out_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  ff16/bcds_out_reg_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.146ns (35.392%)  route 0.267ns (64.608%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.267     0.413    ff16/AR[0]
    SLICE_X5Y40          FDCE                                         f  ff16/bcds_out_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  ff16/bcds_out_reg_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.146ns (35.022%)  route 0.271ns (64.978%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.271     0.417    ff16/AR[0]
    SLICE_X4Y40          FDCE                                         f  ff16/bcds_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  ff16/bcds_reg[10]/C  (IS_INVERTED)





