# Partition-based Flow å®ç°æ–¹æ¡ˆï¼ˆä¿®æ­£ç‰ˆï¼‰

## ğŸ¯ ç”¨æˆ·æ ¸å¿ƒé—®é¢˜

> **æ‚¨çš„è§‚ç‚¹**ï¼ˆâœ… å®Œå…¨æ­£ç¡®ï¼‰ï¼š
> 1. "ISPD 2015çš„design.vå°±æ˜¯é—¨çº§ç½‘è¡¨ï¼Œåªä¸è¿‡æ˜¯flattençš„"
> 2. "åˆ†åŒºå.part.4å¦‚ä½•å½¢æˆåˆ†åŒºåçš„netlistæ˜¯æˆ‘å…³å¿ƒçš„"

## âœ… ç¡®è®¤ï¼šISPD 2015æä¾›çš„æ–‡ä»¶

```bash
data/ispd2015/mgc_fft_1/
â”œâ”€â”€ design.v        # âœ… é—¨çº§ç½‘è¡¨ï¼ˆflattenï¼‰
â”‚   module fft (...);
â”‚   ms00f80 x_out_7_reg_0_ (.ck(ispd_clk), .d(n_13984), .o(x_out_7_0));
â”‚   ms00f80 x_out_7_reg_1_ (.ck(ispd_clk), .d(n_16556), .o(x_out_7_1));
â”‚   ...32281ä¸ªæ ‡å‡†å•å…ƒå®ä¾‹
â”‚   endmodule
â”‚
â”œâ”€â”€ floorplan.def   # âœ… ç‰©ç†floorplan
â””â”€â”€ tech.lef        # âœ… å·¥è‰ºåº“
â””â”€â”€ cells.lef       # âœ… æ ‡å‡†å•å…ƒåº“
```

**å…³é”®å‘ç°**ï¼š
- âœ… `design.v`æ˜¯**é—¨çº§ç½‘è¡¨**ï¼ˆæœ‰`ms00f80`ç­‰å®ä¾‹ï¼‰
- âœ… æ˜¯**flatten**çš„ï¼ˆæ‰€æœ‰å®ä¾‹åœ¨åŒä¸€å±‚ï¼‰
- âœ… ä¸`floorplan.def`ä¸­çš„components **ä¸€ä¸€å¯¹åº”**

---

## ğŸ”„ ä¸¤ç§æ–¹æ¡ˆå¯¹æ¯”ï¼ˆé‡æ–°è¯„ä¼°ï¼‰

### æ–¹æ¡ˆAï¼šä»Verilogç½‘è¡¨åˆ†åŒºï¼ˆâœ… å¯è¡Œï¼æ¨èï¼ï¼‰

**è¾“å…¥**ï¼š
- `design.v`ï¼ˆflattené—¨çº§ç½‘è¡¨ï¼‰
- `.part.4`ï¼ˆK-SpecPartåˆ†åŒºç»“æœï¼šcomponent â†’ partitionæ˜ å°„ï¼‰

**æµç¨‹**ï¼š
```python
# æ­¥éª¤1ï¼šè§£æflattenç½‘è¡¨
def parse_flat_netlist(design_v):
    """
    è§£ædesign.vï¼Œæå–ï¼š
    1. module instancesï¼ˆä¾‹å¦‚ï¼šms00f80 x_out_7_reg_0_ (...)ï¼‰
    2. wire netsï¼ˆè¿æ¥å…³ç³»ï¼‰
    3. é¡¶å±‚IOï¼ˆinput/outputï¼‰
    """
    return {
        'instances': {'x_out_7_reg_0_': {'type': 'ms00f80', 'connections': {...}}},
        'nets': {'n_13984': ['x_out_7_reg_0_', ...]},
        'io': ['ispd_clk', 'x_in_0_0', ...]
    }

# æ­¥éª¤2ï¼šæ ¹æ®.part.4åˆ†é…instancesåˆ°partitions
def assign_instances_to_partitions(instances, part_file):
    """
    è¯»å–.part.4ï¼Œåˆ†é…å®ä¾‹ï¼š
    partition_0 = ['x_out_7_reg_0_', 'x_out_7_reg_1_', ...]  (7297ä¸ª)
    partition_1 = [...]  (7329ä¸ª)
    ...
    """
    partitions = {0: [], 1: [], 2: [], 3: []}
    with open(part_file) as f:
        for idx, line in enumerate(f):
            partition_id = int(line.strip())
            instance_name = list(instances.keys())[idx]
            partitions[partition_id].append(instance_name)
    return partitions

# æ­¥éª¤3ï¼šè¯†åˆ«internalå’Œboundary nets
def identify_nets(instances, partitions):
    """
    åˆ†ææ¯ä¸ªnetè¿æ¥äº†å“ªäº›partitionsï¼š
    - internal_net: åªè¿æ¥1ä¸ªpartitionå†…çš„å®ä¾‹
    - boundary_net: è¿æ¥2ä¸ªæˆ–æ›´å¤špartitionsçš„å®ä¾‹
    """
    internal_nets = {0: [], 1: [], 2: [], 3: []}
    boundary_nets = {}
    
    for net_name, connected_instances in nets.items():
        # æ£€æŸ¥è¿™äº›instancesåˆ†åˆ«åœ¨å“ªäº›partitions
        partitions_connected = set()
        for inst in connected_instances:
            for pid, insts in partitions.items():
                if inst in insts:
                    partitions_connected.add(pid)
        
        if len(partitions_connected) == 1:
            # Internal net
            pid = partitions_connected.pop()
            internal_nets[pid].append(net_name)
        else:
            # Boundary net
            boundary_nets[net_name] = list(partitions_connected)
    
    return internal_nets, boundary_nets

# æ­¥éª¤4ï¼šç”Ÿæˆpartitionå­ç½‘è¡¨ï¼ˆVerilogï¼‰
def generate_partition_netlist(partition_id, instances, nets):
    """
    ç”Ÿæˆpartition_0.vï¼š
    
    module partition_0 (
        // é¡¶å±‚IOï¼ˆå¦‚æœè¿æ¥åˆ°è¿™ä¸ªpartitionï¼‰
        input ispd_clk,
        // Boundary netsï¼ˆä½œä¸ºè¿™ä¸ªpartitionçš„IOï¼‰
        input n_13984,
        output x_out_7_0,
        ...
    );
        // åªåŒ…å«è¿™ä¸ªpartitionçš„instances
        ms00f80 x_out_7_reg_0_ (.ck(ispd_clk), .d(n_13984), .o(x_out_7_0));
        ...
    endmodule
    """
    pass

# æ­¥éª¤5ï¼šç”Ÿæˆé¡¶å±‚ç½‘è¡¨ï¼ˆVerilogï¼‰
def generate_top_netlist(boundary_nets, physical_regions):
    """
    ç”Ÿæˆtop.vï¼š
    
    module top (
        input ispd_clk,
        input x_in_0_0,
        ...
        output x_out_7_0,
        ...
    );
        // å®ä¾‹åŒ–å„ä¸ªpartitionï¼ˆä½œä¸ºé»‘ç›’ï¼‰
        partition_0 u_partition_0 (
            .ispd_clk(ispd_clk),
            .n_13984(n_13984),
            .x_out_7_0(x_out_7_0),
            ...
        );
        
        partition_1 u_partition_1 (...);
        partition_2 u_partition_2 (...);
        partition_3 u_partition_3 (...);
        
        // åªæœ‰boundary netsçš„è¿çº¿ï¼ˆwire declarationsï¼‰
        wire n_13984;
        wire x_out_7_0;
        ...
    endmodule
    """
    pass
```

**ä¼˜ç‚¹**ï¼š
- âœ… **ç›´æ¥ä»Verilogæ“ä½œ**ï¼ˆOpenROADåŸç”Ÿæ”¯æŒï¼‰
- âœ… **é€»è¾‘æ¸…æ™°**ï¼ˆä»flatten â†’ hierarchicalï¼‰
- âœ… **å¯ä»¥åšFormaléªŒè¯**ï¼ˆflatten vs hierarchicalç­‰ä»·æ€§ï¼‰

**ç¼ºç‚¹**ï¼š
- âš ï¸ éœ€è¦**Verilogè§£æå’Œç”Ÿæˆ**ï¼ˆä½†æˆ‘ä»¬å·²æœ‰`hierarchical_transformation.py`ï¼‰
- âš ï¸ éœ€è¦**FormaléªŒè¯**ï¼ˆä½†æˆ‘ä»¬å·²æœ‰`formal_verification.py`ï¼‰

### æ–¹æ¡ˆBï¼šä»DEFåˆ†åŒºï¼ˆå¤‡é€‰ï¼‰

**è¾“å…¥**ï¼š
- `floorplan.def`ï¼ˆå«32281 componentså’Œnetsï¼‰
- `.part.4`ï¼ˆcomponent â†’ partitionæ˜ å°„ï¼‰

**æµç¨‹**ï¼šç±»ä¼¼æ–¹æ¡ˆAï¼Œä½†æ“ä½œDEFè€ŒéVerilog

**ä¼˜ç‚¹**ï¼š
- âœ… DEFä¸OpenROADæ›´æ¥è¿‘

**ç¼ºç‚¹**ï¼š
- âŒ DEFæ˜¯**ç‰©ç†æè¿°**ï¼Œä¸æ˜¯é€»è¾‘æè¿°
- âŒ éš¾ä»¥åšFormaléªŒè¯
- âŒ **OpenROADä¸ä¸€å®šèƒ½è¯»å–åªæœ‰éƒ¨åˆ†componentsçš„DEF**

---

## ğŸ¯ æ¨èæ–¹æ¡ˆï¼šä»Verilogç½‘è¡¨åˆ†åŒºï¼ˆæ–¹æ¡ˆAï¼‰

### æ ¸å¿ƒæµç¨‹ï¼ˆ7æ­¥ï¼‰

```
è¾“å…¥ï¼š
  - design.v (flatten netlist)
  - mgc_fft_1.hgr.part.4 (K-SpecPartç»“æœ)

æ­¥éª¤1: è§£æflatten netlist
  â†’ instances: {inst_name: {type, connections}}
  â†’ nets: {net_name: [inst_names]}
  â†’ ä½¿ç”¨: hierarchical_transformation.py (å·²å®ç°)

æ­¥éª¤2: åˆ†é…instancesåˆ°partitions
  â†’ partitions[0] = [7297ä¸ªinstances]
  â†’ partitions[1] = [7329ä¸ªinstances]
  â†’ ...

æ­¥éª¤3: è¯†åˆ«internalå’Œboundary nets
  â†’ internal_nets[0] = [åªè¿æ¥partition_0çš„nets]
  â†’ boundary_nets = {net: [connected_partitions]}

æ­¥éª¤4: ç”Ÿæˆpartitionå­ç½‘è¡¨ï¼ˆVerilogï¼‰
  â†’ partition_0.v, partition_1.v, partition_2.v, partition_3.v
  â†’ æ¯ä¸ªåŒ…å«ï¼šè¯¥partitionçš„instances + boundary netsä½œä¸ºIO

æ­¥éª¤5: ç”Ÿæˆé¡¶å±‚ç½‘è¡¨ï¼ˆVerilogï¼‰
  â†’ top.v
  â†’ å®ä¾‹åŒ–4ä¸ªpartitionæ¨¡å—
  â†’ åªæœ‰boundary netså’Œé¡¶å±‚IO

æ­¥éª¤6: FormaléªŒè¯
  â†’ ä½¿ç”¨YosyséªŒè¯ï¼šdesign.v â‰ˆ top.v + partition_*.v
  â†’ ä½¿ç”¨: formal_verification.py (å·²å®ç°)

æ­¥éª¤7: å„partition OpenROADæ‰§è¡Œ
  â†’ å¯¹æ¯ä¸ªpartition_i.væ‰§è¡ŒOpenROAD
  â†’ read_verilog partition_i.v
  â†’ initialize_floorplan -die_area (ç‰©ç†åŒºåŸŸ)
  â†’ global_placement + detailed_placement
  â†’ è¾“å‡º: partition_i_layout.def
```

---

## âœ… å…³é”®å†³ç­–æ€»ç»“

| é—®é¢˜ | å†³ç­– | ç†ç”± |
|------|------|------|
| **æœ‰Verilogå—ï¼Ÿ** | âœ… æœ‰ï¼`design.v` | æ‚¨çš„çº æ­£å®Œå…¨æ­£ç¡®ï¼ |
| **æ˜¯å¦é—¨çº§ï¼Ÿ** | âœ… æ˜¯ï¼flattené—¨çº§ç½‘è¡¨ | å«`ms00f80`ç­‰æ ‡å‡†å•å…ƒ |
| **æ¨èæ–¹æ¡ˆ** | âœ… ä»Verilogåˆ†åŒºï¼ˆæ–¹æ¡ˆAï¼‰ | é€»è¾‘æ¸…æ™°ï¼Œå¯FormaléªŒè¯ |
| **FormaléªŒè¯** | âœ… **éœ€è¦ï¼** | flatten â†’ hierarchicaléœ€éªŒè¯ |
| **DEFçš„ä½œç”¨** | âœ… æä¾›componentåç§° | ä¸Verilogå®ä¾‹å¯¹åº” |
| **å®ç°å¤æ‚åº¦** | ä¸­ç­‰ | åˆ©ç”¨å·²æœ‰çš„æ¨¡å— |

---

## ğŸ“‹ ä¿®è®¢åçš„å®ç°è®¡åˆ’

### Phase 1ï¼šåŸºäºVerilogçš„åˆ†åŒºæµç¨‹ï¼ˆ3å¤©ï¼‰

**ä»»åŠ¡1ï¼šVerilogåˆ†åŒºå™¨**ï¼ˆ1å¤©ï¼‰â­ æ ¸å¿ƒ
- åŠŸèƒ½ï¼š`src/utils/verilog_partitioner.py`
- è¾“å…¥ï¼š`design.v` + `.part.4`
- è¾“å‡ºï¼š`partition_0.v` ~ `partition_3.v` + `top.v`
- ä¾èµ–ï¼šå¤ç”¨`hierarchical_transformation.py`çš„è§£æé€»è¾‘

**ä»»åŠ¡2ï¼šFormaléªŒè¯**ï¼ˆ0.5å¤©ï¼‰
- éªŒè¯ï¼š`design.v` â‰ˆ `top.v` + `partition_*.v`
- ä¾èµ–ï¼šå·²æœ‰`formal_verification.py`

**ä»»åŠ¡3ï¼šå„partition OpenROADæ‰§è¡Œ**ï¼ˆ1å¤©ï¼‰
- å¯¹æ¯ä¸ª`partition_i.v`æ‰§è¡ŒOpenROAD
- ç”Ÿæˆ`partition_i_layout.def`
- å¹¶è¡Œæ‰§è¡Œï¼ˆ4ä¸ªpartitionåŒæ—¶ï¼‰

**ä»»åŠ¡4ï¼šMacro LEFç”Ÿæˆ + é¡¶å±‚ç»„è£…**ï¼ˆ0.5å¤©ï¼‰
- ä¾èµ–ï¼šå·²æœ‰`macro_lef_generator.py`

### Phase 2ï¼šmgc_fft_1å®Œæ•´å®éªŒï¼ˆ1å¤©ï¼‰

### Phase 3ï¼šçŸ¥è¯†åº“é›†æˆï¼ˆ0.5å¤©ï¼‰

**æ€»æ—¶é—´ï¼š5å¤©**

---

## ğŸ”¥ ç«‹å³è¡ŒåŠ¨

**ç¬¬ä¸€æ­¥**ï¼šå®ç° `src/utils/verilog_partitioner.py`

```python
"""
Verilog Partitioner - ä»flattenç½‘è¡¨ç”Ÿæˆåˆ†åŒºå­ç½‘è¡¨

è¾“å…¥ï¼š
  - design.v (flatten netlist)
  - .part.4 (K-SpecPartç»“æœ)

è¾“å‡ºï¼š
  - partition_0.v ~ partition_3.v (å­ç½‘è¡¨)
  - top.v (é¡¶å±‚ç½‘è¡¨ï¼Œå®ä¾‹åŒ–å„partition)
  - boundary_analysis.json (boundary netsç»Ÿè®¡)
"""

class VerilogPartitioner:
    def __init__(self, design_verilog: Path, partition_file: Path):
        self.design_verilog = design_verilog
        self.partition_file = partition_file
        
        # å¤ç”¨hierarchical_transformationçš„è§£æé€»è¾‘
        from src.utils.hierarchical_transformation import HierarchicalTransformation
        self.parser = HierarchicalTransformation(...)
    
    def partition(self, num_partitions: int) -> Dict:
        """
        ä¸»æµç¨‹ï¼š
        1. è§£æflatten netlist
        2. è¯»å–åˆ†åŒºæ–¹æ¡ˆ
        3. è¯†åˆ«boundary nets
        4. ç”Ÿæˆpartitionå­ç½‘è¡¨
        5. ç”Ÿæˆtopç½‘è¡¨
        """
        # Step 1: Parse
        instances, nets, io = self._parse_netlist()
        
        # Step 2: Assign
        partitions = self._assign_instances(instances)
        
        # Step 3: Identify boundary
        internal_nets, boundary_nets = self._identify_boundary_nets(nets, partitions)
        
        # Step 4: Generate partition netlists
        partition_files = self._generate_partition_netlists(partitions, internal_nets, boundary_nets)
        
        # Step 5: Generate top netlist
        top_file = self._generate_top_netlist(boundary_nets, io)
        
        return {
            'partition_files': partition_files,
            'top_file': top_file,
            'boundary_analysis': {
                'boundary_nets_count': len(boundary_nets),
                'internal_nets_count': {p: len(nets) for p, nets in internal_nets.items()}
            }
        }
```

**æ—¶é—´**ï¼š1å¤©  
**ä¼˜å…ˆçº§**ï¼šP0 ğŸ”¥

---

## ğŸ“Š å…³é”®æŒ‡æ ‡å¯¹æ¯”

| æŒ‡æ ‡ | æ–¹æ¡ˆAï¼ˆVerilogï¼‰ | æ–¹æ¡ˆBï¼ˆDEFï¼‰ |
|------|------------------|--------------|
| **å®ç°å¤æ‚åº¦** | ä¸­ç­‰ï¼ˆå·²æœ‰è§£æå™¨ï¼‰ | é«˜ï¼ˆéœ€æ–°å†™DEFæ“ä½œï¼‰ |
| **OpenROADå…¼å®¹æ€§** | âœ… åŸç”Ÿæ”¯æŒ | âš ï¸ ä¸ç¡®å®š |
| **FormaléªŒè¯** | âœ… å¯ä»¥ | âŒ å›°éš¾ |
| **é€»è¾‘æ¸…æ™°åº¦** | âœ… é«˜ | âš ï¸ ç‰©ç†+é€»è¾‘æ··æ‚ |
| **æ¨èåº¦** | â­â­â­â­â­ | â­â­ |

---

## ğŸ¯ æ€»ç»“

**æ‚¨çš„æ ¸å¿ƒé—®é¢˜**ï¼š
> ".part.4å¦‚ä½•å½¢æˆåˆ†åŒºåçš„netlist"

**ç­”æ¡ˆ**ï¼š
1. âœ… **è§£æ`design.v`**ï¼ˆflattené—¨çº§ç½‘è¡¨ï¼‰
2. âœ… **æ ¹æ®`.part.4`**ï¼ˆcomponent â†’ partitionæ˜ å°„ï¼‰
3. âœ… **è¯†åˆ«boundary nets**ï¼ˆè¿æ¥å¤šä¸ªpartitionçš„netsï¼‰
4. âœ… **ç”Ÿæˆpartitionå­ç½‘è¡¨**ï¼ˆ`partition_0.v` ~ `partition_3.v`ï¼‰
   - åŒ…å«ï¼šè¯¥partitionçš„instances
   - IOï¼šboundary nets + é¡¶å±‚IO
5. âœ… **ç”Ÿæˆtopç½‘è¡¨**ï¼ˆ`top.v`ï¼‰
   - å®ä¾‹åŒ–4ä¸ªpartitionæ¨¡å—
   - åªæœ‰boundary netsè¿çº¿
6. âœ… **FormaléªŒè¯**ï¼ˆYosysï¼‰
   - éªŒè¯ï¼š`design.v` â‰ˆ `top.v` + `partition_*.v`

**å…³é”®æŠ€æœ¯**ï¼š
- **Verilogè§£æ**ï¼šå¤ç”¨`hierarchical_transformation.py`
- **Boundaryåˆ†æ**ï¼šæ–°å®ç°ï¼ˆæ ¸å¿ƒç®—æ³•ï¼‰
- **Verilogç”Ÿæˆ**ï¼šæ ‡å‡†Verilogè¯­æ³•
- **FormaléªŒè¯**ï¼šå¤ç”¨`formal_verification.py`

**å®ç°æ—¶é—´**ï¼š5å¤©

**æ˜¯å¦å¼€å§‹ï¼Ÿ** ğŸš€

