#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 13:43:19 2020
# Process ID: 31138
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_3_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_3_expand_3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31163 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.641 ; gain = 92.000 ; free physical = 2053 ; free virtual = 4196
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_3_expand_3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 16 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:222]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire2' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:114]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:206]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:241]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire2_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire2' (6#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_expand3' (7#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire3_expand3' (8#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire3' (9#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_3_expand_3' (10#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1507.391 ; gain = 164.750 ; free physical = 2003 ; free virtual = 4145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.391 ; gain = 164.750 ; free physical = 2008 ; free virtual = 4151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.391 ; gain = 164.750 ; free physical = 2008 ; free virtual = 4151
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.664 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2034.664 ; gain = 0.000 ; free physical = 1066 ; free virtual = 3326
Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2034.664 ; gain = 1.000 ; free physical = 1066 ; free virtual = 3326
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2034.664 ; gain = 692.023 ; free physical = 1231 ; free virtual = 3449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2034.664 ; gain = 692.023 ; free physical = 1231 ; free virtual = 3449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2034.664 ; gain = 692.023 ; free physical = 1226 ; free virtual = 3452
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_37" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_38" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_39" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_40" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_41" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_42" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_43" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_44" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_45" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_46" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_47" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_48" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_49" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_50" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_51" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_52" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_53" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_54" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_55" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_56" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_57" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_58" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_59" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_60" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_61" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2034.664 ; gain = 692.023 ; free physical = 3489 ; free virtual = 5877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|     20966|
|2     |fire2_3_expand_3__GB1 |           1|     17005|
|3     |fire2_3_expand_3__GB2 |           1|      5635|
|4     |fire2_3_expand_3__GB3 |           1|     14282|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 192   
	               16 Bit    Registers := 197   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 193   
	  17 Input     16 Bit        Muxes := 128   
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_3_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 197   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 65    
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom2_fire3_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module rom2_fire2_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][0]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][2]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][4]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][6]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[0][7]' (FD) to 'i_3/biasing_wire_reg[1][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][2]' (FD) to 'i_3/biasing_wire_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][6]' (FD) to 'i_3/biasing_wire_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[1][8]' (FD) to 'i_3/biasing_wire_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[1][31] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][0]' (FD) to 'i_3/biasing_wire_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][1]' (FD) to 'i_3/biasing_wire_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][2]' (FD) to 'i_3/biasing_wire_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][3]' (FD) to 'i_3/biasing_wire_reg[7][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][4] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][5]' (FD) to 'i_3/biasing_wire_reg[3][10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[3][9] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][10]' (FD) to 'i_3/biasing_wire_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][11]' (FD) to 'i_3/biasing_wire_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][12]' (FD) to 'i_3/biasing_wire_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][13]' (FD) to 'i_3/biasing_wire_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][14]' (FD) to 'i_3/biasing_wire_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][15]' (FD) to 'i_3/biasing_wire_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][16]' (FD) to 'i_3/biasing_wire_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][17]' (FD) to 'i_3/biasing_wire_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][18]' (FD) to 'i_3/biasing_wire_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][19]' (FD) to 'i_3/biasing_wire_reg[3][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][20]' (FD) to 'i_3/biasing_wire_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][21]' (FD) to 'i_3/biasing_wire_reg[3][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][22]' (FD) to 'i_3/biasing_wire_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][23]' (FD) to 'i_3/biasing_wire_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][24]' (FD) to 'i_3/biasing_wire_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][25]' (FD) to 'i_3/biasing_wire_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][26]' (FD) to 'i_3/biasing_wire_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][27]' (FD) to 'i_3/biasing_wire_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][28]' (FD) to 'i_3/biasing_wire_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][29]' (FD) to 'i_3/biasing_wire_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][30]' (FD) to 'i_3/biasing_wire_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[3][31]' (FD) to 'i_3/biasing_wire_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][0]' (FD) to 'i_3/biasing_wire_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][1]' (FD) to 'i_3/biasing_wire_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][2]' (FD) to 'i_3/biasing_wire_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][3]' (FD) to 'i_3/biasing_wire_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][4]' (FD) to 'i_3/biasing_wire_reg[10][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[7][6] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][7]' (FD) to 'i_3/biasing_wire_reg[7][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[7][8] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[7][9]' (FD) to 'i_3/biasing_wire_reg[10][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][6] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[8][7]' (FD) to 'i_3/biasing_wire_reg[10][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[10][0] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][1]' (FD) to 'i_3/biasing_wire_reg[10][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[10][2] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][3]' (FD) to 'i_3/biasing_wire_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][4]' (FD) to 'i_3/biasing_wire_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][5]' (FD) to 'i_3/biasing_wire_reg[11][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\biasing_wire_reg[10][6] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][7]' (FD) to 'i_3/biasing_wire_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][8]' (FD) to 'i_3/biasing_wire_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][9]' (FD) to 'i_3/biasing_wire_reg[10][10]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][10]' (FD) to 'i_3/biasing_wire_reg[10][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][11]' (FD) to 'i_3/biasing_wire_reg[10][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][12]' (FD) to 'i_3/biasing_wire_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][13]' (FD) to 'i_3/biasing_wire_reg[10][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][14]' (FD) to 'i_3/biasing_wire_reg[10][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][15]' (FD) to 'i_3/biasing_wire_reg[10][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][16]' (FD) to 'i_3/biasing_wire_reg[10][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][17]' (FD) to 'i_3/biasing_wire_reg[10][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][18]' (FD) to 'i_3/biasing_wire_reg[10][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][19]' (FD) to 'i_3/biasing_wire_reg[10][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][20]' (FD) to 'i_3/biasing_wire_reg[10][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][21]' (FD) to 'i_3/biasing_wire_reg[10][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][22]' (FD) to 'i_3/biasing_wire_reg[10][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][23]' (FD) to 'i_3/biasing_wire_reg[10][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][24]' (FD) to 'i_3/biasing_wire_reg[10][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][25]' (FD) to 'i_3/biasing_wire_reg[10][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][26]' (FD) to 'i_3/biasing_wire_reg[10][27]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][27]' (FD) to 'i_3/biasing_wire_reg[10][28]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][28]' (FD) to 'i_3/biasing_wire_reg[10][29]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][29]' (FD) to 'i_3/biasing_wire_reg[10][30]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][30]' (FD) to 'i_3/biasing_wire_reg[10][31]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[10][31]' (FD) to 'i_3/biasing_wire_reg[11][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[11][0] )
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[11][1]' (FD) to 'i_3/biasing_wire_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[11][2]' (FD) to 'i_3/biasing_wire_reg[11][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_3/\biasing_wire_reg[11][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[11][4]' (FD) to 'i_3/biasing_wire_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[11][7]' (FD) to 'i_3/biasing_wire_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][0]' (FD) to 'i_3/biasing_wire_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][2]' (FD) to 'i_3/biasing_wire_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][4]' (FD) to 'i_3/biasing_wire_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][5]' (FD) to 'i_3/biasing_wire_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][6]' (FD) to 'i_3/biasing_wire_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][8]' (FD) to 'i_3/biasing_wire_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][9]' (FD) to 'i_3/biasing_wire_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][10]' (FD) to 'i_3/biasing_wire_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][11]' (FD) to 'i_3/biasing_wire_reg[12][12]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][12]' (FD) to 'i_3/biasing_wire_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][13]' (FD) to 'i_3/biasing_wire_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][14]' (FD) to 'i_3/biasing_wire_reg[12][15]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][15]' (FD) to 'i_3/biasing_wire_reg[12][16]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][16]' (FD) to 'i_3/biasing_wire_reg[12][17]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][17]' (FD) to 'i_3/biasing_wire_reg[12][18]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][18]' (FD) to 'i_3/biasing_wire_reg[12][19]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][19]' (FD) to 'i_3/biasing_wire_reg[12][20]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][20]' (FD) to 'i_3/biasing_wire_reg[12][21]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][21]' (FD) to 'i_3/biasing_wire_reg[12][22]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][22]' (FD) to 'i_3/biasing_wire_reg[12][23]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][23]' (FD) to 'i_3/biasing_wire_reg[12][24]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][24]' (FD) to 'i_3/biasing_wire_reg[12][25]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][25]' (FD) to 'i_3/biasing_wire_reg[12][26]'
INFO: [Synth 8-3886] merging instance 'i_3/biasing_wire_reg[12][26]' (FD) to 'i_3/biasing_wire_reg[12][27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:45 . Memory (MB): peak = 2100.844 ; gain = 758.203 ; free physical = 3396 ; free virtual = 5798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|      9535|
|2     |fire2_3_expand_3__GB1 |           1|      7666|
|3     |fire2_3_expand_3__GB2 |           1|      2060|
|4     |fire2_3_expand_3__GB3 |           1|      2475|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:42 ; elapsed = 00:03:55 . Memory (MB): peak = 2100.844 ; gain = 758.203 ; free physical = 3258 ; free virtual = 5671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:22 ; elapsed = 00:04:37 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3220 ; free virtual = 5634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |fire2_3_expand_3_GT0 |           1|     21736|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:32 ; elapsed = 00:04:47 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3230 ; free virtual = 5643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net p_0_in__0[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:04:50 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3227 ; free virtual = 5655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:35 ; elapsed = 00:04:50 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3229 ; free virtual = 5657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:04:53 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3234 ; free virtual = 5655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:57 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3244 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:42 ; elapsed = 00:04:57 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3229 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:42 ; elapsed = 00:04:57 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3231 ; free virtual = 5652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   520|
|2     |DSP48E1_1 |    64|
|3     |LUT1      |   632|
|4     |LUT2      |  1158|
|5     |LUT3      |   350|
|6     |LUT4      |   128|
|7     |LUT5      |  1249|
|8     |LUT6      |  4046|
|9     |MUXF7     |  1444|
|10    |FDRE      |  2396|
|11    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  | 11988|
|2     |  \genblk1[0].mac_i   |mac               |    74|
|3     |  \genblk1[10].mac_i  |mac_0             |   123|
|4     |  \genblk1[11].mac_i  |mac_1             |   120|
|5     |  \genblk1[12].mac_i  |mac_2             |   116|
|6     |  \genblk1[13].mac_i  |mac_3             |   122|
|7     |  \genblk1[14].mac_i  |mac_4             |    97|
|8     |  \genblk1[15].mac_i  |mac_5             |   120|
|9     |  \genblk1[16].mac_i  |mac_6             |   122|
|10    |  \genblk1[17].mac_i  |mac_7             |   124|
|11    |  \genblk1[18].mac_i  |mac_8             |   122|
|12    |  \genblk1[19].mac_i  |mac_9             |    69|
|13    |  \genblk1[1].mac_i   |mac_10            |   115|
|14    |  \genblk1[20].mac_i  |mac_11            |   123|
|15    |  \genblk1[21].mac_i  |mac_12            |   120|
|16    |  \genblk1[22].mac_i  |mac_13            |   119|
|17    |  \genblk1[23].mac_i  |mac_14            |    97|
|18    |  \genblk1[24].mac_i  |mac_15            |   116|
|19    |  \genblk1[25].mac_i  |mac_16            |   122|
|20    |  \genblk1[26].mac_i  |mac_17            |    90|
|21    |  \genblk1[27].mac_i  |mac_18            |   120|
|22    |  \genblk1[28].mac_i  |mac_19            |   127|
|23    |  \genblk1[29].mac_i  |mac_20            |   123|
|24    |  \genblk1[2].mac_i   |mac_21            |   116|
|25    |  \genblk1[30].mac_i  |mac_22            |    71|
|26    |  \genblk1[31].mac_i  |mac_23            |    46|
|27    |  \genblk1[32].mac_i  |mac_24            |    96|
|28    |  \genblk1[33].mac_i  |mac_25            |   120|
|29    |  \genblk1[34].mac_i  |mac_26            |   136|
|30    |  \genblk1[35].mac_i  |mac_27            |    45|
|31    |  \genblk1[36].mac_i  |mac_28            |    45|
|32    |  \genblk1[37].mac_i  |mac_29            |   119|
|33    |  \genblk1[38].mac_i  |mac_30            |   105|
|34    |  \genblk1[39].mac_i  |mac_31            |    72|
|35    |  \genblk1[3].mac_i   |mac_32            |   125|
|36    |  \genblk1[40].mac_i  |mac_33            |   117|
|37    |  \genblk1[41].mac_i  |mac_34            |   117|
|38    |  \genblk1[42].mac_i  |mac_35            |   125|
|39    |  \genblk1[43].mac_i  |mac_36            |   114|
|40    |  \genblk1[44].mac_i  |mac_37            |   103|
|41    |  \genblk1[45].mac_i  |mac_38            |   122|
|42    |  \genblk1[46].mac_i  |mac_39            |   121|
|43    |  \genblk1[47].mac_i  |mac_40            |    69|
|44    |  \genblk1[48].mac_i  |mac_41            |    71|
|45    |  \genblk1[49].mac_i  |mac_42            |   116|
|46    |  \genblk1[4].mac_i   |mac_43            |   124|
|47    |  \genblk1[50].mac_i  |mac_44            |   129|
|48    |  \genblk1[51].mac_i  |mac_45            |   119|
|49    |  \genblk1[52].mac_i  |mac_46            |   116|
|50    |  \genblk1[53].mac_i  |mac_47            |    72|
|51    |  \genblk1[54].mac_i  |mac_48            |    99|
|52    |  \genblk1[55].mac_i  |mac_49            |    73|
|53    |  \genblk1[56].mac_i  |mac_50            |    47|
|54    |  \genblk1[57].mac_i  |mac_51            |   116|
|55    |  \genblk1[58].mac_i  |mac_52            |    96|
|56    |  \genblk1[59].mac_i  |mac_53            |   125|
|57    |  \genblk1[5].mac_i   |mac_54            |   115|
|58    |  \genblk1[60].mac_i  |mac_55            |   125|
|59    |  \genblk1[61].mac_i  |mac_56            |   120|
|60    |  \genblk1[62].mac_i  |mac_57            |   126|
|61    |  \genblk1[63].mac_i  |mac_58            |    72|
|62    |  \genblk1[6].mac_i   |mac_59            |   125|
|63    |  \genblk1[7].mac_i   |mac_60            |    94|
|64    |  \genblk1[8].mac_i   |mac_61            |   119|
|65    |  \genblk1[9].mac_i   |mac_62            |    69|
|66    |  u_2                 |wrapper_rom_fire2 |  1522|
|67    |    u1                |rom_fire2_expand3 |  1522|
|68    |  u_3                 |wrapper_rom_fire3 |  1046|
|69    |    u1                |rom_fire3_expand3 |  1046|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:42 ; elapsed = 00:04:57 . Memory (MB): peak = 2156.641 ; gain = 814.000 ; free physical = 3231 ; free virtual = 5652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:18 ; elapsed = 00:04:30 . Memory (MB): peak = 2156.641 ; gain = 286.727 ; free physical = 3294 ; free virtual = 5715
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:58 . Memory (MB): peak = 2156.648 ; gain = 814.000 ; free physical = 3294 ; free virtual = 5715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.648 ; gain = 0.000 ; free physical = 3218 ; free virtual = 5640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:50 ; elapsed = 00:05:04 . Memory (MB): peak = 2156.648 ; gain = 834.453 ; free physical = 3285 ; free virtual = 5707
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2642.621 ; gain = 485.973 ; free physical = 2796 ; free virtual = 5249
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.184 ; gain = 0.000 ; free physical = 2787 ; free virtual = 5241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7d3ef56f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2697.184 ; gain = 0.000 ; free physical = 2787 ; free virtual = 5241
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.184 ; gain = 0.000 ; free physical = 2801 ; free virtual = 5254

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f940a13f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2705.184 ; gain = 8.000 ; free physical = 2784 ; free virtual = 5231

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b164a78

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.254 ; gain = 18.070 ; free physical = 2759 ; free virtual = 5211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b164a78

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.254 ; gain = 18.070 ; free physical = 2752 ; free virtual = 5211
Phase 1 Placer Initialization | Checksum: 16b164a78

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.254 ; gain = 18.070 ; free physical = 2752 ; free virtual = 5211

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1115e5207

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.254 ; gain = 18.070 ; free physical = 2733 ; free virtual = 5196
Phase 2 Global Placement | Checksum: 1d47147d6

Time (s): cpu = 00:07:43 ; elapsed = 00:02:53 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2633 ; free virtual = 5091

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d47147d6

Time (s): cpu = 00:07:44 ; elapsed = 00:02:53 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2624 ; free virtual = 5091

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1419070f5

Time (s): cpu = 00:07:49 ; elapsed = 00:02:56 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2614 ; free virtual = 5089

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c2eefd28

Time (s): cpu = 00:07:50 ; elapsed = 00:02:57 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2619 ; free virtual = 5087

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a662b96f

Time (s): cpu = 00:07:50 ; elapsed = 00:02:57 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2619 ; free virtual = 5087

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 180cd13e4

Time (s): cpu = 00:08:01 ; elapsed = 00:03:06 . Memory (MB): peak = 2723.035 ; gain = 25.852 ; free physical = 2600 ; free virtual = 5067

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ec9a8a1c

Time (s): cpu = 00:08:07 ; elapsed = 00:03:11 . Memory (MB): peak = 2743.145 ; gain = 45.961 ; free physical = 2586 ; free virtual = 5053

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 236fc380b

Time (s): cpu = 00:08:07 ; elapsed = 00:03:12 . Memory (MB): peak = 2743.145 ; gain = 45.961 ; free physical = 2578 ; free virtual = 5053

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f84e84e3

Time (s): cpu = 00:08:08 ; elapsed = 00:03:12 . Memory (MB): peak = 2743.145 ; gain = 45.961 ; free physical = 2573 ; free virtual = 5048

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1eaa4537e

Time (s): cpu = 00:08:16 ; elapsed = 00:03:18 . Memory (MB): peak = 2743.145 ; gain = 45.961 ; free physical = 2555 ; free virtual = 5031
Phase 3 Detail Placement | Checksum: 1eaa4537e

Time (s): cpu = 00:08:16 ; elapsed = 00:03:18 . Memory (MB): peak = 2743.145 ; gain = 45.961 ; free physical = 2560 ; free virtual = 5028

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fd691e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fd691e6

Time (s): cpu = 00:08:23 ; elapsed = 00:03:22 . Memory (MB): peak = 2783.148 ; gain = 85.965 ; free physical = 2560 ; free virtual = 5035
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.142. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fa1e26af

Time (s): cpu = 00:15:56 ; elapsed = 00:11:08 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3666 ; free virtual = 6178
Phase 4.1 Post Commit Optimization | Checksum: 1fa1e26af

Time (s): cpu = 00:15:56 ; elapsed = 00:11:08 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3665 ; free virtual = 6178

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa1e26af

Time (s): cpu = 00:15:56 ; elapsed = 00:11:08 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3681 ; free virtual = 6194

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fa1e26af

Time (s): cpu = 00:15:56 ; elapsed = 00:11:08 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3681 ; free virtual = 6194

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.148 ; gain = 0.000 ; free physical = 3681 ; free virtual = 6194
Phase 4.4 Final Placement Cleanup | Checksum: 1e2521295

Time (s): cpu = 00:15:57 ; elapsed = 00:11:08 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3680 ; free virtual = 6194
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e2521295

Time (s): cpu = 00:15:57 ; elapsed = 00:11:09 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3680 ; free virtual = 6194
Ending Placer Task | Checksum: 176625565

Time (s): cpu = 00:15:57 ; elapsed = 00:11:09 . Memory (MB): peak = 2784.148 ; gain = 86.965 ; free physical = 3759 ; free virtual = 6273
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:00 ; elapsed = 00:11:11 . Memory (MB): peak = 2784.148 ; gain = 141.527 ; free physical = 3759 ; free virtual = 6272
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cf254357 ConstDB: 0 ShapeSum: a73d120e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire2_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 85fffe52

Time (s): cpu = 00:02:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3262.816 ; gain = 478.664 ; free physical = 3185 ; free virtual = 5703
Post Restoration Checksum: NetGraph: 77ddee99 NumContArr: e220fb9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 85fffe52

Time (s): cpu = 00:02:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3262.816 ; gain = 478.664 ; free physical = 3182 ; free virtual = 5706

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 85fffe52

Time (s): cpu = 00:02:25 ; elapsed = 00:01:30 . Memory (MB): peak = 3275.562 ; gain = 491.410 ; free physical = 3148 ; free virtual = 5672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 85fffe52

Time (s): cpu = 00:02:25 ; elapsed = 00:01:30 . Memory (MB): peak = 3275.562 ; gain = 491.410 ; free physical = 3148 ; free virtual = 5672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 258b44ab2

Time (s): cpu = 00:02:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3322.141 ; gain = 537.988 ; free physical = 3159 ; free virtual = 5667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.252  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1cc093872

Time (s): cpu = 00:02:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3322.141 ; gain = 537.988 ; free physical = 3127 ; free virtual = 5650

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1762a56ad

Time (s): cpu = 00:02:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3125 ; free virtual = 5634

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5607
 Number of Nodes with overlaps = 2279
 Number of Nodes with overlaps = 972
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
Phase 4 Rip-up And Reroute | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
Phase 5.1 TNS Cleanup | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
Phase 5 Delay and Skew Optimization | Checksum: bc589e02

Time (s): cpu = 00:05:00 ; elapsed = 00:02:46 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bf618286

Time (s): cpu = 00:05:01 ; elapsed = 00:02:47 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bf618286

Time (s): cpu = 00:05:01 ; elapsed = 00:02:47 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
Phase 6 Post Hold Fix | Checksum: bf618286

Time (s): cpu = 00:05:01 ; elapsed = 00:02:47 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.448385 %
  Global Horizontal Routing Utilization  = 0.559718 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1279b6d5e

Time (s): cpu = 00:05:02 ; elapsed = 00:02:48 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3041 ; free virtual = 5565

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1279b6d5e

Time (s): cpu = 00:05:03 ; elapsed = 00:02:48 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3041 ; free virtual = 5564

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16b5aa783

Time (s): cpu = 00:05:04 ; elapsed = 00:02:49 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3038 ; free virtual = 5562

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.101  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 19aff4b79

Time (s): cpu = 00:05:10 ; elapsed = 00:02:52 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3046 ; free virtual = 5570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:10 ; elapsed = 00:02:52 . Memory (MB): peak = 3336.750 ; gain = 552.598 ; free physical = 3339 ; free virtual = 5863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:15 ; elapsed = 00:02:55 . Memory (MB): peak = 3336.750 ; gain = 552.602 ; free physical = 3339 ; free virtual = 5863
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 14:03:05 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[6]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[9].mac_i/mul_out_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.525ns (20.484%)  route 2.038ns (79.516%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2460, unset)         0.508     0.508    clk
    SLICE_X53Y124        FDRE                                         r  weight_rom_address_reg[6]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[6]_rep__7/Q
                         net (fo=131, routed)         0.807     1.531    u_3/u1/mul_out_reg_145
    SLICE_X63Y139        MUXF7 (Prop_muxf7_S_O)       0.146     1.677 r  u_3/u1/p_0_out_inferred__8/mul_out_reg_i_43/O
                         net (fo=1, routed)           0.407     2.084    u_3/u1/rom1_wire[9]_7[3]
    SLICE_X66Y140        LUT6 (Prop_lut6_I4_O)        0.120     2.204 r  u_3/u1/mul_out_reg_i_27__5/O
                         net (fo=1, routed)           0.360     2.564    u_2/u1/kernels_3[9][3]
    SLICE_X66Y145        LUT3 (Prop_lut3_I1_O)        0.043     2.607 r  u_2/u1/mul_out_reg_i_11__28/O
                         net (fo=1, routed)           0.464     3.071    genblk1[9].mac_i/B[3]
    DSP48_X4Y61          DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=2460, unset)         0.483     3.483    genblk1[9].mac_i/clk
    DSP48_X4Y61          DSP48E1                                      r  genblk1[9].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    DSP48_X4Y61          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.275     3.172    genblk1[9].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.101    




exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 14:03:26 2020...
