# Formal Verification
## 1. [Chapter 1](Formal_Verification/chapter_00001.md)
  - Digital Logic and Boolean Algebra
  - Finite State Machines (FSMs)
## 2. [Chapter 2](Formal_Verification/chapter_00002.md)
  - Mathematical Logic
  - Temporal Logic
## 3. [Chapter 3](Formal_Verification/chapter_00003.md)
  - SystemVerilog Assertions (SVA)
  - Property Specification Language (PSL)
## 4. [Chapter 4](Formal_Verification/chapter_00004.md)
  - Industry Tools
  - Open-Source Options
## 5. [Chapter 5](Formal_Verification/chapter_00005.md)
  - Start Small
  - Write Properties
## 6. [Chapter 6](Formal_Verification/chapter_00006.md)
  - AMBA Protocols
  - Deadlock and Livelock Checks
## 7. [Chapter 7](Formal_Verification/chapter_00007.md)
  - Bounded Model Checking (BMC)
  - Equivalence Checking
## 8. [Chapter 8](Formal_Verification/chapter_00008.md)
  - Hybrid Verification
  - Coverage Analysis

###### Copyright (c) 2025 squared-studio

