<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='129' type='109'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2441' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp' l='106' u='r' c='_ZL25DecodeFPR32CRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3394' u='r' c='_ZL12CC_RISCV_GHCjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4219' u='r' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
