{"vcs1":{"timestamp_begin":1682795230.968092144, "rt":0.52, "ut":0.25, "st":0.10}}
{"vcselab":{"timestamp_begin":1682795231.558802958, "rt":0.44, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1682795232.047429917, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682795230.627911252}
{"VCS_COMP_START_TIME": 1682795230.627911252}
{"VCS_COMP_END_TIME": 1682795232.348906802}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341096}}
{"stitch_vcselab": {"peak_mem": 238988}}
