Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul  2 01:48:15 2020
| Host         : DESKTOP-74PT5QQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_scr1_top_timing_summary_routed.rpt -pb arty_scr1_top_timing_summary_routed.pb -rpx arty_scr1_top_timing_summary_routed.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[ialu_cmd][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[ialu_cmd][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[ialu_cmd][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[ialu_cmd][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[ialu_cmd][4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.990        0.000                      0                21220        0.023        0.000                      0                21172        3.000        0.000                       0                  8454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}     100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}     100.000         10.000          
OSC_100                                                                                     {0.000 5.000}      10.000          100.000         
  SYS_CLK                                                                                   {0.000 20.000}     40.000          25.000          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 20.000}     40.000          25.000          
SYS_CLK_VIRT                                                                                {0.000 20.000}     40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         46.274        0.000                      0                  176        0.104        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                        11.990        0.000                      0                17802        0.023        0.000                      0                17754       18.750        0.000                       0                  7866  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                               12.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.382        0.000                      0                  926        0.084        0.000                      0                  926       15.250        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT  JTAG_TCK            93.551        0.000                      0                   24        3.698        0.000                      0                   24  
JTAG_TCK       JTAG_TCK_VIRT       31.666        0.000                      0                    1       60.155        0.000                      0                    1  
SYS_CLK_VIRT   SYS_CLK             25.571        0.000                      0                    1        6.473        0.000                      0                    1  
SYS_CLK        SYS_CLK_VIRT        25.957        0.000                      0                   17        4.106        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         43.338        0.000                      0                  102        4.589        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          29.862        0.000                      0                 2094        0.357        0.000                      0                 2094  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          29.667        0.000                      0                    2        4.565        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.959        0.000                      0                  100        0.375        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.688ns  (logic 0.707ns (19.171%)  route 2.981ns (80.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 55.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621    55.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y87         FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.459    55.914 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=9, routed)           1.511    57.426    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.124    57.550 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0/O
                         net (fo=32, routed)          1.470    59.019    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0_n_1
    SLICE_X63Y92         LUT3 (Prop_lut3_I0_O)        0.124    59.143 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000    59.143    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[9]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism              0.466   105.420    
                         clock uncertainty           -0.035   105.385    
    SLICE_X63Y92         FDCE (Setup_fdce_C_D)        0.032   105.417    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        105.417    
                         arrival time                         -59.143    
  -------------------------------------------------------------------
                         slack                                 46.274    

Slack (MET) :             46.275ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.686ns  (logic 0.707ns (19.181%)  route 2.979ns (80.819%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 55.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621    55.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y87         FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.459    55.914 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=9, routed)           1.511    57.426    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.124    57.550 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0/O
                         net (fo=32, routed)          1.468    59.017    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0_n_1
    SLICE_X63Y92         LUT3 (Prop_lut3_I0_O)        0.124    59.141 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    59.141    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[8]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]/C
                         clock pessimism              0.466   105.420    
                         clock uncertainty           -0.035   105.385    
    SLICE_X63Y92         FDCE (Setup_fdce_C_D)        0.031   105.416    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.416    
                         arrival time                         -59.141    
  -------------------------------------------------------------------
                         slack                                 46.275    

Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.271ns  (logic 0.707ns (21.612%)  route 2.564ns (78.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.831    58.728    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism              0.480   105.434    
                         clock uncertainty           -0.035   105.399    
    SLICE_X63Y91         FDCE (Setup_fdce_C_CE)      -0.205   105.194    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -58.728    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.271ns  (logic 0.707ns (21.612%)  route 2.564ns (78.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.831    58.728    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[29]/C
                         clock pessimism              0.480   105.434    
                         clock uncertainty           -0.035   105.399    
    SLICE_X63Y91         FDCE (Setup_fdce_C_CE)      -0.205   105.194    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -58.728    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.271ns  (logic 0.707ns (21.612%)  route 2.564ns (78.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.831    58.728    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/C
                         clock pessimism              0.480   105.434    
                         clock uncertainty           -0.035   105.399    
    SLICE_X63Y91         FDCE (Setup_fdce_C_CE)      -0.205   105.194    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -58.728    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.466ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.271ns  (logic 0.707ns (21.612%)  route 2.564ns (78.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.831    58.728    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.480   105.434    
                         clock uncertainty           -0.035   105.399    
    SLICE_X63Y91         FDCE (Setup_fdce_C_CE)      -0.205   105.194    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                         -58.728    
  -------------------------------------------------------------------
                         slack                                 46.466    

Slack (MET) :             46.493ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.467ns  (logic 0.707ns (20.391%)  route 2.760ns (79.609%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 55.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621    55.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y87         FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.459    55.914 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=9, routed)           1.511    57.426    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.124    57.550 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0/O
                         net (fo=32, routed)          1.249    58.799    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0_n_1
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.124    58.923 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    58.923    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[14]
    SLICE_X62Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X62Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism              0.466   105.420    
                         clock uncertainty           -0.035   105.385    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.031   105.416    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        105.416    
                         arrival time                         -58.923    
  -------------------------------------------------------------------
                         slack                                 46.493    

Slack (MET) :             46.523ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.488ns  (logic 0.707ns (20.272%)  route 2.781ns (79.728%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 104.954 - 100.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 55.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621    55.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y87         FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.459    55.914 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/Q
                         net (fo=9, routed)           1.511    57.426    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[0]
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.124    57.550 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0/O
                         net (fo=32, routed)          1.269    58.819    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_4__0_n_1
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.124    58.943 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    58.943    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[17]
    SLICE_X64Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508   104.954    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X64Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism              0.466   105.420    
                         clock uncertainty           -0.035   105.385    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)        0.081   105.466    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        105.466    
                         arrival time                         -58.943    
  -------------------------------------------------------------------
                         slack                                 46.523    

Slack (MET) :             46.605ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.131ns  (logic 0.707ns (22.577%)  route 2.424ns (77.423%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.691    58.588    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.507   104.953    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.480   105.433    
                         clock uncertainty           -0.035   105.398    
    SLICE_X63Y90         FDCE (Setup_fdce_C_CE)      -0.205   105.193    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                         -58.588    
  -------------------------------------------------------------------
                         slack                                 46.605    

Slack (MET) :             46.605ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.131ns  (logic 0.707ns (22.577%)  route 2.424ns (77.423%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 104.953 - 100.000 ) 
    Source Clock Delay      (SCD):    5.456ns = ( 55.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622    55.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.459    55.915 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=9, routed)           0.863    56.778    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/Q[3]
    SLICE_X63Y88         LUT5 (Prop_lut5_I4_O)        0.124    56.902 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=2, routed)           0.871    57.773    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3_n_1
    SLICE_X62Y88         LUT4 (Prop_lut4_I2_O)        0.124    57.897 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.691    58.588    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1
    SLICE_X63Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.507   104.953    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              0.480   105.433    
                         clock uncertainty           -0.035   105.398    
    SLICE_X63Y90         FDCE (Setup_fdce_C_CE)      -0.205   105.193    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                         -58.588    
  -------------------------------------------------------------------
                         slack                                 46.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592     1.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X65Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.052     1.982    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_1_[5]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.045     2.027 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.027    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[4]
    SLICE_X64Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X64Y90         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]/C
                         clock pessimism             -0.597     1.802    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.121     1.923    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.591     1.788    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X61Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/Q
                         net (fo=1, routed)           0.087     2.016    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_1_[25]
    SLICE_X60Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.061 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[24]_i_1_n_1
    SLICE_X60Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.860     2.397    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X60Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism             -0.596     1.801    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.120     1.921    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592     1.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X65Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.087     2.017    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_1_[21]
    SLICE_X64Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.062 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.062    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[20]
    SLICE_X64Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X64Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/C
                         clock pessimism             -0.597     1.802    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.120     1.922    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589     1.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     2.026    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_1_[1]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.071 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.071    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_1
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.858     2.395    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism             -0.596     1.799    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.120     1.919    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592     1.789    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X62Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/Q
                         net (fo=1, routed)           0.086     2.015    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_1_[14]
    SLICE_X63Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.060 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.060    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[13]_i_1_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism             -0.597     1.802    
    SLICE_X63Y91         FDCE (Hold_fdce_C_D)         0.091     1.893    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592     1.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X62Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.087     2.016    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_1_[12]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.061 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.061    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[11]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.597     1.802    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     1.894    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589     1.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     1.950 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/Q
                         net (fo=3, routed)           0.072     2.022    i_scr1/i_core_top/i_tapc/tap_ir_next
    SLICE_X65Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.067 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.067    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_1
    SLICE_X65Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.858     2.395    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism             -0.596     1.799    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.092     1.891    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.466%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.591     1.788    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X60Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDCE (Prop_fdce_C_Q)         0.164     1.952 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/Q
                         net (fo=1, routed)           0.120     2.072    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_1_[24]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.045     2.117 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[23]_i_1__0_n_1
    SLICE_X62Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X62Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism             -0.573     1.826    
    SLICE_X62Y91         FDCE (Hold_fdce_C_D)         0.092     1.918    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.337%)  route 0.112ns (37.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592     1.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.112     2.042    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_1_[10]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045     2.087 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.087    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[9]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.862     2.399    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y92         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]/C
                         clock pessimism             -0.610     1.789    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     1.881    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.055%)  route 0.129ns (40.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589     1.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/Q
                         net (fo=4, routed)           0.129     2.056    i_scr1/i_core_top/i_tapc/p_0_in
    SLICE_X65Y86         LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.101    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_1
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.858     2.395    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism             -0.594     1.801    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.092     1.893    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y84   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y85   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X65Y85   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X62Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X62Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88   i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y88   i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X60Y90   i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X61Y87   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y85   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X65Y85   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y86   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y85   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.608ns  (logic 6.341ns (22.968%)  route 21.267ns (77.032%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 38.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.627    25.170    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.518    38.049    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y37         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism             -0.504    37.544    
                         clock uncertainty           -0.180    37.365    
    SLICE_X63Y37         FDRE (Setup_fdre_C_CE)      -0.205    37.160    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.160    
                         arrival time                         -25.170    
  -------------------------------------------------------------------
                         slack                                 11.990    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.608ns  (logic 6.341ns (22.968%)  route 21.267ns (77.032%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 38.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.627    25.170    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.518    38.049    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y37         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]/C
                         clock pessimism             -0.504    37.544    
                         clock uncertainty           -0.180    37.365    
    SLICE_X63Y37         FDRE (Setup_fdre_C_CE)      -0.205    37.160    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         37.160    
                         arrival time                         -25.170    
  -------------------------------------------------------------------
                         slack                                 11.990    

Slack (MET) :             12.250ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.345ns  (logic 6.217ns (22.736%)  route 21.128ns (77.264%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.954ns = ( 38.046 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 f  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.290    22.840    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X64Y35         LUT2 (Prop_lut2_I0_O)        0.124    22.964 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.516    23.480    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/nonseq_detected
    SLICE_X62Y36         LUT5 (Prop_lut5_I2_O)        0.124    23.604 r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_AWVALID_i_i_3/O
                         net (fo=8, routed)           0.586    24.190    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.124    24.314 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.592    24.907    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/E[0]
    SLICE_X63Y33         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.515    38.046    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X63Y33         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/C
                         clock pessimism             -0.504    37.541    
                         clock uncertainty           -0.180    37.362    
    SLICE_X63Y33         FDRE (Setup_fdre_C_CE)      -0.205    37.157    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         37.157    
                         arrival time                         -24.907    
  -------------------------------------------------------------------
                         slack                                 12.250    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.325ns  (logic 6.341ns (23.206%)  route 20.984ns (76.794%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.344    24.887    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y38         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y38         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X63Y38         FDSE (Setup_fdse_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.325ns  (logic 6.341ns (23.206%)  route 20.984ns (76.794%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.344    24.887    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.325ns  (logic 6.341ns (23.206%)  route 20.984ns (76.794%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.344    24.887    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[4]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.325ns  (logic 6.341ns (23.206%)  route 20.984ns (76.794%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.344    24.887    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.325ns  (logic 6.341ns (23.206%)  route 20.984ns (76.794%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.068    22.618    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.742 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[4]_i_2/O
                         net (fo=8, routed)           0.597    23.338    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ctl_sm_ns14_out
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    23.462 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_5/O
                         net (fo=3, routed)           0.426    23.888    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_reg
    SLICE_X63Y37         LUT4 (Prop_lut4_I3_O)        0.124    24.012 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5/O
                         net (fo=1, routed)           0.407    24.419    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    24.543 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.344    24.887    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X63Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[6]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.538ns  (logic 6.465ns (23.477%)  route 21.073ns (76.523%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=13 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 38.049 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.290    22.840    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X64Y35         LUT2 (Prop_lut2_I0_O)        0.124    22.964 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.533    23.496    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X62Y37         LUT4 (Prop_lut4_I2_O)        0.124    23.620 f  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_i_3/O
                         net (fo=2, routed)           0.316    23.936    i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs_reg[3]
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.124    24.060 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_10/O
                         net (fo=1, routed)           0.496    24.557    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124    24.681 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_4/O
                         net (fo=1, routed)           0.295    24.976    i_system/ahblite_axi_bridge_0/U0/AHB_IF/reset_hready
    SLICE_X65Y37         LUT5 (Prop_lut5_I0_O)        0.124    25.100 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.000    25.100    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X65Y37         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.518    38.049    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X65Y37         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.504    37.544    
                         clock uncertainty           -0.180    37.365    
    SLICE_X65Y37         FDSE (Setup_fdse_C_D)        0.029    37.394    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                         -25.100    
  -------------------------------------------------------------------
                         slack                                 12.294    

Slack (MET) :             12.314ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        27.519ns  (logic 6.341ns (23.042%)  route 21.178ns (76.958%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.536    -2.438    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X47Y72         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -1.982 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_vd_reg/Q
                         net (fo=91, routed)          0.930    -1.052    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg_31
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    -0.928 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_187/O
                         net (fo=226, routed)         1.451     0.523    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/exu2mprf_rs1_addr[0]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.647 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544/O
                         net (fo=1, routed)           0.000     0.647    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_544_n_1
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I0_O)      0.241     0.888 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351/O
                         net (fo=1, routed)           0.000     0.888    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_351_n_1
    SLICE_X34Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     0.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/FPU_ap_faddfsub_0_full_dsp_32_u_i_164/O
                         net (fo=1, routed)           0.570     1.556    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/exu_queue_vd_reg
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.319     1.875 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FPU/FPU_fcmp_32ns_32neOg_U6/FPU_ap_faddfsub_0_full_dsp_32_u_i_32/O
                         net (fo=69, routed)          1.458     3.333    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtvec_mode_reg
    SLICE_X43Y57         LUT4 (Prop_lut4_I2_O)        0.124     3.457 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     3.457    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_58_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.989 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_5_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_3_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.565 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_2/O[1]
                         net (fo=28, routed)          1.593     6.158    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/ialu_sum2_res[13]
    SLICE_X57Y76         LUT5 (Prop_lut5_I1_O)        0.303     6.461 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45/O
                         net (fo=1, routed)           0.719     7.180    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_45_n_1
    SLICE_X51Y75         LUT4 (Prop_lut4_I3_O)        0.124     7.304 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27/O
                         net (fo=1, routed)           0.000     7.304    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_27_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.836    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_12_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.064 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[2]
                         net (fo=2, routed)           0.536     8.601    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_1[0]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.313     8.914 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_14/O
                         net (fo=2, routed)           0.484     9.398    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r_reg[0]_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/lsu_cmd_r[3]_i_7/O
                         net (fo=36, routed)          1.080    10.602    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    10.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_8/O
                         net (fo=10, routed)          1.114    11.840    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_reg
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.964 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/wfi_halted_i_2/O
                         net (fo=9, routed)           0.615    12.579    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.703 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21/O
                         net (fo=1, routed)           0.000    12.703    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_21_n_1
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    12.915 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue_reg[lsu_cmd][3]_i_9/O
                         net (fo=18, routed)          0.901    13.816    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_rdy
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.299    14.115 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/wfi_run_start_i_2/O
                         net (fo=35, routed)          1.394    15.509    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_36
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_4/O
                         net (fo=155, routed)         1.762    17.394    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r_reg[2]_1
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    17.518 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][19]_i_1/O
                         net (fo=4, routed)           0.816    18.335    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[17]
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.124    18.459 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73/O
                         net (fo=1, routed)           0.712    19.171    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_73_n_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_23/O
                         net (fo=6, routed)           0.705    20.000    i_scr1/i_imem_ahb/port_sel
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.124 r  i_scr1/i_imem_ahb/fsm_i_2__3/O
                         net (fo=2, routed)           0.302    20.426    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.550 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=11, routed)          2.290    22.840    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X64Y35         LUT2 (Prop_lut2_I0_O)        0.124    22.964 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=15, routed)          0.668    23.631    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X62Y38         LUT4 (Prop_lut4_I2_O)        0.124    23.755 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_3/O
                         net (fo=2, routed)           0.634    24.389    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[0]_i_3_n_0
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.124    24.513 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/S_AHB_HRESP_i_i_2/O
                         net (fo=1, routed)           0.444    24.957    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_hresp_err
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124    25.081 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1/O
                         net (fo=1, routed)           0.000    25.081    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_i_1_n_0
    SLICE_X62Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.519    38.050    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X62Y38         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg/C
                         clock pessimism             -0.504    37.545    
                         clock uncertainty           -0.180    37.366    
    SLICE_X62Y38         FDRE (Setup_fdre_C_D)        0.029    37.395    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HRESP_i_reg
  -------------------------------------------------------------------
                         required time                         37.395    
                         arrival time                         -25.081    
  -------------------------------------------------------------------
                         slack                                 12.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.425%)  route 0.171ns (53.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.559    -0.536    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X8Y29          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[9]/Q
                         net (fo=1, routed)           0.171    -0.217    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X0Y5          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.865    -0.269    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y5          RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.215    -0.484    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.243    -0.241    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.559    -0.536    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X35Y16         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.217    -0.178    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i_n_14
    SLICE_X36Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.823    -0.311    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.072    -0.205    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[60]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.520%)  route 0.235ns (62.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.556    -0.539    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X33Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[62]/Q
                         net (fo=1, routed)           0.235    -0.163    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_reg[63][40]
    SLICE_X37Y22         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.821    -0.313    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X37Y22         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[62]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.075    -0.204    i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[62]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.098%)  route 0.208ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.557    -0.538    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X34Y18         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[44]/Q
                         net (fo=1, routed)           0.208    -0.166    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i_n_30
    SLICE_X37Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.823    -0.311    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X37Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[44]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.070    -0.207    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.694%)  route 0.211ns (56.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.557    -0.538    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X34Y18         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[53]/Q
                         net (fo=1, routed)           0.211    -0.163    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i_n_21
    SLICE_X37Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.823    -0.311    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X37Y20         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[53]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.072    -0.205    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[53]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.833%)  route 0.175ns (54.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.559    -0.536    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X34Y16         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[31]/Q
                         net (fo=2, routed)           0.175    -0.213    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg[31]
    SLICE_X39Y17         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.826    -0.308    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X39Y17         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.017    -0.257    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.896%)  route 0.212ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.556    -0.539    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/aclk
    SLICE_X35Y19         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[55]/Q
                         net (fo=1, routed)           0.212    -0.186    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i_n_19
    SLICE_X36Y21         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.822    -0.312    i_system/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X36Y21         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[55]/C
                         clock pessimism              0.034    -0.278    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.047    -0.231    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[55]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.473%)  route 0.222ns (57.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.559    -0.536    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X34Y16         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/Q
                         net (fo=2, routed)           0.222    -0.150    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg[20]
    SLICE_X40Y15         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.829    -0.305    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X40Y15         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/C
                         clock pessimism              0.034    -0.271    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.075    -0.196    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.137%)  route 0.225ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.559    -0.536    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X34Y16         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[22]/Q
                         net (fo=2, routed)           0.225    -0.147    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg[22]
    SLICE_X40Y15         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.829    -0.305    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X40Y15         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]/C
                         clock pessimism              0.034    -0.271    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.076    -0.195    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.561    -0.534    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X43Y15         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/Q
                         net (fo=4, routed)           0.068    -0.325    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/DIA
    SLICE_X42Y15         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.829    -0.305    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/WCLK
    SLICE_X42Y15         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA/CLK
                         clock pessimism             -0.216    -0.521    
    SLICE_X42Y15         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.374    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y13    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y11    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y12    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y10    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7     i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y14    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y13    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y11    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y8     i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y13     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y14     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X6Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X38Y17    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X38Y17    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.463ns (22.078%)  route 5.164ns (77.922%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.085 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.559     9.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.507    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.326    36.411    
                         clock uncertainty           -0.035    36.376    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.455    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 26.382    

Slack (MET) :             26.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.463ns (22.141%)  route 5.145ns (77.859%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.085 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.540     9.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124    10.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.507    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.326    36.411    
                         clock uncertainty           -0.035    36.376    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.455    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 26.401    

Slack (MET) :             26.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.463ns (22.372%)  route 5.076ns (77.628%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 36.084 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.472     9.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124     9.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.506    36.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.362    36.446    
                         clock uncertainty           -0.035    36.411    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    36.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.440    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 26.454    

Slack (MET) :             26.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.463ns (22.962%)  route 4.908ns (77.038%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 36.086 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.303     9.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.508    36.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.326    36.412    
                         clock uncertainty           -0.035    36.377    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    36.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.408    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 26.590    

Slack (MET) :             26.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.463ns (22.980%)  route 4.903ns (77.020%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 36.086 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.298     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     9.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.508    36.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.326    36.412    
                         clock uncertainty           -0.035    36.377    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    36.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.406    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 26.593    

Slack (MET) :             26.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.463ns (22.939%)  route 4.915ns (77.061%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.083 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.310     9.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.505    36.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.339    36.423    
                         clock uncertainty           -0.035    36.387    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    36.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.418    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 26.594    

Slack (MET) :             26.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.463ns (23.507%)  route 4.761ns (76.493%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.085 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.156     9.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124     9.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.507    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.326    36.411    
                         clock uncertainty           -0.035    36.376    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.081    36.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 26.787    

Slack (MET) :             26.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.463ns (23.825%)  route 4.678ns (76.175%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.083 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.073     9.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124     9.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.505    36.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.339    36.423    
                         clock uncertainty           -0.035    36.387    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    36.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.416    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                 26.829    

Slack (MET) :             26.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 1.463ns (23.684%)  route 4.714ns (76.316%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.085 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.649     6.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.299     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.956     7.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.109     9.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.124     9.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.507    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.326    36.411    
                         clock uncertainty           -0.035    36.376    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.077    36.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.453    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 26.829    

Slack (MET) :             26.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.989ns (18.176%)  route 4.452ns (81.824%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.621     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y28          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419     3.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.026     5.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.296     6.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.098     7.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.124     7.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.492     7.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.150     8.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.835     8.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y16          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y16          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.631    35.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.750    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 26.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y13          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X10Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.343     1.308    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.860     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.379     1.301    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.076     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.273    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.076     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.860     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.301    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.075     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X5Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X5Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.860     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X5Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.379     1.301    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.075     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.591     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X1Y14          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X1Y14          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.861     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X1Y14          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.379     1.302    
    SLICE_X1Y14          FDPE (Hold_fdpe_C_D)         0.075     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.591     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y10          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X7Y10          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.862     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y10          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.380     1.302    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.075     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.860     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X7Y12          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.379     1.301    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.071     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X13Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.273    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.071     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.075     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X10Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y13         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.365     1.286    
    SLICE_X10Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y8     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y8     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y8     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y9     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X1Y11    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y10    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       93.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.551ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.510ns (31.372%)  route 1.115ns (68.628%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.115     8.168    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.056     8.224 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.224    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_1
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X65Y86         FDCE (Setup_fdce_C_D)        0.014   101.775    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        101.775    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 93.551    

Slack (MET) :             93.561ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.510ns (31.180%)  route 1.125ns (68.820%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.125     8.178    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.056     8.234 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.234    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_1
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X64Y85         FDCE (Setup_fdce_C_D)        0.034   101.795    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.795    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 93.561    

Slack (MET) :             93.561ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.512ns (31.679%)  route 1.103ns (68.321%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.788ns = ( 101.788 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.103     8.159    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.056     8.215 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.215    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_1
    SLICE_X62Y88         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.591   101.788    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X62Y88         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000   101.788    
                         clock uncertainty           -0.025   101.763    
    SLICE_X62Y88         FDCE (Setup_fdce_C_D)        0.013   101.776    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        101.776    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 93.561    

Slack (MET) :             93.569ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.510ns (31.314%)  route 1.118ns (68.686%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.118     8.171    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.056     8.227 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.227    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_1
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X64Y85         FDCE (Setup_fdce_C_D)        0.035   101.796    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.796    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                 93.569    

Slack (MET) :             93.628ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.510ns (32.934%)  route 1.038ns (67.066%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.038     8.091    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.056     8.147 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000     8.147    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_1
    SLICE_X62Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.014   101.775    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                        101.775    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 93.628    

Slack (MET) :             93.645ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.510ns (32.869%)  route 1.041ns (67.131%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.041     8.094    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.056     8.150 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.150    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_1
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X64Y86         FDCE (Setup_fdce_C_D)        0.034   101.795    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        101.795    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 93.645    

Slack (MET) :             93.646ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.510ns (32.869%)  route 1.041ns (67.131%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.041     8.094    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y86         LUT3 (Prop_lut3_I0_O)        0.056     8.150 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.000     8.150    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_1
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X64Y86         FDCE (Setup_fdce_C_D)        0.035   101.796    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                        101.796    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 93.646    

Slack (MET) :             93.660ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.512ns (33.750%)  route 1.004ns (66.250%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 101.787 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.004     8.060    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.056     8.116 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     8.116    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_1
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.590   101.787    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000   101.787    
                         clock uncertainty           -0.025   101.762    
    SLICE_X63Y87         FDCE (Setup_fdce_C_D)        0.014   101.776    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        101.776    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 93.660    

Slack (MET) :             93.684ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.512ns (34.247%)  route 0.982ns (65.753%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 101.789 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           0.982     8.038    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.056     8.094 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000     8.094    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X65Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.592   101.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X65Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   101.789    
                         clock uncertainty           -0.025   101.764    
    SLICE_X65Y91         FDCE (Setup_fdce_C_D)        0.014   101.778    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        101.778    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 93.684    

Slack (MET) :             93.699ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.510ns (34.560%)  route 0.965ns (65.440%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 101.786 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          0.965     8.018    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X62Y86         LUT2 (Prop_lut2_I0_O)        0.056     8.074 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.074    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_1
    SLICE_X62Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589   101.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000   101.786    
                         clock uncertainty           -0.025   101.761    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.013   101.774    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.774    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 93.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 1.527ns (53.622%)  route 1.321ns (46.378%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.321     9.348    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.100     9.448 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.448    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_1
    SLICE_X65Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.270     5.750    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.750    
                         arrival time                           9.448    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.799ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.527ns (51.815%)  route 1.420ns (48.185%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.420     9.447    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I0_O)        0.100     9.547 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.547    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_1
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.619     5.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty            0.025     5.478    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.270     5.748    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           9.547    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.801ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.527ns (51.797%)  route 1.421ns (48.203%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.421     9.448    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.100     9.548 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.548    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[10]_i_1_n_1
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.619     5.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty            0.025     5.478    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.269     5.747    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.747    
                         arrival time                           9.548    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.834ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.527ns (51.161%)  route 1.458ns (48.839%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.458     9.485    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y85         LUT3 (Prop_lut3_I0_O)        0.100     9.585 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.585    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_1
    SLICE_X65Y85         FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y85         FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y85         FDPE (Hold_fdpe_C_D)         0.271     5.751    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.751    
                         arrival time                           9.585    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.882ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 1.529ns (50.345%)  route 1.508ns (49.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.508     9.537    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X63Y91         LUT3 (Prop_lut3_I0_O)        0.100     9.637 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     9.637    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2_n_1
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.625     5.459    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X63Y91         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.025     5.484    
    SLICE_X63Y91         FDCE (Hold_fdce_C_D)         0.271     5.755    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           9.637    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.890ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.527ns (49.234%)  route 1.575ns (50.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.575     9.602    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.100     9.702 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.702    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_1
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y85         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X64Y85         FDCE (Hold_fdce_C_D)         0.331     5.811    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.811    
                         arrival time                           9.702    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.936ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.527ns (49.489%)  route 1.559ns (50.511%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.559     9.586    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.100     9.686 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.686    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_1
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.269     5.749    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.749    
                         arrival time                           9.686    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.937ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.527ns (49.457%)  route 1.561ns (50.543%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.561     9.588    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y86         LUT2 (Prop_lut2_I1_O)        0.100     9.688 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.688    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_1
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.270     5.750    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.750    
                         arrival time                           9.688    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.968ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.527ns (48.038%)  route 1.652ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.652     9.679    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.100     9.779 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     9.779    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.331     5.811    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.811    
                         arrival time                           9.779    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.988ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.527ns (48.692%)  route 1.609ns (51.308%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.609     9.636    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y84         LUT2 (Prop_lut2_I0_O)        0.100     9.736 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.736    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_1
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.619     5.453    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y84         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty            0.025     5.478    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.270     5.748    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           9.736    
  -------------------------------------------------------------------
                         slack                                  3.988    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       31.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        6.254ns  (logic 4.015ns (64.199%)  route 2.239ns (35.801%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 55.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621    55.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.459    55.914 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           2.239    58.153    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       3.556    61.709 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    61.709    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -61.709    
  -------------------------------------------------------------------
                         slack                                 31.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.155ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.794ns  (logic 0.970ns (54.069%)  route 0.824ns (45.932%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.786ns = ( 51.786 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y86         FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDPE (Prop_fdpe_C_Q)         0.146    51.932 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           0.824    52.756    JD_TRI[4]
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824    53.580 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    53.580    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          53.580    
  -------------------------------------------------------------------
                         slack                                 60.155    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       25.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.571ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 1.663ns (19.167%)  route 7.012ns (80.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 38.053 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           6.519    11.358    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    11.482 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.493    11.975    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X63Y3          FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.522    38.053    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X63Y3          FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    38.053    
                         clock uncertainty           -0.440    37.613    
    SLICE_X63Y3          FDRE (Setup_fdre_C_D)       -0.067    37.546    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         37.546    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                 25.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.473ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.351ns (10.274%)  route 3.065ns (89.726%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           2.898     6.504    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.045     6.549 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.167     6.716    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X63Y3          FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.868    -0.266    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X63Y3          FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.266    
                         clock uncertainty            0.440     0.174    
    SLICE_X63Y3          FDRE (Hold_fdre_C_D)         0.070     0.244    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           6.716    
  -------------------------------------------------------------------
                         slack                                  6.473    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       25.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.957ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 4.126ns (32.637%)  route 8.516ns (67.363%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.635    -2.339    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.883 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          4.832     2.950    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X47Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.074 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.684     6.757    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.303 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.303    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 25.957    

Slack (MET) :             26.348ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 4.359ns (35.406%)  route 7.953ns (64.594%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.573    -2.401    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X52Y6          FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.883 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          1.356    -0.526    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/mcr_reg[4][0]
    SLICE_X60Y5          LUT3 (Prop_lut3_I2_O)        0.116    -0.410 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           6.597     6.187    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.725     9.912 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     9.912    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 26.348    

Slack (MET) :             31.511ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 4.201ns (59.142%)  route 2.902ns (40.858%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478    -1.876 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.902     1.027    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.723     4.750 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.750    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 31.511    

Slack (MET) :             31.545ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 4.053ns (57.342%)  route 3.015ns (42.658%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.836 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.015     1.180    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         3.535     4.715 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.715    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 31.545    

Slack (MET) :             31.603ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 4.169ns (59.471%)  route 2.841ns (40.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478    -1.876 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.841     0.966    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         3.691     4.657 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.657    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 31.603    

Slack (MET) :             31.633ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 4.063ns (58.193%)  route 2.919ns (41.807%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.836 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.919     1.083    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545     4.628 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.628    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                 31.633    

Slack (MET) :             31.648ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 4.189ns (60.125%)  route 2.778ns (39.875%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.620    -2.354    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.478    -1.876 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.778     0.902    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         3.711     4.613 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.613    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 31.648    

Slack (MET) :             31.707ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.997ns (57.899%)  route 2.907ns (42.101%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.623    -2.351    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.907     1.012    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         3.541     4.553 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.553    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 31.707    

Slack (MET) :             31.732ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 3.984ns (57.920%)  route 2.895ns (42.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.623    -2.351    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.895     1.000    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         3.528     4.529 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.529    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 31.732    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 4.043ns (59.880%)  route 2.709ns (40.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.621    -2.353    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y23         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.709     0.875    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     4.400 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.400    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 31.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 1.404ns (80.576%)  route 0.339ns (19.424%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.598    -0.497    clk_riscv
    SLICE_X2Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.333 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.339     0.005    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.246 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.246    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.469ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.387ns (65.421%)  route 0.733ns (34.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.584    -0.511    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.733     0.386    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.609 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.609    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.471ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.360ns (64.196%)  route 0.759ns (35.804%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.759     0.391    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.219     1.610 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.610    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.504ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.372ns (63.690%)  route 0.782ns (36.310%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.584    -0.511    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y23         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.782     0.435    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         1.208     1.644 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.644    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.519ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.389ns (64.014%)  route 0.781ns (35.986%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.584    -0.511    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.781     0.434    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     1.659 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.659    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.525ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.391ns (64.009%)  route 0.782ns (35.991%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.782     0.438    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.227     1.664 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.664    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.536ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.372ns (62.835%)  route 0.812ns (37.165%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.812     0.444    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.676 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.676    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.539ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.390ns (63.503%)  route 0.799ns (36.497%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.584    -0.511    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y23         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.799     0.452    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.678 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.678    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.588ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.370ns (61.281%)  route 0.866ns (38.719%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.587    -0.508    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y22         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.866     0.499    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         1.229     1.728 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.728    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.594ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.440ns (64.152%)  route 0.805ns (35.848%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.584    -0.511    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y24         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.805     0.442    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         1.292     1.734 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.734    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  4.594    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       43.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.338ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.148    51.613    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         51.613    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.338    

Slack (MET) :             43.338ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.148    51.613    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         51.613    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.338    

Slack (MET) :             43.338ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X63Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.148    51.613    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         51.613    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.338    

Slack (MET) :             43.338ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X63Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.148    51.613    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         51.613    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.338    

Slack (MET) :             43.338ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc_synchronizer/rst_n_dff_reg[1]
    SLICE_X63Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X63Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.148    51.613    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg
  -------------------------------------------------------------------
                         required time                         51.613    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.338    

Slack (MET) :             43.365ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.492ns (29.372%)  route 1.183ns (70.628%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 51.786 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.562     8.275    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y86         FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.589    51.786    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y86         FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.786    
                         clock uncertainty           -0.025    51.761    
    SLICE_X63Y86         FDPE (Recov_fdpe_C_PRE)     -0.121    51.640    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         51.640    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 43.365    

Slack (MET) :             43.561ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.492ns (33.862%)  route 0.961ns (66.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 51.787 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.340     8.053    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X62Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.590    51.787    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.787    
                         clock uncertainty           -0.025    51.762    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.148    51.614    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.614    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 43.561    

Slack (MET) :             43.561ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.492ns (33.862%)  route 0.961ns (66.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 51.787 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.340     8.053    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X62Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.590    51.787    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.787    
                         clock uncertainty           -0.025    51.762    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.148    51.614    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.614    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 43.561    

Slack (MET) :             43.561ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.492ns (33.862%)  route 0.961ns (66.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 51.787 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.340     8.053    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X62Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.590    51.787    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.787    
                         clock uncertainty           -0.025    51.762    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.148    51.614    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.614    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 43.561    

Slack (MET) :             43.561ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.492ns (33.862%)  route 0.961ns (66.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 51.787 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.621     7.657    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.056     7.713 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.340     8.053    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X62Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.590    51.787    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    51.787    
                         clock uncertainty           -0.025    51.762    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.148    51.614    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         51.614    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 43.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.589ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.510ns (45.531%)  route 1.806ns (54.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.642     9.916    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X64Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622     5.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.025     5.481    
    SLICE_X64Y87         FDCE (Remov_fdce_C_CLR)     -0.155     5.326    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.326    
                         arrival time                           9.916    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.601ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.510ns (45.389%)  route 1.816ns (54.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.652     9.926    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X64Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.155     5.325    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.325    
                         arrival time                           9.926    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.510ns (45.389%)  route 1.816ns (54.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.652     9.926    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X64Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.155     5.325    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                         -5.325    
                         arrival time                           9.926    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.510ns (45.389%)  route 1.816ns (54.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.652     9.926    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X64Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X64Y86         FDCE (Remov_fdce_C_CLR)     -0.155     5.325    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.325    
                         arrival time                           9.926    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.647ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.510ns (45.471%)  route 1.810ns (54.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.646     9.920    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622     5.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.025     5.481    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.208     5.273    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           9.920    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.510ns (45.471%)  route 1.810ns (54.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.646     9.920    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622     5.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.025     5.481    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.208     5.273    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           9.920    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.510ns (45.471%)  route 1.810ns (54.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.646     9.920    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622     5.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.025     5.481    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.208     5.273    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           9.920    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.510ns (45.471%)  route 1.810ns (54.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.646     9.920    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X63Y87         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.622     5.456    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y87         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.025     5.481    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.208     5.273    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.273    
                         arrival time                           9.920    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.654ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.510ns (45.389%)  route 1.816ns (54.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.652     9.926    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X65Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.208     5.272    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           9.926    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.510ns (45.389%)  route 1.816ns (54.611%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.164     9.174    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X65Y81         LUT2 (Prop_lut2_I1_O)        0.100     9.274 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.652     9.926    i_scr1/i_core_top/i_tapc/rst_n_dff_reg[1]
    SLICE_X65Y86         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.621     5.455    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y86         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.025     5.480    
    SLICE_X65Y86         FDCE (Remov_fdce_C_CLR)     -0.208     5.272    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.272    
                         arrival time                           9.926    
  -------------------------------------------------------------------
                         slack                                  4.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       29.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.862ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[5]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.519ns  (logic 0.580ns (6.093%)  route 8.939ns (93.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.683     7.157    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X58Y65         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.499    38.029    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X58Y65         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[5]/C
                         clock pessimism             -0.425    37.604    
                         clock uncertainty           -0.180    37.424    
    SLICE_X58Y65         FDCE (Recov_fdce_C_CLR)     -0.405    37.019    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[5]
  -------------------------------------------------------------------
                         required time                         37.019    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                 29.862    

Slack (MET) :             30.047ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[2]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 0.580ns (6.217%)  route 8.750ns (93.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 38.024 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.494     6.968    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X62Y71         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.494    38.024    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X62Y71         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[2]/C
                         clock pessimism             -0.425    37.599    
                         clock uncertainty           -0.180    37.419    
    SLICE_X62Y71         FDCE (Recov_fdce_C_CLR)     -0.405    37.014    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[2]
  -------------------------------------------------------------------
                         required time                         37.014    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                 30.047    

Slack (MET) :             30.221ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_rstn_reset_sync/rst_n_dff_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.580ns (6.407%)  route 8.473ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.635    -2.339    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.883 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          4.832     2.950    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X47Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.074 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.641     6.715    i_scr1/i_rstn_reset_sync/LED_OBUF[0]
    SLICE_X61Y81         FDCE                                         f  i_scr1/i_rstn_reset_sync/rst_n_dff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.495    38.025    i_scr1/i_rstn_reset_sync/clk_out
    SLICE_X61Y81         FDCE                                         r  i_scr1/i_rstn_reset_sync/rst_n_dff_reg[0]/C
                         clock pessimism             -0.504    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.405    36.936    i_scr1/i_rstn_reset_sync/rst_n_dff_reg[0]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 30.221    

Slack (MET) :             30.221ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_rstn_reset_sync/rst_n_dff_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 0.580ns (6.407%)  route 8.473ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.635    -2.339    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.883 r  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          4.832     2.950    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X47Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.074 f  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          3.641     6.715    i_scr1/i_rstn_reset_sync/LED_OBUF[0]
    SLICE_X61Y81         FDCE                                         f  i_scr1/i_rstn_reset_sync/rst_n_dff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.495    38.025    i_scr1/i_rstn_reset_sync/clk_out
    SLICE_X61Y81         FDCE                                         r  i_scr1/i_rstn_reset_sync/rst_n_dff_reg[1]/C
                         clock pessimism             -0.504    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.405    36.936    i_scr1/i_rstn_reset_sync/rst_n_dff_reg[1]
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 30.221    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 0.580ns (6.339%)  route 8.569ns (93.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.314     6.787    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X62Y70         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.495    38.025    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X62Y70         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[3]/C
                         clock pessimism             -0.425    37.600    
                         clock uncertainty           -0.180    37.420    
    SLICE_X62Y70         FDCE (Recov_fdce_C_CLR)     -0.405    37.015    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[3]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.272ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mtvec_mode_reg/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 0.580ns (6.307%)  route 8.615ns (93.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.360     6.834    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X60Y65         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mtvec_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.499    38.029    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X60Y65         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mtvec_mode_reg/C
                         clock pessimism             -0.425    37.604    
                         clock uncertainty           -0.180    37.424    
    SLICE_X60Y65         FDCE (Recov_fdce_C_CLR)     -0.319    37.105    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mtvec_mode_reg
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 30.272    

Slack (MET) :             30.468ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[2]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.580ns (6.449%)  route 8.413ns (93.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 38.023 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.157     6.631    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X60Y71         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.493    38.023    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X60Y71         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[2]/C
                         clock pessimism             -0.425    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X60Y71         FDCE (Recov_fdce_C_CLR)     -0.319    37.099    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mscratch_reg[2]
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 30.468    

Slack (MET) :             30.483ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[4]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.580ns (6.521%)  route 8.314ns (93.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         5.058     6.532    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X58Y68         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.495    38.025    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X58Y68         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[4]/C
                         clock pessimism             -0.425    37.600    
                         clock uncertainty           -0.180    37.420    
    SLICE_X58Y68         FDCE (Recov_fdce_C_CLR)     -0.405    37.015    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[4]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 30.483    

Slack (MET) :             30.696ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[2]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 0.580ns (6.683%)  route 8.099ns (93.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 38.023 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         4.843     6.317    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X58Y71         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.493    38.023    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X58Y71         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[2]/C
                         clock pessimism             -0.425    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X58Y71         FDCE (Recov_fdce_C_CLR)     -0.405    37.013    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[2]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                 30.696    

Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 0.580ns (6.686%)  route 8.095ns (93.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 38.023 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.612    -2.362    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X63Y80         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.906 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=16, routed)          3.256     1.350    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X34Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.474 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int[16][5]_i_1/O
                         net (fo=121, routed)         4.839     6.313    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/reset_n_lucky_ff_reg
    SLICE_X59Y71         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.493    38.023    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X59Y71         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[3]/C
                         clock pessimism             -0.425    37.598    
                         clock uncertainty           -0.180    37.418    
    SLICE_X59Y71         FDCE (Recov_fdce_C_CLR)     -0.405    37.013    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mcause_ec_reg[3]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                 30.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.563    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.141    -0.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X8Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.832    -0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X8Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.215    -0.517    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.593    -0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y10          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.141    -0.361 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X6Y11          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.864    -0.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y11          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.216    -0.486    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.825%)  route 0.174ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.593    -0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y10          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDPE (Prop_fdpe_C_Q)         0.141    -0.361 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X6Y11          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.864    -0.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y11          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.216    -0.486    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       29.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.667ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.638ns (38.655%)  route 2.599ns (61.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 38.048 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.234     6.047    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.171 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           1.365     7.536    hard_rst_in_sync[1]_i_1_n_1
    SLICE_X65Y36         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.517    38.048    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    38.048    
                         clock uncertainty           -0.440    37.608    
    SLICE_X65Y36         FDCE (Recov_fdce_C_CLR)     -0.405    37.203    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 29.667    

Slack (MET) :             29.667ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.638ns (38.655%)  route 2.599ns (61.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 38.048 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.234     6.047    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.171 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           1.365     7.536    hard_rst_in_sync[1]_i_1_n_1
    SLICE_X65Y36         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        1.517    38.048    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    38.048    
                         clock uncertainty           -0.440    37.608    
    SLICE_X65Y36         FDCE (Recov_fdce_C_CLR)     -0.405    37.203    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 29.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.565ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.326ns (24.299%)  route 1.016ns (75.701%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.462     4.043    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.088 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.554     4.642    hard_rst_in_sync[1]_i_1_n_1
    SLICE_X65Y36         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.863    -0.271    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.271    
                         clock uncertainty            0.440     0.169    
    SLICE_X65Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.077    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           4.642    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.326ns (24.299%)  route 1.016ns (75.701%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.462     4.043    RESETn_IBUF
    SLICE_X65Y68         LUT3 (Prop_lut3_I0_O)        0.045     4.088 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.554     4.642    hard_rst_in_sync[1]_i_1_n_1
    SLICE_X65Y36         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7864, routed)        0.863    -0.271    clk_riscv
    SLICE_X65Y36         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.271    
                         clock uncertainty            0.440     0.169    
    SLICE_X65Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.077    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           4.642    
  -------------------------------------------------------------------
                         slack                                  4.565    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.842ns (18.424%)  route 3.728ns (81.576%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 36.090 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.664     8.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.512    36.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.381    
    SLICE_X0Y16          FDCE (Recov_fdce_C_CLR)     -0.405    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             28.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.842ns (18.822%)  route 3.632ns (81.178%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.567     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y14          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y14          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.418    
                         clock uncertainty           -0.035    36.383    
    SLICE_X0Y14          FDCE (Recov_fdce_C_CLR)     -0.405    35.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.978    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.058    

Slack (MET) :             28.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.842ns (18.822%)  route 3.632ns (81.178%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.092 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.567     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y14          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.514    36.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y14          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.418    
                         clock uncertainty           -0.035    36.383    
    SLICE_X0Y14          FDCE (Recov_fdce_C_CLR)     -0.405    35.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.978    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 28.058    

Slack (MET) :             28.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.842ns (19.463%)  route 3.484ns (80.537%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 36.091 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.420     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.513    36.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.382    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.405    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.205    

Slack (MET) :             28.205ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.842ns (19.463%)  route 3.484ns (80.537%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 36.091 - 33.000 ) 
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.622     3.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y29          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.419     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.096     5.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.299     6.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.968     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.420     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X0Y15          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.513    36.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X0Y15          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.417    
                         clock uncertainty           -0.035    36.382    
    SLICE_X0Y15          FDCE (Recov_fdce_C_CLR)     -0.405    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X2Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X2Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X2Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X2Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X2Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X2Y16          FDPE (Remov_fdpe_C_PRE)     -0.071     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X3Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X3Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y16          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X3Y16          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X3Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X3Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X3Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.345%)  route 0.200ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X4Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.200     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y16          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.859     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X3Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.343     1.336    
    SLICE_X3Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.399    





