Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Mon Jan 29 01:17:50 2018
| Host              : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_clock_utilization -file Pico_Toplevel_clock_utilization_routed.rpt
| Design            : Pico_Toplevel
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.19 11-12-2015
| Temperature Grade : E
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Clock Root Assignments
3. Details of Global Clocks
4. Details of Local Clocks
5. Clock Regions : Routing Resource Utilization
6. Clock Regions : Key Resource Utilization
7. Net wise resources used in clock region X2Y0
8. Net wise resources used in clock region X3Y0
9. Net wise resources used in clock region X4Y0
10. Net wise resources used in clock region X5Y0
11. Net wise resources used in clock region X0Y1
12. Net wise resources used in clock region X1Y1
13. Net wise resources used in clock region X2Y1
14. Net wise resources used in clock region X3Y1
15. Net wise resources used in clock region X4Y1
16. Net wise resources used in clock region X5Y1
17. Net wise resources used in clock region X0Y2
18. Net wise resources used in clock region X1Y2
19. Net wise resources used in clock region X2Y2
20. Net wise resources used in clock region X3Y2
21. Net wise resources used in clock region X4Y2
22. Net wise resources used in clock region X5Y2
23. Net wise resources used in clock region X0Y3
24. Net wise resources used in clock region X1Y3
25. Net wise resources used in clock region X2Y3
26. Net wise resources used in clock region X3Y3
27. Net wise resources used in clock region X4Y3
28. Net wise resources used in clock region X5Y3
29. Net wise resources used in clock region X0Y4
30. Net wise resources used in clock region X1Y4
31. Net wise resources used in clock region X2Y4
32. Net wise resources used in clock region X3Y4
33. Net wise resources used in clock region X4Y4
34. Net wise resources used in clock region X5Y4

1. Clock Primitive Utilization
------------------------------

+------+------+-----------+-----------+
| Type | Used | Available | Num Fixed |
+------+------+-----------+-----------+
| BUFG |   21 |       624 |         3 |
| MMCM |    2 |        12 |         0 |
| PLL  |    0 |        24 |         0 |
+------+------+-----------+-----------+


2. Clock Root Assignments
-------------------------

+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------------------------------------------+
| Index | Clock Net                                                                                                                                                                                                                         | Root Clock Region | Clock Root Node                                      |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------------------------------------------+
|     1 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/wr_rst_q_reg[4]                                                                                                                                                                   | X5Y1              | RCLK_CLEL_R_L_X80Y149/CLK_VDISTR_BOT                 |
|     2 | PicoFramework/core/pcie3_ultrascale_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                     | X5Y0              | RCLK_CLEL_R_L_X81Y89/CLK_VDISTR_BOT                  |
|     3 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/MCAPCLK                                                                                                                                                                     | X5Y0              | RCLK_CLEL_L_X81Y89/CLK_VDISTR_BOT                    |
|     4 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK                                                                                                                                                       | X4Y0              | RCLK_DSP_L_X73Y89/CLK_VDISTR_BOT0                    |
|     5 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                          | X4Y0              | RCLK_CLEL_R_L_X72Y89/CLK_VDISTR_BOT                  |
|     6 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                       | X4Y0              | RCLK_CLE_M_L_X73Y89/CLK_VDISTR_BOT                   |
|     7 | UserWrapper/UserModule/user_wrapper/UserModule_2/functionDone_BUFG                                                                                                                                                                | X3Y1              | RCLK_RCLK_BRAM_L_AUXCLMP_FT_X54Y149/CLK_VDISTR_BOT0  |
|     8 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      | X2Y2              | XIPHY_L_X32Y180/CLK_VDISTR_BOT3                      |
|     9 | extra_clk_BUFG                                                                                                                                                                                                                    | X3Y1              | RCLK_RCLK_BRAM_L_BRAMCLMP_FT_X50Y149/CLK_VDISTR_BOT0 |
|    10 | hmc_top/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                          | X3Y3              | RCLK_CLEL_R_L_X62Y269/CLK_VDISTR_BOT                 |
|    11 | hmc_top/debug_pll/outclk_0                                                                                                                                                                                                        | X3Y3              | RCLK_BRAM_L_X62Y269/CLK_VDISTR_BOT1                  |
|    12 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | X5Y3              | RCLK_CLEL_R_R_X87Y269/CLK_VDISTR_BOT                 |
|    13 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]       | X5Y3              | RCLK_BRAM_R_X89Y269/CLK_VDISTR_BOT0                  |
|    14 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      | X5Y3              | RCLK_CLEL_R_R_X89Y269/CLK_VDISTR_BOT                 |
|    15 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]       | X5Y3              | RCLK_CLEL_R_X92Y269/CLK_VDISTR_BOT                   |
|    16 | hmc_top_1/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                        | X1Y2              | RCLK_CLE_M_L_X31Y209/CLK_VDISTR_BOT                  |
|    17 | hmc_top_1/debug_pll/outclk_0                                                                                                                                                                                                      | X1Y2              | RCLK_CLEL_R_L_X25Y209/CLK_VDISTR_BOT                 |
|    18 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | X0Y4              | RCLK_BRAM_L_X14Y269/CLK_VDISTR_TOP0                  |
|    19 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  | X0Y4              | RCLK_CLEL_R_L_X8Y269/CLK_VDISTR_TOP                  |
|    20 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | X0Y4              | RCLK_DSP_L_X9Y269/CLK_VDISTR_TOP1                    |
|    21 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  | X0Y4              | RCLK_CLE_M_L_X9Y269/CLK_VDISTR_TOP                   |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------------------------------------------+


3. Details of Global Clocks
---------------------------

+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------+
|       |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |   Num Loads   |       |
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                                                                                                                                                                                        | Net Name                                                                                                                                                                                                                          |  BELs | Sites | Fixed |
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+
|     1 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk                                                                                                                                                                              | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/MCAPCLK                                                                                                                                                                     |     1 |     1 |    no |
|     2 | hmc_top/debug_pll/clkf_buf                                                                                                                                                                                                                       | hmc_top/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                          |     1 |     1 |    no |
|     3 | hmc_top_1/debug_pll/clkf_buf                                                                                                                                                                                                                     | hmc_top_1/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                        |     1 |     1 |    no |
|     4 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst       | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]       |     8 |     8 |    no |
|     5 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst       | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]       |     8 |     8 |    no |
|     6 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst  | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  |     8 |     8 |    no |
|     7 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst  | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  |     8 |     8 |    no |
|     8 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk                                                                                                                                                                  | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK                                                                                                                                                       |    15 |    33 |   yes |
|     9 | extra_clk_BUFG_inst                                                                                                                                                                                                                              | extra_clk_BUFG                                                                                                                                                                                                                    |    34 |     6 |    no |
|    10 | PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk                                                                                                                                                                                      | PicoFramework/core/pcie3_ultrascale_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                     |   228 |    43 |    no |
|    11 | hmc_top/debug_pll/clkout0_buf                                                                                                                                                                                                                    | hmc_top/debug_pll/outclk_0                                                                                                                                                                                                        |   275 |    52 |    no |
|    12 | hmc_top_1/debug_pll/clkout0_buf                                                                                                                                                                                                                  | hmc_top_1/debug_pll/outclk_0                                                                                                                                                                                                      |   275 |    43 |    no |
|    13 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst                                                                                                                                                                                             | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/wr_rst_q_reg[4]                                                                                                                                                                   |   440 |    66 |    no |
|    14 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk                                                                                                                                                                     | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                          |  2159 |   351 |   yes |
|    15 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/inst                                                                                                                                                                                                    | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |  4706 |  1002 |    no |
|    16 | UserWrapper/UserModule/user_wrapper/UserModule_2/functionDone_BUFG_inst                                                                                                                                                                          | UserWrapper/UserModule/user_wrapper/UserModule_2/functionDone_BUFG                                                                                                                                                                |  8192 |  1354 |    no |
|    17 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk                                                                                                                                                                  | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                       | 13274 |  1518 |   yes |
|    18 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | 20353 |  2437 |    no |
|    19 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst      | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | 20385 |  2465 |    no |
|    20 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | 24833 |  3444 |    no |
|    21 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst      | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      | 78112 | 11283 |    no |
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+-------+


+-------+-------------------------------------+----------------------------------------+--------------+-------+
|       |                                     |                                        |   Num Loads  |       |
+-------+-------------------------------------+----------------------------------------+------+-------+-------+
| Index | MMCM Cell                           | Net Name                               | BELs | Sites | Fixed |
+-------+-------------------------------------+----------------------------------------+------+-------+-------+
|     1 | hmc_top/debug_pll/mmcme3_adv_inst   | hmc_top/debug_pll/clk_out0_clk_wiz_0   |    1 |     1 |    no |
|     2 | hmc_top/debug_pll/mmcme3_adv_inst   | hmc_top/debug_pll/clkfbout_clk_wiz_0   |    1 |     1 |    no |
|     3 | hmc_top_1/debug_pll/mmcme3_adv_inst | hmc_top_1/debug_pll/clk_out0_clk_wiz_0 |    1 |     1 |    no |
|     4 | hmc_top_1/debug_pll/mmcme3_adv_inst | hmc_top_1/debug_pll/clkfbout_clk_wiz_0 |    1 |     1 |    no |
+-------+-------------------------------------+----------------------------------------+------+-------+-------+


4. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                       |   Num Loads  |       |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                                                                                                                                                                                                                                                                                             | Net Name                                                                                                                                                                                                                                                                                              | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | PicoFramework/extra_clk_ibuf/IBUFCTRL_INST                                                                                                                                                                                                                                                                                                                | PicoFramework/extra_clk_ibuf/O                                                                                                                                                                                                                                                                        |    1 |     1 |   yes |
|     2 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg                                                                                                                                                                                                                                                                                               | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg                                                                                                                                                                                                                                               |    2 |     2 |    no |
|     3 | PicoFramework/core/refclk_ibuf                                                                                                                                                                                                                                                                                                                            | PicoFramework/core/sys_clk                                                                                                                                                                                                                                                                            |    2 |     2 |   yes |
|     4 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg_reg                                                                                                                                                                                                                                                                                                      | UserWrapper/UserModule_s2pb/s2pb/clk_gen/clk_reg                                                                                                                                                                                                                                                      |    2 |     2 |    no |
|     5 | IBUFDS_GTE3_HMC1_REFCLK                                                                                                                                                                                                                                                                                                                                   | hmc1_refclk                                                                                                                                                                                                                                                                                           |    2 |     2 |   yes |
|     6 | IBUFDS_GTE3_MGTREFCLK0_X0Y1_INST                                                                                                                                                                                                                                                                                                                          | hmc_refclk                                                                                                                                                                                                                                                                                            |    2 |     2 |   yes |
|     7 | UserWrapper/UserModule/user_wrapper/UserModule_2/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_2/functionDone                                                                                                                                                                                                                                         |    3 |     3 |    no |
|     8 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST                                                                            | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                            |    3 |     3 |   yes |
|     9 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST                                                                            | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[27].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                            |    3 |     3 |   yes |
|    10 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST                                                                        | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[3]                                                                        |    3 |     3 |   yes |
|    11 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST                                                                        | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[4].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                                                        |    3 |     3 |   yes |
|    12 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3] |    5 |     5 |   yes |
|    13 | PicoFramework/core/refclk_ibuf                                                                                                                                                                                                                                                                                                                            | PicoFramework/core/sys_clk_gt                                                                                                                                                                                                                                                                         |   10 |    10 |   yes |
|    14 | PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]                                                                                                                                                                                                                                                                                                         | PicoFramework/app/SystemMonitor/dclk                                                                                                                                                                                                                                                                  |   42 |     8 |    no |
|    15 | UserWrapper/UserModule/user_wrapper/UserModule_0/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_0/functionDone                                                                                                                                                                                                                                         | 8194 |  1461 |    no |
|    16 | UserWrapper/UserModule/user_wrapper/UserModule_1/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_1/functionDone                                                                                                                                                                                                                                         | 8194 |  1426 |    no |
|    17 | UserWrapper/UserModule/user_wrapper/UserModule_3/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_3/functionDone                                                                                                                                                                                                                                         | 8194 |  1339 |    no |
|    18 | UserWrapper/UserModule/user_wrapper/UserModule_4/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_4/functionDone                                                                                                                                                                                                                                         | 8194 |  1290 |    no |
|    19 | UserWrapper/UserModule/user_wrapper/UserModule_5/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_5/functionDone                                                                                                                                                                                                                                         | 8194 |  1386 |    no |
|    20 | UserWrapper/UserModule/user_wrapper/UserModule_6/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_6/functionDone                                                                                                                                                                                                                                         | 8194 |  1365 |    no |
|    21 | UserWrapper/UserModule/user_wrapper/UserModule_7/startFunction_reg                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/user_wrapper/UserModule_7/functionDone                                                                                                                                                                                                                                         | 8194 |  1344 |    no |
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+-------+


5. Clock Regions : Routing Resource Utilization
-----------------------------------------------

+--------------+----------------------+----------------------+----------------------+----------------------+
|              |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+--------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+--------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0         |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0         |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0         |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0         |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0         |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X5Y0         |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y1         |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1         |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y1         |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1         |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X4Y1         |    3 |    24 | 12.50 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X5Y1         |    5 |    24 | 20.83 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X0Y2         |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X1Y2         |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X2Y2         |    3 |    24 | 12.50 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y2         |    3 |    24 | 12.50 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X4Y2         |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2         |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y3         |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X1Y3         |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y3         |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y3         |    1 |    24 |  4.17 |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X4Y3         |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3         |    4 |    24 | 16.67 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y4         |    4 |    24 | 16.67 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X1Y4         |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4         |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4         |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4         |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4         |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+--------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


6. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |     MMCM     |      PLL     |      GT      |    BUFG_GT   |      PCI     |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |  Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |     0 | 20160 |    0 |  4800 |    0 |    72 |    0 |    36 |    0 |   120 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |     0 | 22080 |    0 |  5280 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y0              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  4305 | 20160 |    0 |  4800 |    0 |    72 |    0 |    36 |    0 |   120 |
| X3Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  6728 | 22080 |    0 |  5280 |    0 |    72 |    1 |    36 |    0 |    96 |
| X4Y0              |    1 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  6181 | 20160 |    0 |  4800 |    0 |    72 |    0 |    36 |    0 |   120 |
| X5Y0              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |    24 |    0 |     0 |  5021 | 21120 |  130 |   960 |   13 |    72 |    8 |    36 |    0 |     0 |
| X0Y1              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  1756 | 22080 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |   120 |
| X1Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  5561 | 24000 |    0 |  6240 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y1              |    3 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    1 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  8819 | 22080 |    0 |  5760 |    0 |    72 |    1 |    36 |    0 |   120 |
| X3Y1              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 10072 | 24000 |  246 |  6240 |    0 |    72 |    6 |    36 |    0 |    96 |
| X4Y1              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  8986 | 22080 |  406 |  5760 |    0 |    72 |    9 |    36 |    0 |   120 |
| X5Y1              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    5 |    24 |    0 |     0 | 10034 | 23040 | 1199 |  1920 |   13 |    72 |   22 |    36 |    0 |     0 |
| X0Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |  8381 | 22080 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |   120 |
| X1Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  9953 | 24000 |  320 |  6240 |    0 |    72 |   16 |    36 |    0 |    96 |
| X2Y2              |    5 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    1 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  8311 | 22080 |  661 |  5760 |    0 |    72 |   16 |    36 |    0 |   120 |
| X3Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  9690 | 24000 |  525 |  6240 |    2 |    72 |   19 |    36 |    0 |    96 |
| X4Y2              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 | 10582 | 22080 |  641 |  5760 |    0 |    72 |   35 |    36 |    0 |   120 |
| X5Y2              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |  9877 | 23040 |  346 |  1920 |    0 |    72 |   12 |    36 |    0 |     0 |
| X0Y3              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |    24 |    0 |     0 |  7743 | 22080 | 1974 |  5760 |    0 |    72 |    3 |    36 |    0 |   120 |
| X1Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  8323 | 24000 | 1201 |  6240 |    0 |    72 |   28 |    36 |    0 |    96 |
| X2Y3              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 | 10381 | 22080 |  655 |  5760 |    4 |    72 |   20 |    36 |    0 |   120 |
| X3Y3              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  8911 | 24000 | 1211 |  6240 |    1 |    72 |    9 |    36 |    0 |    96 |
| X4Y3              |    4 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  9437 | 22080 | 1603 |  5760 |    2 |    72 |   19 |    36 |    0 |   120 |
| X5Y3              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    4 |    24 |    0 |     0 | 10667 | 23040 |  373 |  1920 |    0 |    72 |    8 |    36 |    0 |     0 |
| X0Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    4 |    24 |    0 |     0 |  5987 | 20160 |  775 |  4800 |    0 |    72 |    5 |    36 |    0 |   120 |
| X1Y4              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  4812 | 22080 |  473 |  5280 |    0 |    72 |   16 |    36 |    0 |    96 |
| X2Y4              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  7161 | 20160 |   80 |  4800 |    0 |    72 |   11 |    36 |    0 |   120 |
| X3Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  5374 | 22080 |  999 |  5280 |   16 |    72 |    3 |    36 |    0 |    96 |
| X4Y4              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |  6242 | 20160 |  641 |  4800 |    0 |    72 |   15 |    36 |    0 |   120 |
| X5Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |    24 |    0 |     0 |  5837 | 21120 |  500 |   960 |    0 |    72 |   13 |    36 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* The total number of global clock buffers within a clock region must not exceed 24. Note that one BUFGCTRL consumes two global clock buffers. For more information see UG572: UltraScale Architecture Clocking Resources.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


7. Net wise resources used in clock region X2Y0
-----------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 | 1468 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


8. Net wise resources used in clock region X3Y0
-----------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         2 | 2310 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


9. Net wise resources used in clock region X4Y0
-----------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 | 2066 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X5Y0
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |  yes  |         0 |        0 |       0 |        16 |    0 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_CORECLK                                                                                                                                                  |
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 |  172 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |  182 |     6 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                |
| BUFG_GT     |  yes  |         0 |        0 |      16 |         0 | 2071 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                     |
| BUFG_GT     |  yes  |         0 |        0 |       0 |        14 | 2283 |   124 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 | 609 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 | 1955 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X2Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         1 |        0 |       0 |         0 |    0 |     0 |        0 | extra_clk_BUFG                                                                                                                                                                                                               |
| BUFGCE      |   no  |         1 |        0 |       0 |         0 |    0 |     0 |        0 | hmc_top_1/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                   |
| BUFG_GT     |   no  |         0 |        0 |       0 |         2 | 3024 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X3Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |        12 | 4036 |   246 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X4Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         1 |   72 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |  yes  |         0 |        0 |       0 |         5 |  261 |   160 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
| BUFG_GT     |   no  |         0 |        0 |       0 |        12 | 3653 |   246 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X5Y1
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |   32 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                |
| BUFGCE      |   no  |         0 |        0 |       0 |         1 |   58 |     2 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |  yes  |         0 |        0 |      16 |         0 |   79 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                     |
| BUFGCE      |   no  |         0 |        0 |       0 |         4 |  432 |     4 |        0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/wr_rst_q_reg[4]                                                                                                                                                              |
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 |  768 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |  yes  |         0 |        0 |       0 |        55 | 7209 |  1193 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 | 2942 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


18. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         8 |    0 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        24 | 4351 |   320 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


19. Net wise resources used in clock region X2Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         1 |        0 |       0 |         0 |    0 |     0 |        0 | extra_clk_BUFG                                                                                                                                                                                                                    |
| BUFGCE      |   no  |         1 |        0 |       0 |         0 |    0 |     0 |        0 | hmc_top/debug_pll/clkfbout_buf_clk_wiz_0                                                                                                                                                                                          |
| BUFG_GT     |   no  |         0 |        0 |       0 |         2 |    2 |     2 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |  yes  |         0 |        0 |       0 |         0 |    7 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                       |
| BUFG_GT     |   no  |         0 |        0 |       0 |        30 | 4334 |   659 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


20. Net wise resources used in clock region X3Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |  130 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |   no  |         0 |        0 |       0 |        16 |  977 |   328 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        24 | 4403 |   197 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


21. Net wise resources used in clock region X4Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |    1 |     1 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |   32 |     0 |        0 | extra_clk_BUFG                                                                                                                                                                                                               |
| BUFG_GT     |   no  |         0 |        0 |       0 |        29 |  395 |    92 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |  yes  |         0 |        0 |       0 |         9 |  981 |    65 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
| BUFG_GT     |   no  |         0 |        0 |       0 |        32 | 6782 |   483 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


22. Net wise resources used in clock region X5Y2
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         1 |    0 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFGCE      |   no  |         0 |        0 |       0 |         2 |  140 |     1 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |  yes  |         0 |        0 |       0 |        10 |  708 |   183 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
| BUFG_GT     |   no  |         0 |        0 |       0 |        11 | 3744 |   162 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


23. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |   70 |     4 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         3 |  221 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |  221 |     0 |        0 | hmc_top_1/debug_pll/outclk_0                                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 | 1114 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       4 |         3 | 5494 |  1970 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


24. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         3 |  158 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         3 | 1044 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        25 | 3296 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        25 | 3440 |  1201 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


25. Net wise resources used in clock region X2Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         2 |  139 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        12 |  139 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        15 | 1939 |     9 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        17 | 6564 |   646 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


26. Net wise resources used in clock region X3Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |  yes  |         0 |        0 |       0 |         1 |    0 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                       |
| BUFG_GT     |   no  |         0 |        0 |       0 |         5 |    2 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |    9 |     0 |        0 | hmc_top_1/debug_pll/outclk_0                                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         3 | 1130 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 | 1626 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         7 | 2089 |     4 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |         4 | 2675 |  1207 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


27. Net wise resources used in clock region X4Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |  yes  |         0 |        0 |       0 |         2 |    0 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |   55 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |   no  |         0 |        0 |       0 |        11 | 2657 |  1218 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        27 | 6725 |   385 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


28. Net wise resources used in clock region X5Y3
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  |
| BUFGCE      |   no  |         0 |        0 |       0 |         1 |   33 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |  yes  |         0 |        0 |       0 |         1 |   35 |     0 |        0 | PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                  |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 | 1039 |   293 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       4 |        14 | 9560 |    80 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


29. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |   45 |     0 |        0 | hmc_top_1/debug_pll/outclk_0                                                                                                                                                                                                      |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |   81 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 | 1049 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       4 |        10 | 4812 |   775 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


30. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFGCE      |   no  |         0 |        0 |       0 |        10 |  499 |     2 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        12 | 1975 |   471 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       0 |        10 | 2338 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


31. Net wise resources used in clock region X2Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         1 |   66 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFGCE      |   no  |         0 |        0 |       0 |         3 |   96 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        18 | 6999 |    80 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


32. Net wise resources used in clock region X3Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                           Clock Net Name                                                                                                          |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         0 |    1 |     0 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |    9 |     0 |        0 | hmc_top/debug_pll/outclk_0                                                                                                                                                                                                        |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |  566 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         2 |  758 |   144 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |
| BUFG_GT     |   no  |         0 |        0 |       0 |        11 | 1545 |   512 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |
| BUFG_GT     |   no  |         0 |        0 |       0 |         9 | 2495 |   343 |        0 | hmc_top_1/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_l3_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


33. Net wise resources used in clock region X4Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       0 |         4 |  279 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| BUFGCE      |   no  |         0 |        0 |       0 |         4 |  393 |     6 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |   no  |         0 |        0 |       0 |        22 | 5570 |   635 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


34. Net wise resources used in clock region X5Y4
------------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins |  FFs | LUTMs | DSP48E2s |                                                                                                        Clock Net Name                                                                                                        |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk_out[0]  |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 |    0 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk_out[0]  |
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |  266 |     0 |        0 | hmc_top/debug_pll/outclk_0                                                                                                                                                                                                   |
| BUFGCE      |   no  |         0 |        0 |       0 |        13 |  533 |     0 |        0 | UserWrapper/UserModule_s2pb/s2pb/clk_gen/CLK                                                                                                                                                                                 |
| BUFG_GT     |   no  |         0 |        0 |       4 |         0 | 1813 |   500 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |
| BUFG_GT     |   no  |         0 |        0 |       4 |        13 | 3225 |     0 |        0 | hmc_top/hmc_phy/hmc_pmd/DUT/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-------------+-------+-----------+----------+---------+-----------+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


