$date
	Fri May  6 22:00:33 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gate_tb $end
$var wire 1 ! output0 $end
$var reg 2 " input0 [1:0] $end
$var reg 2 # input1 [1:0] $end
$scope module uut $end
$var wire 1 $ input0 $end
$var wire 1 % input0_ $end
$var wire 1 & input1 $end
$var wire 1 ' input1_ $end
$var wire 1 ! output0 $end
$var wire 1 ( p $end
$var wire 1 ) q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
1'
0&
1%
0$
b0 #
b0 "
1!
$end
#150
0!
0)
0%
1$
b1 "
#210
1!
0'
1(
1&
b1 #
#360
0!
1%
0(
0$
b0 "
