module 4_to_1_mux(i, s, y);
  input [0:3] i;
  input [1:0] s;
  output reg y;

  always @(i or s) begin
    y = s[1] ? (s[0] ? i[3] : i[2]) : (s[0] ? i[1] : i[0]);
  end
endmodule
