[ ] (steel_top.v) - Account for pipeline flushes!
[ ] (steel_top.v) - Account for vld_out
[ ] (instr_constraint.sv) - Remove MUL\* instructions
[ ] (sqed-generator) - Modify the ISA constraints from RideCore template
[ ] Add memory assertions

[x] (formal_bind.sv) - Wire up Integer Register File instead of to Memory
