{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760259880068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760259880068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 11:04:39 2025 " "Processing started: Sun Oct 12 11:04:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760259880068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760259880068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760259880068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760259880874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760259880874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760259890325 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760259890325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760259890325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760259890334 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/clock_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760259890334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760259890334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760259890369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_100kHz top.vhd(73) " "Verilog HDL or VHDL warning at top.vhd(73): object \"w_100kHz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760259890373 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1Hz\"" {  } { { "top.vhd" "tim_1Hz" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760259890389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_100kHz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_100kHz\"" {  } { { "top.vhd" "tim_100kHz" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760259890398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760259890753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760259891026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760259891026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760259891073 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760259891073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760259891073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760259891073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760259891079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:04:51 2025 " "Processing ended: Sun Oct 12 11:04:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760259891079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760259891079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760259891079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760259891079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1760259892165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760259892165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 11:04:51 2025 " "Processing started: Sun Oct 12 11:04:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760259892165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1760259892165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1760259892165 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1760259892685 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1760259892685 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1760259892686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760259892711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760259892712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760259892716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760259892741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760259892741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760259892839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760259892851 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760259892922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760259892922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760259892930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760259892930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760259892930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760259892930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760259892930 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760259892930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760259892932 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 6 " "No exact pin location assignment(s) for 1 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1760259893025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1760259893163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1760259893164 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1760259893165 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1760259893165 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1760259893165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760259893170 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760259893170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760259893277 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760259893277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760259893277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760259893277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760259893278 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760259893278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760259893278 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760259893278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760259893287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1760259893287 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760259893287 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1760259893289 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1760259893289 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1760259893289 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1760259893289 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1760259893289 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1760259893289 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_1 " "Node \"IO_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_103 " "Node \"IO_103\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_103" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_104 " "Node \"IO_104\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_104" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_105 " "Node \"IO_105\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_105" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_106 " "Node \"IO_106\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_106" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_114 " "Node \"IO_114\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_114" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_115 " "Node \"IO_115\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_115" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_119 " "Node \"IO_119\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_119" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_120 " "Node \"IO_120\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_120" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_121 " "Node \"IO_121\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_121" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_124 " "Node \"IO_124\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_124" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_125 " "Node \"IO_125\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_125" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_126 " "Node \"IO_126\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_126" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_127 " "Node \"IO_127\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_127" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_128 " "Node \"IO_128\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_128" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_129 " "Node \"IO_129\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_129" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_132 " "Node \"IO_132\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_132" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_133 " "Node \"IO_133\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_133" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_135 " "Node \"IO_135\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_135" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_136 " "Node \"IO_136\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_136" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_137 " "Node \"IO_137\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_137" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_141 " "Node \"IO_141\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_141" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_142 " "Node \"IO_142\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_142" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_143 " "Node \"IO_143\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_143" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_144 " "Node \"IO_144\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_144" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_2 " "Node \"IO_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_28 " "Node \"IO_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_3 " "Node \"IO_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_30 " "Node \"IO_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_31 " "Node \"IO_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_32 " "Node \"IO_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_33 " "Node \"IO_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_34 " "Node \"IO_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_38 " "Node \"IO_38\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_39 " "Node \"IO_39\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_42 " "Node \"IO_42\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_43 " "Node \"IO_43\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_44 " "Node \"IO_44\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_44" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_46 " "Node \"IO_46\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_46" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_49 " "Node \"IO_49\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_50 " "Node \"IO_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_51 " "Node \"IO_51\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_52 " "Node \"IO_52\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_53 " "Node \"IO_53\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_54 " "Node \"IO_54\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_55 " "Node \"IO_55\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_58 " "Node \"IO_58\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_59 " "Node \"IO_59\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_60 " "Node \"IO_60\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_64 " "Node \"IO_64\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_64" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_65 " "Node \"IO_65\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_65" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_66 " "Node \"IO_66\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_66" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_67 " "Node \"IO_67\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_67" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_68 " "Node \"IO_68\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_68" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_69 " "Node \"IO_69\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_69" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_7 " "Node \"IO_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_70 " "Node \"IO_70\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_70" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_71 " "Node \"IO_71\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_71" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_72 " "Node \"IO_72\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_72" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_73 " "Node \"IO_73\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_73" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_74 " "Node \"IO_74\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_74" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_75 " "Node \"IO_75\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_75" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_76 " "Node \"IO_76\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_76" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_77 " "Node \"IO_77\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_77" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_80 " "Node \"IO_80\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_80" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_83 " "Node \"IO_83\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_83" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_84 " "Node \"IO_84\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_84" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_85 " "Node \"IO_85\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_85" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_86 " "Node \"IO_86\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_86" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_87 " "Node \"IO_87\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_87" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I_25 " "Node \"I_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760259893293 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1760259893293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760259893295 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1760259893302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760259893520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760259893550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760259893559 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760259893853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760259893853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760259893961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760259894146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760259894146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1760259894249 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760259894249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760259894251 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760259894320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760259894332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760259894389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760259894389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760259894465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760259894626 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1760259894685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760259894715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6509 " "Peak virtual memory: 6509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760259894882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:04:54 2025 " "Processing ended: Sun Oct 12 11:04:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760259894882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760259894882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760259894882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760259894882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1760259895744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760259895744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 11:04:55 2025 " "Processing started: Sun Oct 12 11:04:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760259895744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1760259895744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1760259895744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1760259895907 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1760259896079 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1760259896089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760259896185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:04:56 2025 " "Processing ended: Sun Oct 12 11:04:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760259896185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760259896185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760259896185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1760259896185 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1760259896814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1760259897280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760259897280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 11:04:56 2025 " "Processing started: Sun Oct 12 11:04:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760259897280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1760259897362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1760259897419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1760259897420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1760259897513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897513 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1760259897514 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897514 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1760259897514 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1760259897523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1760259897530 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760259897530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.246 " "Worst-case setup slack is -3.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.246             -61.988 FPGA_CLK1_50  " "   -3.246             -61.988 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.512 " "Worst-case hold slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 FPGA_CLK1_50  " "    0.512               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897538 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760259897546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1760259897562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1760259897669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1760259897704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760259897704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.079 " "Worst-case setup slack is -3.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079             -58.781 FPGA_CLK1_50  " "   -3.079             -58.781 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.496 " "Worst-case hold slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 FPGA_CLK1_50  " "    0.496               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897713 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760259897722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760259897779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1760259897779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760259897779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.429 " "Worst-case setup slack is -1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429             -22.932 FPGA_CLK1_50  " "   -1.429             -22.932 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 FPGA_CLK1_50  " "    0.275               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760259897789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 FPGA_CLK1_50  " "   -3.000             -50.601 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760259897792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760259897792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760259897988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760259897988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760259898019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:04:58 2025 " "Processing ended: Sun Oct 12 11:04:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760259898019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760259898019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760259898019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1760259898019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1760259898849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760259898849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 11:04:58 2025 " "Processing started: Sun Oct 12 11:04:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760259898849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760259898849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760259898850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1760259899070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_85c_slow.vho C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_8l_1000mv_85c_slow.vho in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_0c_slow.vho C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_8l_1000mv_0c_slow.vho in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1000mv_0c_fast.vho C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_min_1000mv_0c_fast.vho in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top.vho in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_85c_vhd_slow.sdo C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_8l_1000mv_85c_vhd_slow.sdo in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8l_1000mv_0c_vhd_slow.sdo C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_8l_1000mv_0c_vhd_slow.sdo in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1000mv_0c_vhd_fast.sdo C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_min_1000mv_0c_vhd_fast.sdo in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/ simulation " "Generated file top_vhd.sdo in folder \"C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760259899208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760259899235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:04:59 2025 " "Processing ended: Sun Oct 12 11:04:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760259899235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760259899235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760259899235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760259899235 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760259899837 ""}
