Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: microblaze_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microblaze_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microblaze_top"
Output Format                      : NGC
Target Device                      : xc4vsx55-10-ff1148

---- Source Options
Top Module Name                    : microblaze_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/hdl/microblaze.v" in library work
Module <microblaze> compiled
Module <microblaze_microblaze_0_wrapper> compiled
Module <microblaze_mb_plb_wrapper> compiled
Module <microblaze_ilmb_wrapper> compiled
Module <microblaze_dlmb_wrapper> compiled
Module <microblaze_dlmb_cntlr_wrapper> compiled
Module <microblaze_ilmb_cntlr_wrapper> compiled
Module <microblaze_lmb_bram_wrapper> compiled
Module <microblaze_rs232_wrapper> compiled
Module <microblaze_clock_generator_0_wrapper> compiled
Module <microblaze_mdm_0_wrapper> compiled
Module <microblaze_proc_sys_reset_0_wrapper> compiled
Module <microblaze_xps_intc_0_wrapper> compiled
Module <microblaze_plb_dac_0_wrapper> compiled
Compiling verilog file "microblaze/microblaze_top.v" in library work
Module <microblaze_plb_dac_1_wrapper> compiled
Module <microblaze_top> compiled
Module <rst_generator> compiled
Module <clk_generator> compiled
No errors in compilation
Analysis of file <"microblaze_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <microblaze_top> in library <work>.

Analyzing hierarchy for module <clk_generator> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <microblaze_top>.
Module <microblaze_top> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_i> in unit <microblaze_top>.
Analyzing module <clk_generator> in library <work>.
Module <clk_generator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_generator>.
    Related source file is "microblaze/microblaze_top.v".
    Found 1-bit register for signal <clk_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk_generator> synthesized.


Synthesizing Unit <microblaze_top>.
    Related source file is "microblaze/microblaze_top.v".
Unit <microblaze_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <microblaze.ngc>.
Reading core <microblaze_microblaze_0_wrapper.ngc>.
Reading core <microblaze_mb_plb_wrapper.ngc>.
Reading core <microblaze_ilmb_wrapper.ngc>.
Reading core <microblaze_dlmb_wrapper.ngc>.
Reading core <microblaze_dlmb_cntlr_wrapper.ngc>.
Reading core <microblaze_ilmb_cntlr_wrapper.ngc>.
Reading core <microblaze_lmb_bram_wrapper.ngc>.
Reading core <microblaze_rs232_wrapper.ngc>.
Reading core <microblaze_clock_generator_0_wrapper.ngc>.
Reading core <microblaze_mdm_0_wrapper.ngc>.
Reading core <microblaze_proc_sys_reset_0_wrapper.ngc>.
Reading core <microblaze_xps_intc_0_wrapper.ngc>.
Reading core <microblaze_plb_dac_0_wrapper.ngc>.
Reading core <microblaze_plb_dac_1_wrapper.ngc>.
Loading core <microblaze_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <microblaze_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <microblaze_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <microblaze_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <microblaze_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <microblaze_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <microblaze_rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <microblaze_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <microblaze_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <microblaze_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <microblaze_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <microblaze_plb_dac_0_wrapper> for timing and area information for instance <plb_dac_0>.
Loading core <microblaze_plb_dac_1_wrapper> for timing and area information for instance <plb_dac_1>.
Loading core <microblaze> for timing and area information for instance <microblaze_i>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <microblaze_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microblaze_top, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : microblaze_top.ngr
Top Level Output File Name         : microblaze_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 4788
#      GND                         : 16
#      INV                         : 51
#      LUT1                        : 107
#      LUT2                        : 318
#      LUT2_D                      : 15
#      LUT2_L                      : 13
#      LUT3                        : 1099
#      LUT3_D                      : 93
#      LUT3_L                      : 25
#      LUT4                        : 1773
#      LUT4_D                      : 103
#      LUT4_L                      : 157
#      MULT_AND                    : 34
#      MUXCY                       : 110
#      MUXCY_L                     : 171
#      MUXF5                       : 543
#      MUXF6                       : 14
#      MUXF7                       : 6
#      MUXF8                       : 1
#      VCC                         : 10
#      XORCY                       : 129
# FlipFlops/Latches                : 2989
#      FD                          : 239
#      FD_1                        : 20
#      FDC                         : 21
#      FDC_1                       : 5
#      FDCE                        : 15
#      FDE                         : 320
#      FDE_1                       : 8
#      FDP                         : 9
#      FDR                         : 1148
#      FDRE                        : 1060
#      FDRE_1                      : 1
#      FDRS                        : 18
#      FDRSE                       : 16
#      FDS                         : 58
#      FDSE                        : 51
# RAMS                             : 224
#      RAM16X1D                    : 192
#      RAMB16                      : 32
# Shift Registers                  : 133
#      SRL16                       : 7
#      SRL16E                      : 118
#      SRLC16E                     : 8
# Tri-States                       : 2
#      BUFT                        : 2
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 2
#      IOBUF                       : 2
#      OBUF                        : 39
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 3
#      DSP48                       : 3
# Others                           : 1
#      BSCAN_VIRTEX4               : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx55ff1148-10 

 Number of Slices:                     3092  out of  24576    12%  
 Number of Slice Flip Flops:           2989  out of  49152     6%  
 Number of 4 input LUTs:               4271  out of  49152     8%  
    Number used as logic:              3754
    Number used as Shift registers:     133
    Number used as RAMs:                384
 Number of IOs:                          44
 Number of bonded IOBs:                  44  out of    640     6%  
 Number of TBUFs:                         2  out of      0        (*) 
 Number of FIFO16/RAMB16s:               32  out of    320    10%  
    Number used as RAMB16s:              32
 Number of GCLKs:                         7  out of     32    21%  
 Number of DCM_ADVs:                      1  out of      8    12%  
 Number of DSP48s:                        3  out of    512     0%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                           | Load  |
-----------------------------------+-----------------------------------------------------------------+-------+
clk_generator_0/clk_reg            | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK0     | 3092  |
microblaze_i/mdm_0/mdm_0/drck_i    | BUFG                                                            | 212   |
microblaze_i/mdm_0/mdm_0/update1   | BUFG                                                            | 43    |
microblaze_i/RS232/Interrupt       | NONE(microblaze_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)| 1     |
fpga_0_clk_1_sys_clk_pin           | BUFGP                                                           | 1     |
-----------------------------------+-----------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
microblaze_i/lmb_bram/lmb_bram/pgassign100<10>(microblaze_i/lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                      | NONE(microblaze_i/lmb_bram/lmb_bram/ramb16_0)                                                                                           | 64    |
microblaze_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                 | 23    |
microblaze_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                              | 12    |
microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/reset(microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                   | NONE(microblaze_i/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                            | 4     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)| NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)         | 2     |
microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                       | 1     |
microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                         | 1     |
microblaze_i/mdm_0/mdm_0/update1(microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)         | 1     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)| 1     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)       | 1     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)     | NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i)          | 1     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)      | 1     |
microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)      | 1     |
microblaze_i/xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(microblaze_i/xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                                                                                   | NONE(microblaze_i/xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                        | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 9.456ns (Maximum Frequency: 105.755MHz)
   Minimum input arrival time before clock: 3.293ns
   Maximum output required time after clock: 8.978ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generator_0/clk_reg'
  Clock period: 8.026ns (frequency: 124.599MHz)
  Total number of paths / destination ports: 413153 / 10129
-------------------------------------------------------------------------
Delay:               8.026ns (Levels of Logic = 7)
  Source:            microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF (FF)
  Destination:       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4 (FF)
  Source Clock:      clk_generator_0/clk_reg rising
  Destination Clock: clk_generator_0/clk_reg rising

  Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             77   0.360   1.267  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF (microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<2>)
     LUT4:I3->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000046 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000046)
     LUT4:I3->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000089_SW0 (N726)
     LUT4_D:I3->O          2   0.195   0.540  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000089 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict)
     LUT3:I2->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_9_mux00001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<9>)
     MUXCY_L:S->LO         1   0.366   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<9>)
     MUXCY_L:CI->LO      390   0.045   2.491  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT4:I3->O            6   0.195   0.397  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_not0001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_not0001)
     FDSE:CE                   0.540          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4
    ----------------------------------------
    Total                      8.026ns (2.286ns logic, 5.740ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_i/mdm_0/mdm_0/drck_i'
  Clock period: 8.278ns (frequency: 120.798MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               4.139ns (Levels of Logic = 5)
  Source:            microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      microblaze_i/mdm_0/mdm_0/drck_i falling
  Destination Clock: microblaze_i/mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.307   0.585  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.195   0.523  JTAG_CONTROL_I/shifting_Data_SW0 (N40)
     LUT4:I3->O            9   0.195   0.469  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.358   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     1.062          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      4.139ns (2.117ns logic, 2.022ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_i/mdm_0/mdm_0/update1'
  Clock period: 9.456ns (frequency: 105.755MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               4.728ns (Levels of Logic = 6)
  Source:            microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      microblaze_i/mdm_0/mdm_0/update1 falling
  Destination Clock: microblaze_i/mdm_0/mdm_0/update1 rising

  Data Path: microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.307   0.778  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.195   0.758  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.195   0.537  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N5)
     LUT3:I2->O            2   0.195   0.540  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N15)
     LUT3:I2->O           10   0.195   0.488  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.540          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i
    ----------------------------------------
    Total                      4.728ns (1.627ns logic, 3.101ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 1.497ns (frequency: 668.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.497ns (Levels of Logic = 1)
  Source:            clk_generator_0/clk_reg (FF)
  Destination:       clk_generator_0/clk_reg (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: clk_generator_0/clk_reg to clk_generator_0/clk_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.360   0.397  clk_generator_0/clk_reg (clk_generator_0/clk_reg)
     INV:I->O              1   0.358   0.360  clk_generator_0/clk_reg_not00011_INV_0 (clk_generator_0/clk_reg_not0001)
     FDR:D                     0.022          clk_generator_0/clk_reg
    ----------------------------------------
    Total                      1.497ns (0.740ns logic, 0.757ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 123 / 99
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 4)
  Source:            microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT (PAD)
  Destination:       microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: microblaze_i/mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT to microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.195   0.469  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.358   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     1.062          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.293ns (2.379ns logic, 0.914ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generator_0/clk_reg'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.080ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clk_generator_0/clk_reg rising

  Data Path: fpga_0_rst_1_sys_rst_pin to microblaze_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.375  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'microblaze_i'
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.358   0.360  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                     0.022          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      2.080ns (1.345ns logic, 0.735ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_i/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.753ns (Levels of Logic = 3)
  Source:            microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL (PAD)
  Destination:       microblaze_i/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: microblaze_i/mdm_0/mdm_0/update1 rising

  Data Path: microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL to microblaze_i/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SEL      2   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.195   0.744  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            4   0.195   0.374  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.540          PORT_Selector_1_0
    ----------------------------------------
    Total                      2.753ns (1.635ns logic, 1.118ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.120ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clk_generator_0/clk_reg (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_rst_1_sys_rst_pin to clk_generator_0/clk_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.375  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     INV:I->O              1   0.358   0.360  clk_generator_0/rst_in_inv1_INV_0 (clk_generator_0/rst_in_inv)
     FDR:R                     1.062          clk_generator_0/clk_reg
    ----------------------------------------
    Total                      3.120ns (2.385ns logic, 0.735ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_generator_0/clk_reg'
  Total number of paths / destination ports: 70 / 40
-------------------------------------------------------------------------
Offset:              5.634ns (Levels of Logic = 3)
  Source:            microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_en (FF)
  Destination:       plb_dac_1_S_DCLKIO_pin (PAD)
  Source Clock:      clk_generator_0/clk_reg rising

  Data Path: microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/dac_en to plb_dac_1_S_DCLKIO_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.360   0.745  plb_dac_1/USER_LOGIC_I/dac_en (plb_dac_1/USER_LOGIC_I/dac_en)
     LUT2:I0->O            2   0.195   0.377  plb_dac_1/USER_LOGIC_I/IP2DAC_DCLKIO1 (S_Clkout)
     end scope: 'plb_dac_1'
     end scope: 'microblaze_i'
     OBUF:I->O                 3.957          plb_dac_1_S_Clkout_pin_OBUF (plb_dac_1_S_Clkout_pin)
    ----------------------------------------
    Total                      5.634ns (4.512ns logic, 1.122ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.714ns (Levels of Logic = 1)
  Source:            clk_generator_0/clk_reg (FF)
  Destination:       sys_clk_50m (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: clk_generator_0/clk_reg to sys_clk_50m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.360   0.397  clk_generator_0/clk_reg (clk_generator_0/clk_reg)
     OBUF:I->O                 3.957          sys_clk_50m_OBUF (sys_clk_50m)
    ----------------------------------------
    Total                      4.714ns (4.317ns logic, 0.397ns route)
                                       (91.6% logic, 8.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_i/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 134 / 1
-------------------------------------------------------------------------
Offset:              8.978ns (Levels of Logic = 11)
  Source:            microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      microblaze_i/mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.203   0.585  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<8>)
     LUT3:I1->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.382   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30)
     LUT3:I2->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84_G (N873)
     MUXF5:I1->O           1   0.374   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.195   0.741  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N724)
     LUT4:I0->O            1   0.195   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.195   0.741  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      8.978ns (4.324ns logic, 4.654ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_i/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              5.861ns (Levels of Logic = 10)
  Source:            microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      microblaze_i/mdm_0/mdm_0/update1 falling

  Data Path: microblaze_i/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_i/mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.307   0.778  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.195   0.416  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.527   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.195   0.741  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N724)
     LUT4:I0->O            1   0.195   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.195   0.741  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      5.861ns (1.809ns logic, 4.052ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.37 secs
 
--> 

Total memory usage is 402568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   15 (   0 filtered)

