============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 14:40:12 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(758)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.347682s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (61.4%)

RUN-1004 : used memory is 266 MB, reserved memory is 245 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86444806766592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10004 instances
RUN-0007 : 6206 luts, 2948 seqs, 467 mslices, 247 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11177 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6670 nets have 2 pins
RUN-1001 : 3212 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 208 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1294     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     623     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 75
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10002 instances, 6206 luts, 2948 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47456, tnet num: 11175, tinst num: 10002, tnode num: 57249, tedge num: 77605.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11175 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.990069s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (56.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.72014e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10002.
PHY-3001 : Level 1 #clusters 1509.
PHY-3001 : End clustering;  0.081008s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 784455, overlap = 301.344
PHY-3002 : Step(2): len = 669398, overlap = 334.062
PHY-3002 : Step(3): len = 496039, overlap = 470.25
PHY-3002 : Step(4): len = 438626, overlap = 498.438
PHY-3002 : Step(5): len = 355740, overlap = 570.344
PHY-3002 : Step(6): len = 306622, overlap = 635.5
PHY-3002 : Step(7): len = 256006, overlap = 690.812
PHY-3002 : Step(8): len = 214332, overlap = 738.031
PHY-3002 : Step(9): len = 187291, overlap = 795.844
PHY-3002 : Step(10): len = 163344, overlap = 827.312
PHY-3002 : Step(11): len = 150054, overlap = 834.625
PHY-3002 : Step(12): len = 138265, overlap = 843.344
PHY-3002 : Step(13): len = 128842, overlap = 854.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40644e-06
PHY-3002 : Step(14): len = 145775, overlap = 791
PHY-3002 : Step(15): len = 192505, overlap = 670.156
PHY-3002 : Step(16): len = 204317, overlap = 628.781
PHY-3002 : Step(17): len = 209450, overlap = 606.75
PHY-3002 : Step(18): len = 207764, overlap = 587.906
PHY-3002 : Step(19): len = 201377, overlap = 588.344
PHY-3002 : Step(20): len = 193646, overlap = 560.781
PHY-3002 : Step(21): len = 188311, overlap = 551.844
PHY-3002 : Step(22): len = 184217, overlap = 560.656
PHY-3002 : Step(23): len = 179111, overlap = 589.188
PHY-3002 : Step(24): len = 175865, overlap = 598.25
PHY-3002 : Step(25): len = 172957, overlap = 623.875
PHY-3002 : Step(26): len = 170356, overlap = 623.438
PHY-3002 : Step(27): len = 168981, overlap = 631.125
PHY-3002 : Step(28): len = 167514, overlap = 629.75
PHY-3002 : Step(29): len = 165713, overlap = 635.344
PHY-3002 : Step(30): len = 164822, overlap = 639.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81288e-06
PHY-3002 : Step(31): len = 170957, overlap = 618.656
PHY-3002 : Step(32): len = 183662, overlap = 586.344
PHY-3002 : Step(33): len = 192753, overlap = 556.875
PHY-3002 : Step(34): len = 197106, overlap = 540.438
PHY-3002 : Step(35): len = 198046, overlap = 520.375
PHY-3002 : Step(36): len = 198656, overlap = 512.875
PHY-3002 : Step(37): len = 199201, overlap = 488.688
PHY-3002 : Step(38): len = 200039, overlap = 471.938
PHY-3002 : Step(39): len = 199825, overlap = 474.406
PHY-3002 : Step(40): len = 199434, overlap = 470.656
PHY-3002 : Step(41): len = 198301, overlap = 475.531
PHY-3002 : Step(42): len = 197797, overlap = 484.469
PHY-3002 : Step(43): len = 197178, overlap = 484.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.62575e-06
PHY-3002 : Step(44): len = 207411, overlap = 455.781
PHY-3002 : Step(45): len = 222786, overlap = 437.25
PHY-3002 : Step(46): len = 231510, overlap = 423.844
PHY-3002 : Step(47): len = 235613, overlap = 416.25
PHY-3002 : Step(48): len = 236330, overlap = 415.312
PHY-3002 : Step(49): len = 236721, overlap = 434.844
PHY-3002 : Step(50): len = 236427, overlap = 435.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.92515e-05
PHY-3002 : Step(51): len = 249991, overlap = 426.625
PHY-3002 : Step(52): len = 265716, overlap = 373.031
PHY-3002 : Step(53): len = 277425, overlap = 347.562
PHY-3002 : Step(54): len = 283169, overlap = 345.125
PHY-3002 : Step(55): len = 283949, overlap = 337.719
PHY-3002 : Step(56): len = 283558, overlap = 338.469
PHY-3002 : Step(57): len = 281898, overlap = 313.281
PHY-3002 : Step(58): len = 281198, overlap = 304.812
PHY-3002 : Step(59): len = 281202, overlap = 306.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.8503e-05
PHY-3002 : Step(60): len = 297065, overlap = 285.281
PHY-3002 : Step(61): len = 311647, overlap = 245.031
PHY-3002 : Step(62): len = 316294, overlap = 237.781
PHY-3002 : Step(63): len = 319204, overlap = 243.031
PHY-3002 : Step(64): len = 321508, overlap = 220.125
PHY-3002 : Step(65): len = 323306, overlap = 209.938
PHY-3002 : Step(66): len = 322005, overlap = 200.906
PHY-3002 : Step(67): len = 322926, overlap = 193.844
PHY-3002 : Step(68): len = 323581, overlap = 208.281
PHY-3002 : Step(69): len = 323956, overlap = 200.188
PHY-3002 : Step(70): len = 322857, overlap = 193.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.7006e-05
PHY-3002 : Step(71): len = 336205, overlap = 188.656
PHY-3002 : Step(72): len = 347067, overlap = 175.469
PHY-3002 : Step(73): len = 350287, overlap = 160.062
PHY-3002 : Step(74): len = 353377, overlap = 160.906
PHY-3002 : Step(75): len = 357029, overlap = 153.031
PHY-3002 : Step(76): len = 359245, overlap = 145.156
PHY-3002 : Step(77): len = 358681, overlap = 145.312
PHY-3002 : Step(78): len = 359305, overlap = 133.156
PHY-3002 : Step(79): len = 361263, overlap = 130.406
PHY-3002 : Step(80): len = 361601, overlap = 129.875
PHY-3002 : Step(81): len = 359955, overlap = 136.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000154012
PHY-3002 : Step(82): len = 369360, overlap = 132.906
PHY-3002 : Step(83): len = 376085, overlap = 137.938
PHY-3002 : Step(84): len = 377994, overlap = 126.812
PHY-3002 : Step(85): len = 380539, overlap = 113.375
PHY-3002 : Step(86): len = 385375, overlap = 109.281
PHY-3002 : Step(87): len = 389242, overlap = 112.094
PHY-3002 : Step(88): len = 388833, overlap = 117.531
PHY-3002 : Step(89): len = 388845, overlap = 114.688
PHY-3002 : Step(90): len = 389501, overlap = 114.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000308024
PHY-3002 : Step(91): len = 396542, overlap = 115.062
PHY-3002 : Step(92): len = 401021, overlap = 113.312
PHY-3002 : Step(93): len = 400761, overlap = 102
PHY-3002 : Step(94): len = 402021, overlap = 92.5312
PHY-3002 : Step(95): len = 406741, overlap = 89.25
PHY-3002 : Step(96): len = 410005, overlap = 85.5938
PHY-3002 : Step(97): len = 409276, overlap = 84.3438
PHY-3002 : Step(98): len = 409391, overlap = 84.625
PHY-3002 : Step(99): len = 411028, overlap = 80.8438
PHY-3002 : Step(100): len = 412252, overlap = 67
PHY-3002 : Step(101): len = 410421, overlap = 65.9688
PHY-3002 : Step(102): len = 410845, overlap = 62.7188
PHY-3002 : Step(103): len = 414280, overlap = 61.0625
PHY-3002 : Step(104): len = 416265, overlap = 59.7812
PHY-3002 : Step(105): len = 413453, overlap = 72.2188
PHY-3002 : Step(106): len = 412833, overlap = 70.0625
PHY-3002 : Step(107): len = 414984, overlap = 70.8125
PHY-3002 : Step(108): len = 415553, overlap = 71.4062
PHY-3002 : Step(109): len = 413511, overlap = 72.3438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00057434
PHY-3002 : Step(110): len = 418072, overlap = 71
PHY-3002 : Step(111): len = 420617, overlap = 72.4375
PHY-3002 : Step(112): len = 420345, overlap = 73.7812
PHY-3002 : Step(113): len = 420951, overlap = 71.3438
PHY-3002 : Step(114): len = 422911, overlap = 71.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(115): len = 426498, overlap = 70.3125
PHY-3002 : Step(116): len = 431521, overlap = 67.0938
PHY-3002 : Step(117): len = 431745, overlap = 63.5312
PHY-3002 : Step(118): len = 432829, overlap = 65.1562
PHY-3002 : Step(119): len = 436038, overlap = 68.2188
PHY-3002 : Step(120): len = 440101, overlap = 69.2188
PHY-3002 : Step(121): len = 441405, overlap = 66.5
PHY-3002 : Step(122): len = 444203, overlap = 65.75
PHY-3002 : Step(123): len = 447900, overlap = 66.625
PHY-3002 : Step(124): len = 449130, overlap = 60.5625
PHY-3002 : Step(125): len = 448635, overlap = 59.6562
PHY-3002 : Step(126): len = 450727, overlap = 53.7812
PHY-3002 : Step(127): len = 453468, overlap = 51.8438
PHY-3002 : Step(128): len = 455595, overlap = 53.8125
PHY-3002 : Step(129): len = 454109, overlap = 55.1875
PHY-3002 : Step(130): len = 453608, overlap = 57.5625
PHY-3002 : Step(131): len = 453655, overlap = 57.875
PHY-3002 : Step(132): len = 454326, overlap = 57.9375
PHY-3002 : Step(133): len = 453951, overlap = 57.9375
PHY-3002 : Step(134): len = 453115, overlap = 57.375
PHY-3002 : Step(135): len = 452490, overlap = 53.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00194328
PHY-3002 : Step(136): len = 454441, overlap = 53.6562
PHY-3002 : Step(137): len = 455330, overlap = 53.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016459s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11177.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605984, over cnt = 1276(3%), over = 7570, worst = 37
PHY-1001 : End global iterations;  0.314420s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 82.54, top5 = 61.96, top10 = 52.66, top15 = 46.48.
PHY-3001 : End congestion estimation;  0.416362s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (56.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11175 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395179s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155913
PHY-3002 : Step(138): len = 499086, overlap = 19.5625
PHY-3002 : Step(139): len = 499587, overlap = 14.25
PHY-3002 : Step(140): len = 493251, overlap = 13.6562
PHY-3002 : Step(141): len = 490637, overlap = 12.4375
PHY-3002 : Step(142): len = 490909, overlap = 9.34375
PHY-3002 : Step(143): len = 494080, overlap = 6.96875
PHY-3002 : Step(144): len = 491688, overlap = 6.46875
PHY-3002 : Step(145): len = 489116, overlap = 7.125
PHY-3002 : Step(146): len = 487766, overlap = 6.875
PHY-3002 : Step(147): len = 485430, overlap = 7.28125
PHY-3002 : Step(148): len = 483003, overlap = 7.125
PHY-3002 : Step(149): len = 480160, overlap = 7.0625
PHY-3002 : Step(150): len = 478139, overlap = 5.625
PHY-3002 : Step(151): len = 476528, overlap = 5.9375
PHY-3002 : Step(152): len = 474844, overlap = 6
PHY-3002 : Step(153): len = 473717, overlap = 7.21875
PHY-3002 : Step(154): len = 471816, overlap = 8.8125
PHY-3002 : Step(155): len = 470244, overlap = 6.5625
PHY-3002 : Step(156): len = 469073, overlap = 6.8125
PHY-3002 : Step(157): len = 467450, overlap = 9.03125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311826
PHY-3002 : Step(158): len = 469769, overlap = 9.53125
PHY-3002 : Step(159): len = 474980, overlap = 9.15625
PHY-3002 : Step(160): len = 476476, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000623652
PHY-3002 : Step(161): len = 479397, overlap = 7.78125
PHY-3002 : Step(162): len = 487116, overlap = 9.71875
PHY-3002 : Step(163): len = 492637, overlap = 9.03125
PHY-3002 : Step(164): len = 493849, overlap = 9.40625
PHY-3002 : Step(165): len = 495139, overlap = 8.21875
PHY-3002 : Step(166): len = 495736, overlap = 8.125
PHY-3002 : Step(167): len = 495190, overlap = 7.8125
PHY-3002 : Step(168): len = 494462, overlap = 6.84375
PHY-3002 : Step(169): len = 494051, overlap = 3.0625
PHY-3002 : Step(170): len = 493071, overlap = 2.25
PHY-3002 : Step(171): len = 492283, overlap = 2.25
PHY-3002 : Step(172): len = 491653, overlap = 1.15625
PHY-3002 : Step(173): len = 491806, overlap = 1
PHY-3002 : Step(174): len = 492532, overlap = 3.59375
PHY-3002 : Step(175): len = 492898, overlap = 6.09375
PHY-3002 : Step(176): len = 493030, overlap = 8.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0012473
PHY-3002 : Step(177): len = 494892, overlap = 6.59375
PHY-3002 : Step(178): len = 500455, overlap = 3.53125
PHY-3002 : Step(179): len = 505079, overlap = 1.15625
PHY-3002 : Step(180): len = 504136, overlap = 3.125
PHY-3002 : Step(181): len = 502880, overlap = 2.6875
PHY-3002 : Step(182): len = 502745, overlap = 1.59375
PHY-3002 : Step(183): len = 503742, overlap = 1.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/11177.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606392, over cnt = 1712(4%), over = 7180, worst = 49
PHY-1001 : End global iterations;  0.388615s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (88.5%)

PHY-1001 : Congestion index: top1 = 73.66, top5 = 56.67, top10 = 48.96, top15 = 44.16.
PHY-3001 : End congestion estimation;  0.513383s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (82.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11175 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418449s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (56.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155821
PHY-3002 : Step(184): len = 500261, overlap = 87.4688
PHY-3002 : Step(185): len = 498841, overlap = 62.6562
PHY-3002 : Step(186): len = 494136, overlap = 57.6562
PHY-3002 : Step(187): len = 490677, overlap = 48.2812
PHY-3002 : Step(188): len = 485505, overlap = 45.125
PHY-3002 : Step(189): len = 481891, overlap = 43.6875
PHY-3002 : Step(190): len = 477803, overlap = 42.2188
PHY-3002 : Step(191): len = 473811, overlap = 41.3438
PHY-3002 : Step(192): len = 470452, overlap = 39.1562
PHY-3002 : Step(193): len = 465867, overlap = 41.9375
PHY-3002 : Step(194): len = 462618, overlap = 42.1875
PHY-3002 : Step(195): len = 459926, overlap = 34.9375
PHY-3002 : Step(196): len = 456865, overlap = 38.6562
PHY-3002 : Step(197): len = 454318, overlap = 37.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311642
PHY-3002 : Step(198): len = 455712, overlap = 33.5312
PHY-3002 : Step(199): len = 458627, overlap = 32.3125
PHY-3002 : Step(200): len = 459299, overlap = 30.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000609406
PHY-3002 : Step(201): len = 462784, overlap = 28.8125
PHY-3002 : Step(202): len = 472172, overlap = 22.4688
PHY-3002 : Step(203): len = 475109, overlap = 19.6562
PHY-3002 : Step(204): len = 475539, overlap = 19.9375
PHY-3002 : Step(205): len = 475870, overlap = 19.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47456, tnet num: 11175, tinst num: 10002, tnode num: 57249, tedge num: 77605.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 221.84 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 306/11177.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582104, over cnt = 1841(5%), over = 6108, worst = 29
PHY-1001 : End global iterations;  0.441121s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (63.8%)

PHY-1001 : Congestion index: top1 = 61.42, top5 = 49.69, top10 = 43.78, top15 = 40.34.
PHY-1001 : End incremental global routing;  0.570652s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (60.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11175 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408958s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (80.2%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9889 has valid locations, 44 needs to be replaced
PHY-3001 : design contains 10040 instances, 6211 luts, 2981 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 478946
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9366/11215.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585216, over cnt = 1856(5%), over = 6140, worst = 29
PHY-1001 : End global iterations;  0.073249s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (42.7%)

PHY-1001 : Congestion index: top1 = 61.49, top5 = 49.68, top10 = 43.87, top15 = 40.41.
PHY-3001 : End congestion estimation;  0.222602s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (63.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47608, tnet num: 11213, tinst num: 10040, tnode num: 57500, tedge num: 77833.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.196930s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (40.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 478764, overlap = 0.5
PHY-3002 : Step(207): len = 478647, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9378/11215.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584928, over cnt = 1857(5%), over = 6146, worst = 29
PHY-1001 : End global iterations;  0.067465s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 61.36, top5 = 49.69, top10 = 43.90, top15 = 40.44.
PHY-3001 : End congestion estimation;  0.216676s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (86.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417679s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109409
PHY-3002 : Step(208): len = 478625, overlap = 19.2188
PHY-3002 : Step(209): len = 478648, overlap = 19.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00218818
PHY-3002 : Step(210): len = 478740, overlap = 19.1562
PHY-3002 : Step(211): len = 478740, overlap = 19.1562
PHY-3001 : Final: Len = 478740, Over = 19.1562
PHY-3001 : End incremental placement;  2.345176s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (48.6%)

OPT-1001 : Total overflow 222.62 peak overflow 2.19
OPT-1001 : End high-fanout net optimization;  3.550509s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (55.4%)

OPT-1001 : Current memory(MB): used = 503, reserve = 492, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9376/11215.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584952, over cnt = 1854(5%), over = 6079, worst = 29
PHY-1002 : len = 611616, over cnt = 1196(3%), over = 2899, worst = 20
PHY-1002 : len = 630432, over cnt = 467(1%), over = 988, worst = 16
PHY-1002 : len = 638600, over cnt = 128(0%), over = 240, worst = 13
PHY-1002 : len = 640800, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  0.591786s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (47.5%)

PHY-1001 : Congestion index: top1 = 51.44, top5 = 44.16, top10 = 40.39, top15 = 37.95.
OPT-1001 : End congestion update;  0.741093s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (52.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.358838s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (87.1%)

OPT-0007 : Start: WNS -3311 TNS -77063 NUM_FEPS 120
OPT-0007 : Iter 1: improved WNS -3311 TNS -86284 NUM_FEPS 131 with 24 cells processed and 850 slack improved
OPT-0007 : Iter 2: improved WNS -3311 TNS -93237 NUM_FEPS 140 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.120116s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (65.6%)

OPT-1001 : Current memory(MB): used = 502, reserve = 490, peak = 513.
OPT-1001 : End physical optimization;  5.650538s wall, 3.343750s user + 0.078125s system = 3.421875s CPU (60.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6211 LUT to BLE ...
SYN-4008 : Packed 6211 LUT and 1192 SEQ to BLE.
SYN-4003 : Packing 1789 remaining SEQ's ...
SYN-4005 : Packed 1380 SEQ with LUT/SLICE
SYN-4006 : 3761 single LUT's are left
SYN-4006 : 409 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6620/8046 primitive instances ...
PHY-3001 : End packing;  0.452741s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4526 instances
RUN-1001 : 2195 mslices, 2195 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10214 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5446 nets have 2 pins
RUN-1001 : 3342 nets have [3 - 5] pins
RUN-1001 : 853 nets have [6 - 10] pins
RUN-1001 : 327 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4524 instances, 4390 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 487343, Over = 97.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5143/10214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 629096, over cnt = 1064(3%), over = 1607, worst = 7
PHY-1002 : len = 633360, over cnt = 570(1%), over = 744, worst = 5
PHY-1002 : len = 639192, over cnt = 161(0%), over = 197, worst = 4
PHY-1002 : len = 640720, over cnt = 47(0%), over = 61, worst = 4
PHY-1002 : len = 641456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.718908s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (36.9%)

PHY-1001 : Congestion index: top1 = 52.03, top5 = 44.46, top10 = 40.74, top15 = 38.21.
PHY-3001 : End congestion estimation;  0.902629s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (43.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44968, tnet num: 10212, tinst num: 4524, tnode num: 52801, tedge num: 76034.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.318522s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (68.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.46525e-05
PHY-3002 : Step(212): len = 479076, overlap = 99.5
PHY-3002 : Step(213): len = 472337, overlap = 109.75
PHY-3002 : Step(214): len = 468327, overlap = 116.25
PHY-3002 : Step(215): len = 465575, overlap = 125
PHY-3002 : Step(216): len = 463670, overlap = 127
PHY-3002 : Step(217): len = 462558, overlap = 121.5
PHY-3002 : Step(218): len = 461343, overlap = 122
PHY-3002 : Step(219): len = 460472, overlap = 120.25
PHY-3002 : Step(220): len = 459335, overlap = 124.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129305
PHY-3002 : Step(221): len = 464533, overlap = 113.75
PHY-3002 : Step(222): len = 471626, overlap = 101.25
PHY-3002 : Step(223): len = 474458, overlap = 99.75
PHY-3002 : Step(224): len = 475440, overlap = 98.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025861
PHY-3002 : Step(225): len = 480944, overlap = 89.5
PHY-3002 : Step(226): len = 488181, overlap = 81.25
PHY-3002 : Step(227): len = 493231, overlap = 69.75
PHY-3002 : Step(228): len = 492855, overlap = 74
PHY-3002 : Step(229): len = 492048, overlap = 71
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.919534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 531197
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 545/10214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 652920, over cnt = 1436(4%), over = 2396, worst = 7
PHY-1002 : len = 663320, over cnt = 741(2%), over = 1051, worst = 6
PHY-1002 : len = 670800, over cnt = 240(0%), over = 329, worst = 5
PHY-1002 : len = 672752, over cnt = 139(0%), over = 189, worst = 4
PHY-1002 : len = 675400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.949831s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (41.1%)

PHY-1001 : Congestion index: top1 = 50.84, top5 = 44.36, top10 = 40.95, top15 = 38.69.
PHY-3001 : End congestion estimation;  1.162199s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (40.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419935s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (78.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168414
PHY-3002 : Step(230): len = 514770, overlap = 11.5
PHY-3002 : Step(231): len = 506873, overlap = 22
PHY-3002 : Step(232): len = 500679, overlap = 34.5
PHY-3002 : Step(233): len = 495690, overlap = 39.5
PHY-3002 : Step(234): len = 493304, overlap = 45.75
PHY-3002 : Step(235): len = 492096, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336827
PHY-3002 : Step(236): len = 498495, overlap = 44
PHY-3002 : Step(237): len = 501338, overlap = 42.25
PHY-3002 : Step(238): len = 503383, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000645584
PHY-3002 : Step(239): len = 508326, overlap = 38.5
PHY-3002 : Step(240): len = 515214, overlap = 35.75
PHY-3002 : Step(241): len = 520359, overlap = 34.75
PHY-3002 : Step(242): len = 520649, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010854s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 534191, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 49 instances has been re-located, deltaX = 7, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 534963, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44968, tnet num: 10212, tinst num: 4524, tnode num: 52801, tedge num: 76034.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.003193s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (67.0%)

RUN-1004 : used memory is 482 MB, reserved memory is 478 MB, peak memory is 528 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2509/10214.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 667536, over cnt = 1338(3%), over = 2155, worst = 7
PHY-1002 : len = 675352, over cnt = 741(2%), over = 1034, worst = 6
PHY-1002 : len = 684048, over cnt = 189(0%), over = 262, worst = 5
PHY-1002 : len = 685704, over cnt = 84(0%), over = 121, worst = 5
PHY-1002 : len = 687056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.939283s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 48.49, top5 = 43.08, top10 = 39.91, top15 = 37.85.
PHY-1001 : End incremental global routing;  1.144331s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (58.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.413089s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4416 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4528 instances, 4394 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 535801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9396/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688392, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 688408, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 688464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.238380s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (45.9%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 43.05, top10 = 39.92, top15 = 37.88.
PHY-3001 : End congestion estimation;  0.427973s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (58.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45012, tnet num: 10216, tinst num: 4528, tnode num: 52857, tedge num: 76098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.410490s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (53.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(243): len = 535801, overlap = 0
PHY-3002 : Step(244): len = 535801, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9400/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.075451s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.8%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 43.05, top10 = 39.92, top15 = 37.88.
PHY-3001 : End congestion estimation;  0.285746s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448020s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000936294
PHY-3002 : Step(245): len = 535598, overlap = 0
PHY-3002 : Step(246): len = 535598, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 535612, Over = 0
PHY-3001 : End spreading;  0.025361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.6%)

PHY-3001 : Final: Len = 535612, Over = 0
PHY-3001 : End incremental placement;  2.836836s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (54.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.662894s wall, 2.625000s user + 0.031250s system = 2.656250s CPU (57.0%)

OPT-1001 : Current memory(MB): used = 541, reserve = 534, peak = 543.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9393/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688072, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 688104, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 688168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.254594s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 43.02, top10 = 39.90, top15 = 37.86.
OPT-1001 : End congestion update;  0.455342s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (54.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336157s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (37.2%)

OPT-0007 : Start: WNS -3065 TNS -81551 NUM_FEPS 106
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4421 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4528 instances, 4394 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 545576, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025605s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.0%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 545758, Over = 0
PHY-3001 : End incremental legalization;  0.207501s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.6%)

OPT-0007 : Iter 1: improved WNS -2865 TNS -55267 NUM_FEPS 113 with 43 cells processed and 16840 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4421 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4528 instances, 4394 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 545896, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024673s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 545914, Over = 0
PHY-3001 : End incremental legalization;  0.197521s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (63.3%)

OPT-0007 : Iter 2: improved WNS -2765 TNS -54077 NUM_FEPS 113 with 13 cells processed and 619 slack improved
OPT-0007 : Iter 3: improved WNS -2765 TNS -54077 NUM_FEPS 113 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.387096s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (48.4%)

OPT-1001 : Current memory(MB): used = 542, reserve = 535, peak = 544.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331010s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (61.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9209/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698144, over cnt = 57(0%), over = 83, worst = 6
PHY-1002 : len = 698488, over cnt = 25(0%), over = 33, worst = 3
PHY-1002 : len = 698864, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 698920, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 698928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.498431s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.3%)

PHY-1001 : Congestion index: top1 = 48.75, top5 = 43.28, top10 = 40.07, top15 = 38.00.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347103s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2765 TNS -53619 NUM_FEPS 113
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2765ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10218 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10218 nets
OPT-1001 : End physical optimization;  8.614489s wall, 4.828125s user + 0.031250s system = 4.859375s CPU (56.4%)

RUN-1003 : finish command "place" in  28.566494s wall, 14.109375s user + 1.156250s system = 15.265625s CPU (53.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 454 MB, peak memory is 544 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.107122s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (60.7%)

RUN-1004 : used memory is 467 MB, reserved memory is 456 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4530 instances
RUN-1001 : 2195 mslices, 2199 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10218 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5445 nets have 2 pins
RUN-1001 : 3341 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45012, tnet num: 10216, tinst num: 4528, tnode num: 52857, tedge num: 76098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2195 mslices, 2199 lslices, 105 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 664024, over cnt = 1420(4%), over = 2397, worst = 8
PHY-1002 : len = 674032, over cnt = 769(2%), over = 1131, worst = 6
PHY-1002 : len = 684456, over cnt = 200(0%), over = 293, worst = 6
PHY-1002 : len = 687960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.728757s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (49.3%)

PHY-1001 : Congestion index: top1 = 49.07, top5 = 42.99, top10 = 39.85, top15 = 37.62.
PHY-1001 : End global routing;  0.907677s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (49.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 534, reserve = 527, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 797, reserve = 792, peak = 797.
PHY-1001 : End build detailed router design. 2.913600s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (60.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.320409s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (45.0%)

PHY-1001 : Current memory(MB): used = 831, reserve = 827, peak = 831.
PHY-1001 : End phase 1; 1.326246s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (44.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.89101e+06, over cnt = 909(0%), over = 917, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 837, reserve = 831, peak = 837.
PHY-1001 : End initial routed; 24.321239s wall, 9.140625s user + 0.171875s system = 9.312500s CPU (38.3%)

PHY-1001 : Update timing.....
PHY-1001 : 329/9582(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.549   |  -415.872  |  194  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.619751s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (20.3%)

PHY-1001 : Current memory(MB): used = 842, reserve = 837, peak = 842.
PHY-1001 : End phase 2; 25.941070s wall, 9.468750s user + 0.171875s system = 9.640625s CPU (37.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -3.517ns STNS -406.158ns FEP 193.
PHY-1001 : End OPT Iter 1; 0.172984s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.1%)

PHY-1022 : len = 1.89103e+06, over cnt = 926(0%), over = 934, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.308363s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85752e+06, over cnt = 256(0%), over = 256, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.905923s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (47.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85403e+06, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.332717s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (79.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85414e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.216764s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85395e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.117814s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (66.3%)

PHY-1001 : Update timing.....
PHY-1001 : 329/9582(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.517   |  -408.204  |  193  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.588159s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (43.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 271 feed throughs used by 132 nets
PHY-1001 : End commit to database; 1.348070s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (47.5%)

PHY-1001 : Current memory(MB): used = 910, reserve = 907, peak = 910.
PHY-1001 : End phase 3; 6.006584s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (49.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.517ns STNS -406.710ns FEP 193.
PHY-1001 : End OPT Iter 1; 0.187680s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.0%)

PHY-1022 : len = 1.85395e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.312768s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.517ns, -406.710ns, 193}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85395e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.099321s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (62.9%)

PHY-1001 : Update timing.....
PHY-1001 : 329/9582(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.517   |  -408.680  |  193  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.639902s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (35.3%)

PHY-1001 : Current memory(MB): used = 916, reserve = 913, peak = 916.
PHY-1001 : End phase 4; 2.078087s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (36.8%)

PHY-1003 : Routed, final wirelength = 1.85395e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 913, peak = 916.
PHY-1001 : End export database. 0.033980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.0%)

PHY-1001 : End detail routing;  38.534079s wall, 15.562500s user + 0.343750s system = 15.906250s CPU (41.3%)

RUN-1003 : finish command "route" in  40.826908s wall, 16.562500s user + 0.343750s system = 16.906250s CPU (41.4%)

RUN-1004 : used memory is 864 MB, reserved memory is 861 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        50
  #input                   12
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8049   out of  19600   41.07%
#reg                     3114   out of  19600   15.89%
#le                      8445
  #lut only              5331   out of   8445   63.13%
  #reg only               396   out of   8445    4.69%
  #lut&reg               2718   out of   8445   32.18%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       50   out of    188   26.60%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1613
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    268
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    246
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[4]         INPUT        G11        LVTTL33           N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8445   |7335    |714     |3130    |24      |3       |
|  ISP                       |AHBISP                                        |1338   |757     |339     |782     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |594    |324     |145     |350     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |77     |49      |18      |51      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |65     |34      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |5       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |38      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |73     |39      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|    u_bypass                |bypass                                        |129    |89      |40      |38      |0       |0       |
|    u_demosaic              |demosaic                                      |419    |194     |142     |274     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |103    |39      |31      |73      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |74     |31      |27      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |80     |34      |27      |54      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |83     |41      |33      |64      |0       |0       |
|    u_gamma                 |gamma                                         |27     |27      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |15     |10      |4       |7       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |11     |6       |4       |5       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |41     |41      |0       |22      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |1      |1       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |32     |10      |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |12     |12      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |146    |71      |18      |117     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |15     |0       |0       |15      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |42     |23      |0       |42      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |22      |0       |30      |0       |0       |
|  kb                        |Keyboard                                      |91     |75      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                     |696    |595     |94      |316     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |298    |259     |34      |150     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |816    |645     |121     |407     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |410    |288     |75      |277     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |155    |96      |21      |119     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |16     |9       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |26      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |27      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |172    |133     |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |32     |24      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |34      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |40     |40      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |406    |357     |46      |130     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |58     |46      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |78     |78      |0       |20      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |46     |39      |4       |27      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |129    |111     |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |95     |83      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5047   |4980    |51      |1331    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |87      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5395  
    #2          2       2030  
    #3          3       687   
    #4          4       624   
    #5        5-10      918   
    #6        11-50     478   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.20            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.366513s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (80.0%)

RUN-1004 : used memory is 865 MB, reserved memory is 861 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45012, tnet num: 10216, tinst num: 4528, tnode num: 52857, tedge num: 76098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4528
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10218, pip num: 118023
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 271
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 320335 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.247013s wall, 77.015625s user + 1.171875s system = 78.187500s CPU (481.2%)

RUN-1004 : used memory is 916 MB, reserved memory is 919 MB, peak memory is 1088 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_144012.log"
