{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 18:47:08 2011 " "Info: Processing started: Mon Mar 28 18:47:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y_D\[2\] " "Warning: Node \"Y_D\[2\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y_D\[1\] " "Warning: Node \"Y_D\[1\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y_D\[3\] " "Warning: Node \"Y_D\[3\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Y_D\[0\] " "Warning: Node \"Y_D\[0\]\" is a latch" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux9~0 " "Info: Detected gated clock \"Mux9~0\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux12~0 " "Info: Detected gated clock \"Mux12~0\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "State:comb_7\|Q\[3\] " "Info: Detected ripple clock \"State:comb_7\|Q\[3\]\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "State:comb_7\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "State:comb_7\|Q\[1\] " "Info: Detected ripple clock \"State:comb_7\|Q\[1\]\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "State:comb_7\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "State:comb_7\|Q\[2\] " "Info: Detected ripple clock \"State:comb_7\|Q\[2\]\" as buffer" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "State:comb_7\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Y_D\[1\] register State:comb_7\|Q\[1\] 228.68 MHz 4.373 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 228.68 MHz between source register \"Y_D\[1\]\" and destination register \"State:comb_7\|Q\[1\]\" (period= 4.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.646 ns + Longest register register " "Info: + Longest register to register delay is 0.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y_D\[1\] 1 REG LCCOMB_X64_Y19_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 8; REG Node = 'Y_D\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_D[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.366 ns) 0.646 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(0.280 ns) + CELL(0.366 ns) = 0.646 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Y_D[1] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 56.66 % ) " "Info: Total cell delay = 0.366 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.280 ns ( 43.34 % ) " "Info: Total interconnect delay = 0.280 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Y_D[1] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.646 ns" { Y_D[1] {} State:comb_7|Q[1] {} } { 0.000ns 0.280ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.763 ns - Smallest " "Info: - Smallest clock skew is -3.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.714 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 6.477 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.787 ns) 2.964 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.787 ns) = 2.964 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.393 ns) 3.676 ns Mux9~0 3 COMB LCCOMB_X64_Y19_N30 2 " "Info: 3: + IC(0.319 ns) + CELL(0.393 ns) = 3.676 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { State:comb_7|Q[1] Mux9~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.348 ns Mux12~0 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 4.348 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux9~0 Mux12~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.000 ns) 4.917 ns Mux12~0clkctrl 5 COMB CLKCTRL_G7 4 " "Info: 5: + IC(0.569 ns) + CELL(0.000 ns) = 4.917 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'Mux12~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux12~0 Mux12~0clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.150 ns) 6.477 ns Y_D\[1\] 6 REG LCCOMB_X64_Y19_N8 8 " "Info: 6: + IC(1.410 ns) + CELL(0.150 ns) = 6.477 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 8; REG Node = 'Y_D\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 40.33 % ) " "Info: Total cell delay = 2.612 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.865 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.865 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Y_D[1] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.646 ns" { Y_D[1] {} State:comb_7|Q[1] {} } { 0.000ns 0.280ns } { 0.000ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY\[0\] 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"KEY\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "State:comb_7\|Q\[1\] Y_D\[1\] KEY\[0\] 1.988 ns " "Info: Found hold time violation between source  pin or register \"State:comb_7\|Q\[1\]\" and destination pin or register \"Y_D\[1\]\" for clock \"KEY\[0\]\" (Hold time is 1.988 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.763 ns + Largest " "Info: + Largest clock skew is 3.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.477 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 6.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.787 ns) 2.964 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.787 ns) = 2.964 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.393 ns) 3.676 ns Mux9~0 3 COMB LCCOMB_X64_Y19_N30 2 " "Info: 3: + IC(0.319 ns) + CELL(0.393 ns) = 3.676 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { State:comb_7|Q[1] Mux9~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.348 ns Mux12~0 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 4.348 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux9~0 Mux12~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.000 ns) 4.917 ns Mux12~0clkctrl 5 COMB CLKCTRL_G7 4 " "Info: 5: + IC(0.569 ns) + CELL(0.000 ns) = 4.917 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'Mux12~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux12~0 Mux12~0clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.150 ns) 6.477 ns Y_D\[1\] 6 REG LCCOMB_X64_Y19_N8 8 " "Info: 6: + IC(1.410 ns) + CELL(0.150 ns) = 6.477 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 8; REG Node = 'Y_D\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 40.33 % ) " "Info: Total cell delay = 2.612 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.865 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.865 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.714 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to source register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.525 ns - Shortest register register " "Info: - Shortest register to register delay is 1.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:comb_7\|Q\[1\] 1 REG LCFF_X64_Y19_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.275 ns) 0.845 ns Mux2~1 2 COMB LCCOMB_X64_Y19_N4 1 " "Info: 2: + IC(0.570 ns) + CELL(0.275 ns) = 0.845 ns; Loc. = LCCOMB_X64_Y19_N4; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { State:comb_7|Q[1] Mux2~1 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.415 ns) 1.525 ns Y_D\[1\] 3 REG LCCOMB_X64_Y19_N8 8 " "Info: 3: + IC(0.265 ns) + CELL(0.415 ns) = 1.525 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 8; REG Node = 'Y_D\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Mux2~1 Y_D[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.690 ns ( 45.25 % ) " "Info: Total cell delay = 0.690 ns ( 45.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 54.75 % ) " "Info: Total interconnect delay = 0.835 ns ( 54.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { State:comb_7|Q[1] Mux2~1 Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { State:comb_7|Q[1] {} Mux2~1 {} Y_D[1] {} } { 0.000ns 0.570ns 0.265ns } { 0.000ns 0.275ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.477 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.477 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[1] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.410ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { State:comb_7|Q[1] Mux2~1 Y_D[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "1.525 ns" { State:comb_7|Q[1] {} Mux2~1 {} Y_D[1] {} } { 0.000ns 0.570ns 0.265ns } { 0.000ns 0.275ns 0.415ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Y_D\[2\] SW\[1\] SW\[1\] 0.236 ns register " "Info: tsu for register \"Y_D\[2\]\" (data pin = \"SW\[1\]\", clock pin = \"SW\[1\]\") is 0.236 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.178 ns + Longest pin register " "Info: + Longest pin to register delay is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.419 ns) 1.781 ns Mux2~0 2 COMB LCCOMB_X64_Y19_N14 3 " "Info: 2: + IC(0.363 ns) + CELL(0.419 ns) = 1.781 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 3; COMB Node = 'Mux2~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { SW[1] Mux2~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 2.474 ns Mux3~0 3 COMB LCCOMB_X64_Y19_N6 1 " "Info: 3: + IC(0.273 ns) + CELL(0.420 ns) = 2.474 ns; Loc. = LCCOMB_X64_Y19_N6; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { Mux2~0 Mux3~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 3.178 ns Y_D\[2\] 4 REG LCCOMB_X64_Y19_N16 8 " "Info: 4: + IC(0.266 ns) + CELL(0.438 ns) = 3.178 ns; Loc. = LCCOMB_X64_Y19_N16; Fanout = 8; REG Node = 'Y_D\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Mux3~0 Y_D[2] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 71.62 % ) " "Info: Total cell delay = 2.276 ns ( 71.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 28.38 % ) " "Info: Total interconnect delay = 0.902 ns ( 28.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { SW[1] Mux2~0 Mux3~0 Y_D[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { SW[1] {} SW[1]~combout {} Mux2~0 {} Mux3~0 {} Y_D[2] {} } { 0.000ns 0.000ns 0.363ns 0.273ns 0.266ns } { 0.000ns 0.999ns 0.419ns 0.420ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.696 ns + " "Info: + Micro setup delay of destination is 0.696 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 3.638 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[1\]\" to destination register is 3.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.150 ns) 1.507 ns Mux12~0 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.358 ns) + CELL(0.150 ns) = 1.507 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { SW[1] Mux12~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.000 ns) 2.076 ns Mux12~0clkctrl 3 COMB CLKCTRL_G7 4 " "Info: 3: + IC(0.569 ns) + CELL(0.000 ns) = 2.076 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'Mux12~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux12~0 Mux12~0clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.150 ns) 3.638 ns Y_D\[2\] 4 REG LCCOMB_X64_Y19_N16 8 " "Info: 4: + IC(1.412 ns) + CELL(0.150 ns) = 3.638 ns; Loc. = LCCOMB_X64_Y19_N16; Fanout = 8; REG Node = 'Y_D\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Mux12~0clkctrl Y_D[2] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 35.71 % ) " "Info: Total cell delay = 1.299 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 64.29 % ) " "Info: Total interconnect delay = 2.339 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { SW[1] Mux12~0 Mux12~0clkctrl Y_D[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { SW[1] {} SW[1]~combout {} Mux12~0 {} Mux12~0clkctrl {} Y_D[2] {} } { 0.000ns 0.000ns 0.358ns 0.569ns 1.412ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { SW[1] Mux2~0 Mux3~0 Y_D[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { SW[1] {} SW[1]~combout {} Mux2~0 {} Mux3~0 {} Y_D[2] {} } { 0.000ns 0.000ns 0.363ns 0.273ns 0.266ns } { 0.000ns 0.999ns 0.419ns 0.420ns 0.438ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { SW[1] Mux12~0 Mux12~0clkctrl Y_D[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.638 ns" { SW[1] {} SW[1]~combout {} Mux12~0 {} Mux12~0clkctrl {} Y_D[2] {} } { 0.000ns 0.000ns 0.358ns 0.569ns 1.412ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[2\] Y_D\[3\] 14.627 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[2\]\" through register \"Y_D\[3\]\" is 14.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 6.479 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.787 ns) 2.964 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.787 ns) = 2.964 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.393 ns) 3.676 ns Mux9~0 3 COMB LCCOMB_X64_Y19_N30 2 " "Info: 3: + IC(0.319 ns) + CELL(0.393 ns) = 3.676 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { State:comb_7|Q[1] Mux9~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.348 ns Mux12~0 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 4.348 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux9~0 Mux12~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.000 ns) 4.917 ns Mux12~0clkctrl 5 COMB CLKCTRL_G7 4 " "Info: 5: + IC(0.569 ns) + CELL(0.000 ns) = 4.917 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'Mux12~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux12~0 Mux12~0clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.150 ns) 6.479 ns Y_D\[3\] 6 REG LCCOMB_X64_Y19_N20 8 " "Info: 6: + IC(1.412 ns) + CELL(0.150 ns) = 6.479 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 8; REG Node = 'Y_D\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Mux12~0clkctrl Y_D[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 40.31 % ) " "Info: Total cell delay = 2.612 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 59.69 % ) " "Info: Total interconnect delay = 3.867 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[3] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.412ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.148 ns + Longest register pin " "Info: + Longest register to pin delay is 8.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y_D\[3\] 1 REG LCCOMB_X64_Y19_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 8; REG Node = 'Y_D\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_D[3] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.419 ns) 4.494 ns char_7seg:comb_125\|WideOr2~0 2 COMB LCCOMB_X28_Y3_N24 1 " "Info: 2: + IC(4.075 ns) + CELL(0.419 ns) = 4.494 ns; Loc. = LCCOMB_X28_Y3_N24; Fanout = 1; COMB Node = 'char_7seg:comb_125\|WideOr2~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.494 ns" { Y_D[3] char_7seg:comb_125|WideOr2~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(2.778 ns) 8.148 ns HEX0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.876 ns) + CELL(2.778 ns) = 8.148 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.654 ns" { char_7seg:comb_125|WideOr2~0 HEX0[2] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 39.24 % ) " "Info: Total cell delay = 3.197 ns ( 39.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.951 ns ( 60.76 % ) " "Info: Total interconnect delay = 4.951 ns ( 60.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { Y_D[3] char_7seg:comb_125|WideOr2~0 HEX0[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { Y_D[3] {} char_7seg:comb_125|WideOr2~0 {} HEX0[2] {} } { 0.000ns 4.075ns 0.876ns } { 0.000ns 0.419ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[3] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.412ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.148 ns" { Y_D[3] char_7seg:comb_125|WideOr2~0 HEX0[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.148 ns" { Y_D[3] {} char_7seg:comb_125|WideOr2~0 {} HEX0[2] {} } { 0.000ns 4.075ns 0.876ns } { 0.000ns 0.419ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.765 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'SW\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(2.798 ns) 9.765 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.115 ns) + CELL(2.798 ns) = 9.765 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.913 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.38 % ) " "Info: Total cell delay = 3.650 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.115 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.765 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.765 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Y_D\[0\] SW\[1\] KEY\[0\] 3.559 ns register " "Info: th for register \"Y_D\[0\]\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 3.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 6.479 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.787 ns) 2.964 ns State:comb_7\|Q\[1\] 2 REG LCFF_X64_Y19_N23 12 " "Info: 2: + IC(1.315 ns) + CELL(0.787 ns) = 2.964 ns; Loc. = LCFF_X64_Y19_N23; Fanout = 12; REG Node = 'State:comb_7\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { KEY[0] State:comb_7|Q[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.393 ns) 3.676 ns Mux9~0 3 COMB LCCOMB_X64_Y19_N30 2 " "Info: 3: + IC(0.319 ns) + CELL(0.393 ns) = 3.676 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { State:comb_7|Q[1] Mux9~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.348 ns Mux12~0 4 COMB LCCOMB_X64_Y19_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 4.348 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux9~0 Mux12~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.000 ns) 4.917 ns Mux12~0clkctrl 5 COMB CLKCTRL_G7 4 " "Info: 5: + IC(0.569 ns) + CELL(0.000 ns) = 4.917 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'Mux12~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux12~0 Mux12~0clkctrl } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.150 ns) 6.479 ns Y_D\[0\] 6 REG LCCOMB_X64_Y19_N18 8 " "Info: 6: + IC(1.412 ns) + CELL(0.150 ns) = 6.479 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 8; REG Node = 'Y_D\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Mux12~0clkctrl Y_D[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 40.31 % ) " "Info: Total cell delay = 2.612 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 59.69 % ) " "Info: Total interconnect delay = 3.867 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[0] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.412ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.920 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.420 ns) 1.783 ns Mux6~0 2 COMB LCCOMB_X64_Y19_N28 1 " "Info: 2: + IC(0.364 ns) + CELL(0.420 ns) = 1.783 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { SW[1] Mux6~0 } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.436 ns) 2.920 ns Y_D\[0\] 3 REG LCCOMB_X64_Y19_N18 8 " "Info: 3: + IC(0.701 ns) + CELL(0.436 ns) = 2.920 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 8; REG Node = 'Y_D\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Mux6~0 Y_D[0] } "NODE_NAME" } } { "part4.v" "" { Text "H:/eeLab2/lab7/part4/part4.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 63.53 % ) " "Info: Total cell delay = 1.855 ns ( 63.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 36.47 % ) " "Info: Total interconnect delay = 1.065 ns ( 36.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { SW[1] Mux6~0 Y_D[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { SW[1] {} SW[1]~combout {} Mux6~0 {} Y_D[0] {} } { 0.000ns 0.000ns 0.364ns 0.701ns } { 0.000ns 0.999ns 0.420ns 0.436ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.479 ns" { KEY[0] State:comb_7|Q[1] Mux9~0 Mux12~0 Mux12~0clkctrl Y_D[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.479 ns" { KEY[0] {} KEY[0]~combout {} State:comb_7|Q[1] {} Mux9~0 {} Mux12~0 {} Mux12~0clkctrl {} Y_D[0] {} } { 0.000ns 0.000ns 1.315ns 0.319ns 0.252ns 0.569ns 1.412ns } { 0.000ns 0.862ns 0.787ns 0.393ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { SW[1] Mux6~0 Y_D[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { SW[1] {} SW[1]~combout {} Mux6~0 {} Y_D[0] {} } { 0.000ns 0.000ns 0.364ns 0.701ns } { 0.000ns 0.999ns 0.420ns 0.436ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 18:47:09 2011 " "Info: Processing ended: Mon Mar 28 18:47:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
