<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › include › asm › pci.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_PARISC_PCI_H</span>
<span class="cp">#define __ASM_PARISC_PCI_H</span>

<span class="cp">#include &lt;asm/scatterlist.h&gt;</span>



<span class="cm">/*</span>
<span class="cm">** HP PCI platforms generally support multiple bus adapters.</span>
<span class="cm">**    (workstations 1-~4, servers 2-~32)</span>
<span class="cm">**</span>
<span class="cm">** Newer platforms number the busses across PCI bus adapters *sparsely*.</span>
<span class="cm">** E.g. 0, 8, 16, ...</span>
<span class="cm">**</span>
<span class="cm">** Under a PCI bus, most HP platforms support PPBs up to two or three</span>
<span class="cm">** levels deep. See &quot;Bit3&quot; product line. </span>
<span class="cm">*/</span>
<span class="cp">#define PCI_MAX_BUSSES	256</span>


<span class="cm">/* To be used as: mdelay(pci_post_reset_delay);</span>
<span class="cm"> *</span>
<span class="cm"> * post_reset is the time the kernel should stall to prevent anyone from</span>
<span class="cm"> * accessing the PCI bus once #RESET is de-asserted. </span>
<span class="cm"> * PCI spec somewhere says 1 second but with multi-PCI bus systems,</span>
<span class="cm"> * this makes the boot time much longer than necessary.</span>
<span class="cm"> * 20ms seems to work for all the HP PCI implementations to date.</span>
<span class="cm"> */</span>
<span class="cp">#define pci_post_reset_delay 50</span>


<span class="cm">/*</span>
<span class="cm">** pci_hba_data (aka H2P_OBJECT in HP/UX)</span>
<span class="cm">**</span>
<span class="cm">** This is the &quot;common&quot; or &quot;base&quot; data structure which HBA drivers</span>
<span class="cm">** (eg Dino or LBA) are required to place at the top of their own</span>
<span class="cm">** platform_data structure.  I&#39;ve heard this called &quot;C inheritance&quot; too.</span>
<span class="cm">**</span>
<span class="cm">** Data needed by pcibios layer belongs here.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>   <span class="o">*</span><span class="n">base_addr</span><span class="p">;</span>	<span class="cm">/* aka Host Physical Address */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">parisc_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span> <span class="cm">/* device from PA bus walk */</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">hba_bus</span><span class="p">;</span>	<span class="cm">/* primary PCI bus below HBA */</span>
	<span class="kt">int</span>		<span class="n">hba_num</span><span class="p">;</span>	<span class="cm">/* I/O port space access &quot;key&quot; */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">bus_num</span><span class="p">;</span>	<span class="cm">/* PCI bus numbers */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">io_space</span><span class="p">;</span>	<span class="cm">/* PIOP */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">lmmio_space</span><span class="p">;</span>	<span class="cm">/* bus addresses &lt; 4Gb */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">elmmio_space</span><span class="p">;</span>	<span class="cm">/* additional bus addresses &lt; 4Gb */</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">gmmio_space</span><span class="p">;</span>	<span class="cm">/* bus addresses &gt; 4Gb */</span>

	<span class="cm">/* NOTE: Dino code assumes it can use *all* of the lmmio_space,</span>
<span class="cm">	 * elmmio_space and gmmio_space as a contiguous array of</span>
<span class="cm">	 * resources.  This #define represents the array size */</span>
	<span class="cp">#define DINO_MAX_LMMIO_RESOURCES	3</span>

	<span class="kt">unsigned</span> <span class="kt">long</span>   <span class="n">lmmio_space_offset</span><span class="p">;</span>  <span class="cm">/* CPU view - PCI view */</span>
	<span class="kt">void</span> <span class="o">*</span>          <span class="n">iommu</span><span class="p">;</span>          <span class="cm">/* IOMMU this device is under */</span>
	<span class="cm">/* REVISIT - spinlock to protect resources? */</span>

	<span class="cp">#define HBA_NAME_SIZE 16</span>
	<span class="kt">char</span> <span class="n">io_name</span><span class="p">[</span><span class="n">HBA_NAME_SIZE</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">lmmio_name</span><span class="p">[</span><span class="n">HBA_NAME_SIZE</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">elmmio_name</span><span class="p">[</span><span class="n">HBA_NAME_SIZE</span><span class="p">];</span>
	<span class="kt">char</span> <span class="n">gmmio_name</span><span class="p">[</span><span class="n">HBA_NAME_SIZE</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define HBA_DATA(d)		((struct pci_hba_data *) (d))</span>

<span class="cm">/* </span>
<span class="cm">** We support 2^16 I/O ports per HBA.  These are set up in the form</span>
<span class="cm">** 0xbbxxxx, where bb is the bus number and xxxx is the I/O port</span>
<span class="cm">** space address.</span>
<span class="cm">*/</span>
<span class="cp">#define HBA_PORT_SPACE_BITS	16</span>

<span class="cp">#define HBA_PORT_BASE(h)	((h) &lt;&lt; HBA_PORT_SPACE_BITS)</span>
<span class="cp">#define HBA_PORT_SPACE_SIZE	(1UL &lt;&lt; HBA_PORT_SPACE_BITS)</span>

<span class="cp">#define PCI_PORT_HBA(a)		((a) &gt;&gt; HBA_PORT_SPACE_BITS)</span>
<span class="cp">#define PCI_PORT_ADDR(a)	((a) &amp; (HBA_PORT_SPACE_SIZE - 1))</span>

<span class="cp">#ifdef CONFIG_64BIT</span>
<span class="cp">#define PCI_F_EXTEND		0xffffffff00000000UL</span>
<span class="cp">#else	</span><span class="cm">/* !CONFIG_64BIT */</span><span class="cp"></span>
<span class="cp">#define PCI_F_EXTEND		0UL</span>
<span class="cp">#endif </span><span class="cm">/* !CONFIG_64BIT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">** KLUGE: linux/pci.h include asm/pci.h BEFORE declaring struct pci_bus</span>
<span class="cm">** (This eliminates some of the warnings).</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">pci_bus</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pci_dev</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * If the PCI device&#39;s view of memory is the same as the CPU&#39;s view of memory,</span>
<span class="cm"> * PCI_DMA_BUS_IS_PHYS is true.  The networking and block device layers use</span>
<span class="cm"> * this boolean for bounce buffer decisions.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_PA20</span>
<span class="cm">/* All PA-2.0 machines have an IOMMU. */</span>
<span class="cp">#define PCI_DMA_BUS_IS_PHYS	0</span>
<span class="cp">#define parisc_has_iommu()	do { } while (0)</span>
<span class="cp">#else</span>

<span class="cp">#if defined(CONFIG_IOMMU_CCIO) || defined(CONFIG_IOMMU_SBA)</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">parisc_bus_is_phys</span><span class="p">;</span> 	<span class="cm">/* in arch/parisc/kernel/setup.c */</span>
<span class="cp">#define PCI_DMA_BUS_IS_PHYS	parisc_bus_is_phys</span>
<span class="cp">#define parisc_has_iommu()	do { parisc_bus_is_phys = 0; } while (0)</span>
<span class="cp">#else</span>
<span class="cp">#define PCI_DMA_BUS_IS_PHYS	1</span>
<span class="cp">#define parisc_has_iommu()	do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#endif	</span><span class="cm">/* !CONFIG_PA20 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm">** Most PCI devices (eg Tulip, NCR720) also export the same registers</span>
<span class="cm">** to both MMIO and I/O port space.  Due to poor performance of I/O Port</span>
<span class="cm">** access under HP PCI bus adapters, strongly recommend the use of MMIO</span>
<span class="cm">** address space.</span>
<span class="cm">**</span>
<span class="cm">** While I&#39;m at it more PA programming notes:</span>
<span class="cm">**</span>
<span class="cm">** 1) MMIO stores (writes) are posted operations. This means the processor</span>
<span class="cm">**    gets an &quot;ACK&quot; before the write actually gets to the device. A read</span>
<span class="cm">**    to the same device (or typically the bus adapter above it) will</span>
<span class="cm">**    force in-flight write transaction(s) out to the targeted device</span>
<span class="cm">**    before the read can complete.</span>
<span class="cm">**</span>
<span class="cm">** 2) The Programmed I/O (PIO) data may not always be strongly ordered with</span>
<span class="cm">**    respect to DMA on all platforms. Ie PIO data can reach the processor</span>
<span class="cm">**    before in-flight DMA reaches memory. Since most SMP PA platforms</span>
<span class="cm">**    are I/O coherent, it generally doesn&#39;t matter...but sometimes</span>
<span class="cm">**    it does.</span>
<span class="cm">**</span>
<span class="cm">** I&#39;ve helped device driver writers debug both types of problems.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">pci_port_ops</span> <span class="p">{</span>
	  <span class="n">u8</span> <span class="p">(</span><span class="o">*</span><span class="n">inb</span><span class="p">)</span>  <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">);</span>
	 <span class="n">u16</span> <span class="p">(</span><span class="o">*</span><span class="n">inw</span><span class="p">)</span>  <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">);</span>
	 <span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">inl</span><span class="p">)</span>  <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">outb</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">,</span>  <span class="n">u8</span> <span class="n">data</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">outw</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">outl</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">,</span> <span class="n">u16</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">pci_bios_ops</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fixup_bus</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm">** Stuff declared in arch/parisc/kernel/pci.c</span>
<span class="cm">*/</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_port_ops</span> <span class="o">*</span><span class="n">pci_port</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_bios_ops</span> <span class="o">*</span><span class="n">pci_bios</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pcibios_register_hba</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">pcibios_set_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pcibios_register_hba</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * pcibios_assign_all_busses() is used in drivers/pci/pci.c:pci_do_scan_bus()</span>
<span class="cm"> *   0 == check if bridge is numbered before re-numbering.</span>
<span class="cm"> *   1 == pci_do_scan_bus() should automatically number all PCI-PCI bridges.</span>
<span class="cm"> *</span>
<span class="cm"> *   We *should* set this to zero for &quot;legacy&quot; platforms and one</span>
<span class="cm"> *   for PAT platforms.</span>
<span class="cm"> *</span>
<span class="cm"> *   But legacy platforms also need to renumber the busses below a Host</span>
<span class="cm"> *   Bus controller.  Adding a 4-port Tulip card on the first PCI root</span>
<span class="cm"> *   bus of a C200 resulted in the secondary bus being numbered as 1.</span>
<span class="cm"> *   The second PCI host bus controller&#39;s root bus had already been</span>
<span class="cm"> *   assigned bus number 1 by firmware and sysfs complained.</span>
<span class="cm"> *</span>
<span class="cm"> *   Firmware isn&#39;t doing anything wrong here since each controller</span>
<span class="cm"> *   is its own PCI domain.  It&#39;s simpler and easier for us to renumber</span>
<span class="cm"> *   the busses rather than treat each Dino as a separate PCI domain.</span>
<span class="cm"> *   Eventually, we may want to introduce PCI domains for Superdome or</span>
<span class="cm"> *   rp7420/8420 boxes and then revisit this issue.</span>
<span class="cm"> */</span>
<span class="cp">#define pcibios_assign_all_busses()     (1)</span>

<span class="cp">#define PCIBIOS_MIN_IO          0x10</span>
<span class="cp">#define PCIBIOS_MIN_MEM         0x1000 </span><span class="cm">/* NBPG - but pci/setup-res.c dies */</span><span class="cp"></span>

<span class="cm">/* export the pci_ DMA API in terms of the dma_ one */</span>
<span class="cp">#include &lt;asm-generic/pci-dma-compat.h&gt;</span>

<span class="cp">#ifdef CONFIG_PCI</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pci_dma_burst_advice</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
					<span class="k">enum</span> <span class="n">pci_dma_burst_strategy</span> <span class="o">*</span><span class="n">strat</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">strategy_parameter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cacheline_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">byte</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">byte</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">byte</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">cacheline_size</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cacheline_size</span> <span class="o">=</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="n">byte</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="o">*</span><span class="n">strat</span> <span class="o">=</span> <span class="n">PCI_DMA_BURST_MULTIPLE</span><span class="p">;</span>
	<span class="o">*</span><span class="n">strategy_parameter</span> <span class="o">=</span> <span class="n">cacheline_size</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pcibios_penalize_isa_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">active</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* We don&#39;t need to penalize isa irq&#39;s */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pci_get_legacy_ide_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">channel</span> <span class="o">?</span> <span class="mi">15</span> <span class="o">:</span> <span class="mi">14</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_PARISC_PCI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
