C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1   -part LFE5U_85F  -package BG756C  -grade -8    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synlog\report\cu_ddr3_test_impl1_fpga_mapper.xml  -top_level_module  ddr3_test_top  -flow mapping  -multisrs  -oedif  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.edi   -autoconstraint  -freq 1.000   C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\syntmp\cu_ddr3_test_impl1.plg  -osyn  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srm  -prjdir  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\  -prjname  proj_1  -log  C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synlog\cu_ddr3_test_impl1_fpga_mapper.srr 
rc:1 success:1 runtime:16
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.edi|io:o|time:1499986144|size:5039462|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_prem.srd|io:i|time:1499986128|size:446802|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v|io:i|time:1489054444|size:89974|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1489054444|size:40584|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\syntmp\cu_ddr3_test_impl1.plg|io:o|time:1499986145|size:1861|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.srm|io:o|time:1499986143|size:19396|exec:0
file:C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synlog\cu_ddr3_test_impl1_fpga_mapper.srr|io:o|time:1499986145|size:201523|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1489227824|size:19190784|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1489229352|size:23049728|exec:1
