
freq-measurment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080038c4  080038c4  000138c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003918  08003918  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003920  08003920  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000070  08003998  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08003998  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b546  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b13  00000000  00000000  0002b5e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bf0  00000000  00000000  0002d100  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  0002dcf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000211fd  00000000  00000000  0002e7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008d94  00000000  00000000  0004f9f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf341  00000000  00000000  00058789  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00127aca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d0  00000000  00000000  00127b48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080038ac 	.word	0x080038ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080038ac 	.word	0x080038ac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <HAL_TIM_IC_CaptureCallback>:
uint8_t Is_Fisrt_Captured = 0;

char buffer[9];
int i;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	Frequency = 0;
 80005b8:	4b28      	ldr	r3, [pc, #160]	; (800065c <HAL_TIM_IC_CaptureCallback+0xac>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	7f1b      	ldrb	r3, [r3, #28]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d145      	bne.n	8000652 <HAL_TIM_IC_CaptureCallback+0xa2>
		if(Is_Fisrt_Captured == 0){
 80005c6:	4b26      	ldr	r3, [pc, #152]	; (8000660 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10a      	bne.n	80005e4 <HAL_TIM_IC_CaptureCallback+0x34>
			IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80005ce:	2100      	movs	r1, #0
 80005d0:	6878      	ldr	r0, [r7, #4]
 80005d2:	f001 fd9b 	bl	800210c <HAL_TIM_ReadCapturedValue>
 80005d6:	4602      	mov	r2, r0
 80005d8:	4b22      	ldr	r3, [pc, #136]	; (8000664 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80005da:	601a      	str	r2, [r3, #0]
			Is_Fisrt_Captured = 1;
 80005dc:	4b20      	ldr	r3, [pc, #128]	; (8000660 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
				Frequency = HAL_RCC_GetPCLK1Freq()/Difference;
				Is_Fisrt_Captured = 0;
			}
		}*/

}
 80005e2:	e036      	b.n	8000652 <HAL_TIM_IC_CaptureCallback+0xa2>
		else  if(Is_Fisrt_Captured == 1){
 80005e4:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d132      	bne.n	8000652 <HAL_TIM_IC_CaptureCallback+0xa2>
			IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80005ec:	2100      	movs	r1, #0
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f001 fd8c 	bl	800210c <HAL_TIM_ReadCapturedValue>
 80005f4:	4602      	mov	r2, r0
 80005f6:	4b1c      	ldr	r3, [pc, #112]	; (8000668 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80005f8:	601a      	str	r2, [r3, #0]
			if(IC_Value1 > IC_Value2){
 80005fa:	4b1a      	ldr	r3, [pc, #104]	; (8000664 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	4b1a      	ldr	r3, [pc, #104]	; (8000668 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	429a      	cmp	r2, r3
 8000604:	d907      	bls.n	8000616 <HAL_TIM_IC_CaptureCallback+0x66>
				Difference = IC_Value2 - IC_Value1;
 8000606:	4b18      	ldr	r3, [pc, #96]	; (8000668 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	4a16      	ldr	r2, [pc, #88]	; (800066c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000612:	6013      	str	r3, [r2, #0]
 8000614:	e011      	b.n	800063a <HAL_TIM_IC_CaptureCallback+0x8a>
			else if(IC_Value1 < IC_Value2){
 8000616:	4b13      	ldr	r3, [pc, #76]	; (8000664 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	4b13      	ldr	r3, [pc, #76]	; (8000668 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	429a      	cmp	r2, r3
 8000620:	d209      	bcs.n	8000636 <HAL_TIM_IC_CaptureCallback+0x86>
				Difference = ((0xffff-IC_Value1)+IC_Value2) + 1;
 8000622:	4b11      	ldr	r3, [pc, #68]	; (8000668 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	1ad3      	subs	r3, r2, r3
 800062c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000630:	4a0e      	ldr	r2, [pc, #56]	; (800066c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000632:	6013      	str	r3, [r2, #0]
 8000634:	e001      	b.n	800063a <HAL_TIM_IC_CaptureCallback+0x8a>
				Error_Handler();
 8000636:	f000 f979 	bl	800092c <Error_Handler>
			Frequency = HAL_RCC_GetPCLK1Freq()/Difference;
 800063a:	f000 ff5b 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
 800063e:	4602      	mov	r2, r0
 8000640:	4b0a      	ldr	r3, [pc, #40]	; (800066c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	fbb2 f3f3 	udiv	r3, r2, r3
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_TIM_IC_CaptureCallback+0xac>)
 800064a:	6013      	str	r3, [r2, #0]
			Is_Fisrt_Captured = 0;
 800064c:	4b04      	ldr	r3, [pc, #16]	; (8000660 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	200000b8 	.word	0x200000b8
 8000660:	20000098 	.word	0x20000098
 8000664:	2000008c 	.word	0x2000008c
 8000668:	20000090 	.word	0x20000090
 800066c:	20000094 	.word	0x20000094

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000674:	f000 fac4 	bl	8000c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000678:	f000 f834 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067c:	f000 f92e 	bl	80008dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000680:	f000 f902 	bl	8000888 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000684:	f000 f8a0 	bl	80007c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000688:	2100      	movs	r1, #0
 800068a:	480f      	ldr	r0, [pc, #60]	; (80006c8 <main+0x58>)
 800068c:	f001 fb32 	bl	8001cf4 <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Is_Fisrt_Captured == 1){
 8000690:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <main+0x5c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b01      	cmp	r3, #1
 8000696:	d1fb      	bne.n	8000690 <main+0x20>
		  i = Frequency*2;
 8000698:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <main+0x60>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	461a      	mov	r2, r3
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <main+0x64>)
 80006a2:	601a      	str	r2, [r3, #0]
		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sprintf(buffer, "%i\r\n", i), 100);
 80006a4:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <main+0x64>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	490b      	ldr	r1, [pc, #44]	; (80006d8 <main+0x68>)
 80006ac:	480b      	ldr	r0, [pc, #44]	; (80006dc <main+0x6c>)
 80006ae:	f002 fcf7 	bl	80030a0 <siprintf>
 80006b2:	4603      	mov	r3, r0
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	2364      	movs	r3, #100	; 0x64
 80006b8:	4908      	ldr	r1, [pc, #32]	; (80006dc <main+0x6c>)
 80006ba:	4809      	ldr	r0, [pc, #36]	; (80006e0 <main+0x70>)
 80006bc:	f002 f85f 	bl	800277e <HAL_UART_Transmit>
		  HAL_Delay(1);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f000 fb0f 	bl	8000ce4 <HAL_Delay>
	  if(Is_Fisrt_Captured == 1){
 80006c6:	e7e3      	b.n	8000690 <main+0x20>
 80006c8:	200000bc 	.word	0x200000bc
 80006cc:	20000098 	.word	0x20000098
 80006d0:	200000b8 	.word	0x200000b8
 80006d4:	200000a8 	.word	0x200000a8
 80006d8:	080038c4 	.word	0x080038c4
 80006dc:	200000ac 	.word	0x200000ac
 80006e0:	200000fc 	.word	0x200000fc

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b094      	sub	sp, #80	; 0x50
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	2234      	movs	r2, #52	; 0x34
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 fccc 	bl	8003090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	f107 0308 	add.w	r3, r7, #8
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
 8000706:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000708:	2300      	movs	r3, #0
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	4b2c      	ldr	r3, [pc, #176]	; (80007c0 <SystemClock_Config+0xdc>)
 800070e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000710:	4a2b      	ldr	r2, [pc, #172]	; (80007c0 <SystemClock_Config+0xdc>)
 8000712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000716:	6413      	str	r3, [r2, #64]	; 0x40
 8000718:	4b29      	ldr	r3, [pc, #164]	; (80007c0 <SystemClock_Config+0xdc>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000724:	2300      	movs	r3, #0
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	4b26      	ldr	r3, [pc, #152]	; (80007c4 <SystemClock_Config+0xe0>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a25      	ldr	r2, [pc, #148]	; (80007c4 <SystemClock_Config+0xe0>)
 800072e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <SystemClock_Config+0xe0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000740:	2302      	movs	r3, #2
 8000742:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000744:	2301      	movs	r3, #1
 8000746:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000748:	2310      	movs	r3, #16
 800074a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074c:	2302      	movs	r3, #2
 800074e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000750:	2300      	movs	r3, #0
 8000752:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000754:	2308      	movs	r3, #8
 8000756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000758:	23b4      	movs	r3, #180	; 0xb4
 800075a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800075c:	2302      	movs	r3, #2
 800075e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000760:	2302      	movs	r3, #2
 8000762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000764:	2302      	movs	r3, #2
 8000766:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000768:	f107 031c 	add.w	r3, r7, #28
 800076c:	4618      	mov	r0, r3
 800076e:	f001 f83b 	bl	80017e8 <HAL_RCC_OscConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000778:	f000 f8d8 	bl	800092c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800077c:	f000 fd78 	bl	8001270 <HAL_PWREx_EnableOverDrive>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000786:	f000 f8d1 	bl	800092c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078a:	230f      	movs	r3, #15
 800078c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2302      	movs	r3, #2
 8000790:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000796:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800079a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007a0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a2:	f107 0308 	add.w	r3, r7, #8
 80007a6:	2105      	movs	r1, #5
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 fdb1 	bl	8001310 <HAL_RCC_ClockConfig>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80007b4:	f000 f8ba 	bl	800092c <Error_Handler>
  }
}
 80007b8:	bf00      	nop
 80007ba:	3750      	adds	r7, #80	; 0x50
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40007000 	.word	0x40007000

080007c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ce:	f107 0310 	add.w	r3, r7, #16
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007d8:	463b      	mov	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e4:	4b27      	ldr	r3, [pc, #156]	; (8000884 <MX_TIM2_Init+0xbc>)
 80007e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 80007ec:	4b25      	ldr	r3, [pc, #148]	; (8000884 <MX_TIM2_Init+0xbc>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f2:	4b24      	ldr	r3, [pc, #144]	; (8000884 <MX_TIM2_Init+0xbc>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff-1;
 80007f8:	4b22      	ldr	r3, [pc, #136]	; (8000884 <MX_TIM2_Init+0xbc>)
 80007fa:	f06f 0201 	mvn.w	r2, #1
 80007fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000800:	4b20      	ldr	r3, [pc, #128]	; (8000884 <MX_TIM2_Init+0xbc>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <MX_TIM2_Init+0xbc>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800080c:	481d      	ldr	r0, [pc, #116]	; (8000884 <MX_TIM2_Init+0xbc>)
 800080e:	f001 fa45 	bl	8001c9c <HAL_TIM_IC_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000818:	f000 f888 	bl	800092c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	4619      	mov	r1, r3
 800082a:	4816      	ldr	r0, [pc, #88]	; (8000884 <MX_TIM2_Init+0xbc>)
 800082c:	f001 feca 	bl	80025c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000836:	f000 f879 	bl	800092c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800083a:	2302      	movs	r3, #2
 800083c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800083e:	2301      	movs	r3, #1
 8000840:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	4619      	mov	r1, r3
 8000850:	480c      	ldr	r0, [pc, #48]	; (8000884 <MX_TIM2_Init+0xbc>)
 8000852:	f001 fbbf 	bl	8001fd4 <HAL_TIM_IC_ConfigChannel>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800085c:	f000 f866 	bl	800092c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000860:	2300      	movs	r3, #0
 8000862:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000864:	463b      	mov	r3, r7
 8000866:	2204      	movs	r2, #4
 8000868:	4619      	mov	r1, r3
 800086a:	4806      	ldr	r0, [pc, #24]	; (8000884 <MX_TIM2_Init+0xbc>)
 800086c:	f001 fbb2 	bl	8001fd4 <HAL_TIM_IC_ConfigChannel>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000876:	f000 f859 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800087a:	bf00      	nop
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	200000bc 	.word	0x200000bc

08000888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 800088e:	4a12      	ldr	r2, [pc, #72]	; (80008d8 <MX_USART2_UART_Init+0x50>)
 8000890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000892:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 8000894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008ae:	220c      	movs	r2, #12
 80008b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_USART2_UART_Init+0x4c>)
 80008c0:	f001 ff10 	bl	80026e4 <HAL_UART_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008ca:	f000 f82f 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000fc 	.word	0x200000fc
 80008d8:	40004400 	.word	0x40004400

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	4b10      	ldr	r3, [pc, #64]	; (8000928 <MX_GPIO_Init+0x4c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a0f      	ldr	r2, [pc, #60]	; (8000928 <MX_GPIO_Init+0x4c>)
 80008ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <MX_GPIO_Init+0x4c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	603b      	str	r3, [r7, #0]
 8000902:	4b09      	ldr	r3, [pc, #36]	; (8000928 <MX_GPIO_Init+0x4c>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a08      	ldr	r2, [pc, #32]	; (8000928 <MX_GPIO_Init+0x4c>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b06      	ldr	r3, [pc, #24]	; (8000928 <MX_GPIO_Init+0x4c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	603b      	str	r3, [r7, #0]
 8000918:	683b      	ldr	r3, [r7, #0]

}
 800091a:	bf00      	nop
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
	...

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <HAL_MspInit+0x4c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094a:	4a0f      	ldr	r2, [pc, #60]	; (8000988 <HAL_MspInit+0x4c>)
 800094c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000950:	6453      	str	r3, [r2, #68]	; 0x44
 8000952:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_MspInit+0x4c>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000966:	4a08      	ldr	r2, [pc, #32]	; (8000988 <HAL_MspInit+0x4c>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096c:	6413      	str	r3, [r2, #64]	; 0x40
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800

0800098c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08a      	sub	sp, #40	; 0x28
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009ac:	d133      	bne.n	8000a16 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b6:	4a1a      	ldr	r2, [pc, #104]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6413      	str	r3, [r2, #64]	; 0x40
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a13      	ldr	r2, [pc, #76]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_TIM_IC_MspInit+0x94>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009e6:	2303      	movs	r3, #3
 80009e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80009f6:	2301      	movs	r3, #1
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	4619      	mov	r1, r3
 8000a00:	4808      	ldr	r0, [pc, #32]	; (8000a24 <HAL_TIM_IC_MspInit+0x98>)
 8000a02:	f000 faa3 	bl	8000f4c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	201c      	movs	r0, #28
 8000a0c:	f000 fa67 	bl	8000ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a10:	201c      	movs	r0, #28
 8000a12:	f000 fa80 	bl	8000f16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	; 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020000 	.word	0x40020000

08000a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	; 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a19      	ldr	r2, [pc, #100]	; (8000aac <HAL_UART_MspInit+0x84>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d12b      	bne.n	8000aa2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	4a17      	ldr	r2, [pc, #92]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a58:	6413      	str	r3, [r2, #64]	; 0x40
 8000a5a:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a10      	ldr	r2, [pc, #64]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a82:	230c      	movs	r3, #12
 8000a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a92:	2307      	movs	r3, #7
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <HAL_UART_MspInit+0x8c>)
 8000a9e:	f000 fa55 	bl	8000f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3728      	adds	r7, #40	; 0x28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40004400 	.word	0x40004400
 8000ab0:	40023800 	.word	0x40023800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr

08000ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <HardFault_Handler+0x4>

08000acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <MemManage_Handler+0x4>

08000ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <BusFault_Handler+0x4>

08000ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <UsageFault_Handler+0x4>

08000ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr

08000afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0c:	f000 f8ca 	bl	8000ca4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b18:	4802      	ldr	r0, [pc, #8]	; (8000b24 <TIM2_IRQHandler+0x10>)
 8000b1a:	f001 f953 	bl	8001dc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200000bc 	.word	0x200000bc

08000b28 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000b30:	4b11      	ldr	r3, [pc, #68]	; (8000b78 <_sbrk+0x50>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d102      	bne.n	8000b3e <_sbrk+0x16>
		heap_end = &end;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <_sbrk+0x50>)
 8000b3a:	4a10      	ldr	r2, [pc, #64]	; (8000b7c <_sbrk+0x54>)
 8000b3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <_sbrk+0x50>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <_sbrk+0x50>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	466a      	mov	r2, sp
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d907      	bls.n	8000b62 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000b52:	f002 fa73 	bl	800303c <__errno>
 8000b56:	4602      	mov	r2, r0
 8000b58:	230c      	movs	r3, #12
 8000b5a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000b5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b60:	e006      	b.n	8000b70 <_sbrk+0x48>
	}

	heap_end += incr;
 8000b62:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <_sbrk+0x50>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	4a03      	ldr	r2, [pc, #12]	; (8000b78 <_sbrk+0x50>)
 8000b6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	2000009c 	.word	0x2000009c
 8000b7c:	20000148 	.word	0x20000148

08000b80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b84:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <SystemInit+0x28>)
 8000b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8a:	4a07      	ldr	r2, [pc, #28]	; (8000ba8 <SystemInit+0x28>)
 8000b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <SystemInit+0x28>)
 8000b96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b9a:	609a      	str	r2, [r3, #8]
#endif
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	e000ed00 	.word	0xe000ed00

08000bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000be4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000bb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000bb2:	e003      	b.n	8000bbc <LoopCopyDataInit>

08000bb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000bb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000bb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000bba:	3104      	adds	r1, #4

08000bbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000bbc:	480b      	ldr	r0, [pc, #44]	; (8000bec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000bc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000bc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000bc4:	d3f6      	bcc.n	8000bb4 <CopyDataInit>
  ldr  r2, =_sbss
 8000bc6:	4a0b      	ldr	r2, [pc, #44]	; (8000bf4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000bc8:	e002      	b.n	8000bd0 <LoopFillZerobss>

08000bca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000bca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000bcc:	f842 3b04 	str.w	r3, [r2], #4

08000bd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000bd0:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000bd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000bd4:	d3f9      	bcc.n	8000bca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bd6:	f7ff ffd3 	bl	8000b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bda:	f002 fa35 	bl	8003048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bde:	f7ff fd47 	bl	8000670 <main>
  bx  lr    
 8000be2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000be4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000be8:	08003928 	.word	0x08003928
  ldr  r0, =_sdata
 8000bec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000bf0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000bf4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000bf8:	20000144 	.word	0x20000144

08000bfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bfc:	e7fe      	b.n	8000bfc <ADC_IRQHandler>
	...

08000c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c04:	4b0e      	ldr	r3, [pc, #56]	; (8000c40 <HAL_Init+0x40>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <HAL_Init+0x40>)
 8000c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <HAL_Init+0x40>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <HAL_Init+0x40>)
 8000c16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <HAL_Init+0x40>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a07      	ldr	r2, [pc, #28]	; (8000c40 <HAL_Init+0x40>)
 8000c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c28:	2003      	movs	r0, #3
 8000c2a:	f000 f94d 	bl	8000ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f000 f808 	bl	8000c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c34:	f7ff fe82 	bl	800093c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023c00 	.word	0x40023c00

08000c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <HAL_InitTick+0x54>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <HAL_InitTick+0x58>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4619      	mov	r1, r3
 8000c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f965 	bl	8000f32 <HAL_SYSTICK_Config>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e00e      	b.n	8000c90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2b0f      	cmp	r3, #15
 8000c76:	d80a      	bhi.n	8000c8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	6879      	ldr	r1, [r7, #4]
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c80:	f000 f92d 	bl	8000ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c84:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <HAL_InitTick+0x5c>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	e000      	b.n	8000c90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	20000008 	.word	0x20000008
 8000ca0:	20000004 	.word	0x20000004

08000ca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x20>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb6:	6013      	str	r3, [r2, #0]
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	2000013c 	.word	0x2000013c

08000ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <HAL_GetTick+0x14>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	2000013c 	.word	0x2000013c

08000ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cec:	f7ff ffee 	bl	8000ccc <HAL_GetTick>
 8000cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cfc:	d005      	beq.n	8000d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <HAL_Delay+0x40>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	461a      	mov	r2, r3
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4413      	add	r3, r2
 8000d08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d0a:	bf00      	nop
 8000d0c:	f7ff ffde 	bl	8000ccc <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d8f7      	bhi.n	8000d0c <HAL_Delay+0x28>
  {
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000008 	.word	0x20000008

08000d28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d44:	4013      	ands	r3, r2
 8000d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5a:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	60d3      	str	r3, [r2, #12]
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <__NVIC_GetPriorityGrouping+0x18>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	f003 0307 	and.w	r3, r3, #7
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	db0b      	blt.n	8000db6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 021f 	and.w	r2, r3, #31
 8000da4:	4907      	ldr	r1, [pc, #28]	; (8000dc4 <__NVIC_EnableIRQ+0x38>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	095b      	lsrs	r3, r3, #5
 8000dac:	2001      	movs	r0, #1
 8000dae:	fa00 f202 	lsl.w	r2, r0, r2
 8000db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
	...

08000e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e94:	d301      	bcc.n	8000e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e96:	2301      	movs	r3, #1
 8000e98:	e00f      	b.n	8000eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <SysTick_Config+0x40>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea2:	210f      	movs	r1, #15
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea8:	f7ff ff8e 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <SysTick_Config+0x40>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <SysTick_Config+0x40>)
 8000eb4:	2207      	movs	r2, #7
 8000eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	e000e010 	.word	0xe000e010

08000ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff29 	bl	8000d28 <__NVIC_SetPriorityGrouping>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b086      	sub	sp, #24
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	607a      	str	r2, [r7, #4]
 8000eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef0:	f7ff ff3e 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 8000ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff ff8e 	bl	8000e1c <NVIC_EncodePriority>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff5d 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff31 	bl	8000d8c <__NVIC_EnableIRQ>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ffa2 	bl	8000e84 <SysTick_Config>
 8000f40:	4603      	mov	r3, r0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	e165      	b.n	8001234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f68:	2201      	movs	r2, #1
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	697a      	ldr	r2, [r7, #20]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	f040 8154 	bne.w	800122e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d00b      	beq.n	8000fa6 <HAL_GPIO_Init+0x5a>
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d007      	beq.n	8000fa6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f9a:	2b11      	cmp	r3, #17
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2b12      	cmp	r3, #18
 8000fa4:	d130      	bne.n	8001008 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	f003 0201 	and.w	r2, r3, #1
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	2203      	movs	r2, #3
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	2b02      	cmp	r3, #2
 800103e:	d003      	beq.n	8001048 <HAL_GPIO_Init+0xfc>
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2b12      	cmp	r3, #18
 8001046:	d123      	bne.n	8001090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	08da      	lsrs	r2, r3, #3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3208      	adds	r2, #8
 8001050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	220f      	movs	r2, #15
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	691a      	ldr	r2, [r3, #16]
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	08da      	lsrs	r2, r3, #3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3208      	adds	r2, #8
 800108a:	69b9      	ldr	r1, [r7, #24]
 800108c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0203 	and.w	r2, r3, #3
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f000 80ae 	beq.w	800122e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b5c      	ldr	r3, [pc, #368]	; (8001248 <HAL_GPIO_Init+0x2fc>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	4a5b      	ldr	r2, [pc, #364]	; (8001248 <HAL_GPIO_Init+0x2fc>)
 80010dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e0:	6453      	str	r3, [r2, #68]	; 0x44
 80010e2:	4b59      	ldr	r3, [pc, #356]	; (8001248 <HAL_GPIO_Init+0x2fc>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ee:	4a57      	ldr	r2, [pc, #348]	; (800124c <HAL_GPIO_Init+0x300>)
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	089b      	lsrs	r3, r3, #2
 80010f4:	3302      	adds	r3, #2
 80010f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	220f      	movs	r2, #15
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4e      	ldr	r2, [pc, #312]	; (8001250 <HAL_GPIO_Init+0x304>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x21a>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4d      	ldr	r2, [pc, #308]	; (8001254 <HAL_GPIO_Init+0x308>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x216>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4c      	ldr	r2, [pc, #304]	; (8001258 <HAL_GPIO_Init+0x30c>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x212>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4b      	ldr	r2, [pc, #300]	; (800125c <HAL_GPIO_Init+0x310>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x20e>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4a      	ldr	r2, [pc, #296]	; (8001260 <HAL_GPIO_Init+0x314>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x20a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a49      	ldr	r2, [pc, #292]	; (8001264 <HAL_GPIO_Init+0x318>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x206>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a48      	ldr	r2, [pc, #288]	; (8001268 <HAL_GPIO_Init+0x31c>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x202>
 800114a:	2306      	movs	r3, #6
 800114c:	e00c      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800114e:	2307      	movs	r3, #7
 8001150:	e00a      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001152:	2305      	movs	r3, #5
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001156:	2304      	movs	r3, #4
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4934      	ldr	r1, [pc, #208]	; (800124c <HAL_GPIO_Init+0x300>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001186:	4b39      	ldr	r3, [pc, #228]	; (800126c <HAL_GPIO_Init+0x320>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011aa:	4a30      	ldr	r2, [pc, #192]	; (800126c <HAL_GPIO_Init+0x320>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011b0:	4b2e      	ldr	r3, [pc, #184]	; (800126c <HAL_GPIO_Init+0x320>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011d4:	4a25      	ldr	r2, [pc, #148]	; (800126c <HAL_GPIO_Init+0x320>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011da:	4b24      	ldr	r3, [pc, #144]	; (800126c <HAL_GPIO_Init+0x320>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011fe:	4a1b      	ldr	r2, [pc, #108]	; (800126c <HAL_GPIO_Init+0x320>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <HAL_GPIO_Init+0x320>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001228:	4a10      	ldr	r2, [pc, #64]	; (800126c <HAL_GPIO_Init+0x320>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f ae96 	bls.w	8000f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	3724      	adds	r7, #36	; 0x24
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	40023800 	.word	0x40023800
 800124c:	40013800 	.word	0x40013800
 8001250:	40020000 	.word	0x40020000
 8001254:	40020400 	.word	0x40020400
 8001258:	40020800 	.word	0x40020800
 800125c:	40020c00 	.word	0x40020c00
 8001260:	40021000 	.word	0x40021000
 8001264:	40021400 	.word	0x40021400
 8001268:	40021800 	.word	0x40021800
 800126c:	40013c00 	.word	0x40013c00

08001270 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <HAL_PWREx_EnableOverDrive+0x90>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	4a1f      	ldr	r2, [pc, #124]	; (8001300 <HAL_PWREx_EnableOverDrive+0x90>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	; 0x40
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <HAL_PWREx_EnableOverDrive+0x90>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001296:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <HAL_PWREx_EnableOverDrive+0x94>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800129c:	f7ff fd16 	bl	8000ccc <HAL_GetTick>
 80012a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80012a2:	e009      	b.n	80012b8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80012a4:	f7ff fd12 	bl	8000ccc <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80012b2:	d901      	bls.n	80012b8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e01f      	b.n	80012f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80012b8:	4b13      	ldr	r3, [pc, #76]	; (8001308 <HAL_PWREx_EnableOverDrive+0x98>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c4:	d1ee      	bne.n	80012a4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_PWREx_EnableOverDrive+0x9c>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012cc:	f7ff fcfe 	bl	8000ccc <HAL_GetTick>
 80012d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80012d2:	e009      	b.n	80012e8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80012d4:	f7ff fcfa 	bl	8000ccc <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80012e2:	d901      	bls.n	80012e8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e007      	b.n	80012f8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80012e8:	4b07      	ldr	r3, [pc, #28]	; (8001308 <HAL_PWREx_EnableOverDrive+0x98>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80012f4:	d1ee      	bne.n	80012d4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40023800 	.word	0x40023800
 8001304:	420e0040 	.word	0x420e0040
 8001308:	40007000 	.word	0x40007000
 800130c:	420e0044 	.word	0x420e0044

08001310 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e0cc      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001324:	4b68      	ldr	r3, [pc, #416]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 030f 	and.w	r3, r3, #15
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	429a      	cmp	r2, r3
 8001330:	d90c      	bls.n	800134c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001332:	4b65      	ldr	r3, [pc, #404]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800133a:	4b63      	ldr	r3, [pc, #396]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d001      	beq.n	800134c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e0b8      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d020      	beq.n	800139a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	2b00      	cmp	r3, #0
 8001362:	d005      	beq.n	8001370 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001364:	4b59      	ldr	r3, [pc, #356]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	4a58      	ldr	r2, [pc, #352]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 800136a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800136e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	2b00      	cmp	r3, #0
 800137a:	d005      	beq.n	8001388 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800137c:	4b53      	ldr	r3, [pc, #332]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	4a52      	ldr	r2, [pc, #328]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001386:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001388:	4b50      	ldr	r3, [pc, #320]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	494d      	ldr	r1, [pc, #308]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001396:	4313      	orrs	r3, r2
 8001398:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d044      	beq.n	8001430 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d107      	bne.n	80013be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ae:	4b47      	ldr	r3, [pc, #284]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d119      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e07f      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d003      	beq.n	80013ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013ca:	2b03      	cmp	r3, #3
 80013cc:	d107      	bne.n	80013de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ce:	4b3f      	ldr	r3, [pc, #252]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d109      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e06f      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013de:	4b3b      	ldr	r3, [pc, #236]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e067      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ee:	4b37      	ldr	r3, [pc, #220]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f023 0203 	bic.w	r2, r3, #3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	4934      	ldr	r1, [pc, #208]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 80013fc:	4313      	orrs	r3, r2
 80013fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001400:	f7ff fc64 	bl	8000ccc <HAL_GetTick>
 8001404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001406:	e00a      	b.n	800141e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001408:	f7ff fc60 	bl	8000ccc <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f241 3288 	movw	r2, #5000	; 0x1388
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e04f      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 020c 	and.w	r2, r3, #12
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	429a      	cmp	r2, r3
 800142e:	d1eb      	bne.n	8001408 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001430:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 030f 	and.w	r3, r3, #15
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	429a      	cmp	r2, r3
 800143c:	d20c      	bcs.n	8001458 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143e:	4b22      	ldr	r3, [pc, #136]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001446:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <HAL_RCC_ClockConfig+0x1b8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e032      	b.n	80014be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0304 	and.w	r3, r3, #4
 8001460:	2b00      	cmp	r3, #0
 8001462:	d008      	beq.n	8001476 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4916      	ldr	r1, [pc, #88]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001472:	4313      	orrs	r3, r2
 8001474:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	2b00      	cmp	r3, #0
 8001480:	d009      	beq.n	8001496 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001482:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	490e      	ldr	r1, [pc, #56]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 8001492:	4313      	orrs	r3, r2
 8001494:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001496:	f000 f855 	bl	8001544 <HAL_RCC_GetSysClockFreq>
 800149a:	4601      	mov	r1, r0
 800149c:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <HAL_RCC_ClockConfig+0x1bc>)
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	091b      	lsrs	r3, r3, #4
 80014a2:	f003 030f 	and.w	r3, r3, #15
 80014a6:	4a0a      	ldr	r2, [pc, #40]	; (80014d0 <HAL_RCC_ClockConfig+0x1c0>)
 80014a8:	5cd3      	ldrb	r3, [r2, r3]
 80014aa:	fa21 f303 	lsr.w	r3, r1, r3
 80014ae:	4a09      	ldr	r2, [pc, #36]	; (80014d4 <HAL_RCC_ClockConfig+0x1c4>)
 80014b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_RCC_ClockConfig+0x1c8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fbc4 	bl	8000c44 <HAL_InitTick>

  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023c00 	.word	0x40023c00
 80014cc:	40023800 	.word	0x40023800
 80014d0:	080038cc 	.word	0x080038cc
 80014d4:	20000000 	.word	0x20000000
 80014d8:	20000004 	.word	0x20000004

080014dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014e0:	4b03      	ldr	r3, [pc, #12]	; (80014f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80014e2:	681b      	ldr	r3, [r3, #0]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	20000000 	.word	0x20000000

080014f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014f8:	f7ff fff0 	bl	80014dc <HAL_RCC_GetHCLKFreq>
 80014fc:	4601      	mov	r1, r0
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	0a9b      	lsrs	r3, r3, #10
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	4a03      	ldr	r2, [pc, #12]	; (8001518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800150a:	5cd3      	ldrb	r3, [r2, r3]
 800150c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40023800 	.word	0x40023800
 8001518:	080038dc 	.word	0x080038dc

0800151c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001520:	f7ff ffdc 	bl	80014dc <HAL_RCC_GetHCLKFreq>
 8001524:	4601      	mov	r1, r0
 8001526:	4b05      	ldr	r3, [pc, #20]	; (800153c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	0b5b      	lsrs	r3, r3, #13
 800152c:	f003 0307 	and.w	r3, r3, #7
 8001530:	4a03      	ldr	r2, [pc, #12]	; (8001540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001532:	5cd3      	ldrb	r3, [r2, r3]
 8001534:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001538:	4618      	mov	r0, r3
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	080038dc 	.word	0x080038dc

08001544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800155e:	4b9f      	ldr	r3, [pc, #636]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b0c      	cmp	r3, #12
 8001568:	f200 8130 	bhi.w	80017cc <HAL_RCC_GetSysClockFreq+0x288>
 800156c:	a201      	add	r2, pc, #4	; (adr r2, 8001574 <HAL_RCC_GetSysClockFreq+0x30>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	080015a9 	.word	0x080015a9
 8001578:	080017cd 	.word	0x080017cd
 800157c:	080017cd 	.word	0x080017cd
 8001580:	080017cd 	.word	0x080017cd
 8001584:	080015af 	.word	0x080015af
 8001588:	080017cd 	.word	0x080017cd
 800158c:	080017cd 	.word	0x080017cd
 8001590:	080017cd 	.word	0x080017cd
 8001594:	080015b5 	.word	0x080015b5
 8001598:	080017cd 	.word	0x080017cd
 800159c:	080017cd 	.word	0x080017cd
 80015a0:	080017cd 	.word	0x080017cd
 80015a4:	080016c3 	.word	0x080016c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015a8:	4b8d      	ldr	r3, [pc, #564]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x29c>)
 80015aa:	613b      	str	r3, [r7, #16]
       break;
 80015ac:	e111      	b.n	80017d2 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015ae:	4b8d      	ldr	r3, [pc, #564]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80015b0:	613b      	str	r3, [r7, #16]
      break;
 80015b2:	e10e      	b.n	80017d2 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b4:	4b89      	ldr	r3, [pc, #548]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015bc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015be:	4b87      	ldr	r3, [pc, #540]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d023      	beq.n	8001612 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ca:	4b84      	ldr	r3, [pc, #528]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	099b      	lsrs	r3, r3, #6
 80015d0:	f04f 0400 	mov.w	r4, #0
 80015d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	ea03 0501 	and.w	r5, r3, r1
 80015e0:	ea04 0602 	and.w	r6, r4, r2
 80015e4:	4a7f      	ldr	r2, [pc, #508]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80015e6:	fb02 f106 	mul.w	r1, r2, r6
 80015ea:	2200      	movs	r2, #0
 80015ec:	fb02 f205 	mul.w	r2, r2, r5
 80015f0:	440a      	add	r2, r1
 80015f2:	497c      	ldr	r1, [pc, #496]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80015f4:	fba5 0101 	umull	r0, r1, r5, r1
 80015f8:	1853      	adds	r3, r2, r1
 80015fa:	4619      	mov	r1, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f04f 0400 	mov.w	r4, #0
 8001602:	461a      	mov	r2, r3
 8001604:	4623      	mov	r3, r4
 8001606:	f7fe fe53 	bl	80002b0 <__aeabi_uldivmod>
 800160a:	4603      	mov	r3, r0
 800160c:	460c      	mov	r4, r1
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	e049      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001612:	4b72      	ldr	r3, [pc, #456]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	099b      	lsrs	r3, r3, #6
 8001618:	f04f 0400 	mov.w	r4, #0
 800161c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	ea03 0501 	and.w	r5, r3, r1
 8001628:	ea04 0602 	and.w	r6, r4, r2
 800162c:	4629      	mov	r1, r5
 800162e:	4632      	mov	r2, r6
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	f04f 0400 	mov.w	r4, #0
 8001638:	0154      	lsls	r4, r2, #5
 800163a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800163e:	014b      	lsls	r3, r1, #5
 8001640:	4619      	mov	r1, r3
 8001642:	4622      	mov	r2, r4
 8001644:	1b49      	subs	r1, r1, r5
 8001646:	eb62 0206 	sbc.w	r2, r2, r6
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	f04f 0400 	mov.w	r4, #0
 8001652:	0194      	lsls	r4, r2, #6
 8001654:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001658:	018b      	lsls	r3, r1, #6
 800165a:	1a5b      	subs	r3, r3, r1
 800165c:	eb64 0402 	sbc.w	r4, r4, r2
 8001660:	f04f 0100 	mov.w	r1, #0
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	00e2      	lsls	r2, r4, #3
 800166a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800166e:	00d9      	lsls	r1, r3, #3
 8001670:	460b      	mov	r3, r1
 8001672:	4614      	mov	r4, r2
 8001674:	195b      	adds	r3, r3, r5
 8001676:	eb44 0406 	adc.w	r4, r4, r6
 800167a:	f04f 0100 	mov.w	r1, #0
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	02a2      	lsls	r2, r4, #10
 8001684:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001688:	0299      	lsls	r1, r3, #10
 800168a:	460b      	mov	r3, r1
 800168c:	4614      	mov	r4, r2
 800168e:	4618      	mov	r0, r3
 8001690:	4621      	mov	r1, r4
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f04f 0400 	mov.w	r4, #0
 8001698:	461a      	mov	r2, r3
 800169a:	4623      	mov	r3, r4
 800169c:	f7fe fe08 	bl	80002b0 <__aeabi_uldivmod>
 80016a0:	4603      	mov	r3, r0
 80016a2:	460c      	mov	r4, r1
 80016a4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016a6:	4b4d      	ldr	r3, [pc, #308]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	0c1b      	lsrs	r3, r3, #16
 80016ac:	f003 0303 	and.w	r3, r3, #3
 80016b0:	3301      	adds	r3, #1
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	613b      	str	r3, [r7, #16]
      break;
 80016c0:	e087      	b.n	80017d2 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016c2:	4b46      	ldr	r3, [pc, #280]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016ca:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016cc:	4b43      	ldr	r3, [pc, #268]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d023      	beq.n	8001720 <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d8:	4b40      	ldr	r3, [pc, #256]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	099b      	lsrs	r3, r3, #6
 80016de:	f04f 0400 	mov.w	r4, #0
 80016e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	ea03 0501 	and.w	r5, r3, r1
 80016ee:	ea04 0602 	and.w	r6, r4, r2
 80016f2:	4a3c      	ldr	r2, [pc, #240]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80016f4:	fb02 f106 	mul.w	r1, r2, r6
 80016f8:	2200      	movs	r2, #0
 80016fa:	fb02 f205 	mul.w	r2, r2, r5
 80016fe:	440a      	add	r2, r1
 8001700:	4938      	ldr	r1, [pc, #224]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001702:	fba5 0101 	umull	r0, r1, r5, r1
 8001706:	1853      	adds	r3, r2, r1
 8001708:	4619      	mov	r1, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f04f 0400 	mov.w	r4, #0
 8001710:	461a      	mov	r2, r3
 8001712:	4623      	mov	r3, r4
 8001714:	f7fe fdcc 	bl	80002b0 <__aeabi_uldivmod>
 8001718:	4603      	mov	r3, r0
 800171a:	460c      	mov	r4, r1
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	e049      	b.n	80017b4 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001720:	4b2e      	ldr	r3, [pc, #184]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	099b      	lsrs	r3, r3, #6
 8001726:	f04f 0400 	mov.w	r4, #0
 800172a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	ea03 0501 	and.w	r5, r3, r1
 8001736:	ea04 0602 	and.w	r6, r4, r2
 800173a:	4629      	mov	r1, r5
 800173c:	4632      	mov	r2, r6
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	f04f 0400 	mov.w	r4, #0
 8001746:	0154      	lsls	r4, r2, #5
 8001748:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800174c:	014b      	lsls	r3, r1, #5
 800174e:	4619      	mov	r1, r3
 8001750:	4622      	mov	r2, r4
 8001752:	1b49      	subs	r1, r1, r5
 8001754:	eb62 0206 	sbc.w	r2, r2, r6
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	f04f 0400 	mov.w	r4, #0
 8001760:	0194      	lsls	r4, r2, #6
 8001762:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001766:	018b      	lsls	r3, r1, #6
 8001768:	1a5b      	subs	r3, r3, r1
 800176a:	eb64 0402 	sbc.w	r4, r4, r2
 800176e:	f04f 0100 	mov.w	r1, #0
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	00e2      	lsls	r2, r4, #3
 8001778:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800177c:	00d9      	lsls	r1, r3, #3
 800177e:	460b      	mov	r3, r1
 8001780:	4614      	mov	r4, r2
 8001782:	195b      	adds	r3, r3, r5
 8001784:	eb44 0406 	adc.w	r4, r4, r6
 8001788:	f04f 0100 	mov.w	r1, #0
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	02a2      	lsls	r2, r4, #10
 8001792:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001796:	0299      	lsls	r1, r3, #10
 8001798:	460b      	mov	r3, r1
 800179a:	4614      	mov	r4, r2
 800179c:	4618      	mov	r0, r3
 800179e:	4621      	mov	r1, r4
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f04f 0400 	mov.w	r4, #0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4623      	mov	r3, r4
 80017aa:	f7fe fd81 	bl	80002b0 <__aeabi_uldivmod>
 80017ae:	4603      	mov	r3, r0
 80017b0:	460c      	mov	r4, r1
 80017b2:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <HAL_RCC_GetSysClockFreq+0x298>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	0f1b      	lsrs	r3, r3, #28
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c8:	613b      	str	r3, [r7, #16]
      break;
 80017ca:	e002      	b.n	80017d2 <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017cc:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x29c>)
 80017ce:	613b      	str	r3, [r7, #16]
      break;
 80017d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017d2:	693b      	ldr	r3, [r7, #16]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017dc:	40023800 	.word	0x40023800
 80017e0:	00f42400 	.word	0x00f42400
 80017e4:	018cba80 	.word	0x018cba80

080017e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 8083 	beq.w	8001908 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001802:	4b95      	ldr	r3, [pc, #596]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 030c 	and.w	r3, r3, #12
 800180a:	2b04      	cmp	r3, #4
 800180c:	d019      	beq.n	8001842 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800180e:	4b92      	ldr	r3, [pc, #584]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001816:	2b08      	cmp	r3, #8
 8001818:	d106      	bne.n	8001828 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800181a:	4b8f      	ldr	r3, [pc, #572]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001822:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001826:	d00c      	beq.n	8001842 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001828:	4b8b      	ldr	r3, [pc, #556]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001830:	2b0c      	cmp	r3, #12
 8001832:	d112      	bne.n	800185a <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001834:	4b88      	ldr	r3, [pc, #544]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001840:	d10b      	bne.n	800185a <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001842:	4b85      	ldr	r3, [pc, #532]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d05b      	beq.n	8001906 <HAL_RCC_OscConfig+0x11e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d157      	bne.n	8001906 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e216      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001862:	d106      	bne.n	8001872 <HAL_RCC_OscConfig+0x8a>
 8001864:	4b7c      	ldr	r3, [pc, #496]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a7b      	ldr	r2, [pc, #492]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800186a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e01d      	b.n	80018ae <HAL_RCC_OscConfig+0xc6>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800187a:	d10c      	bne.n	8001896 <HAL_RCC_OscConfig+0xae>
 800187c:	4b76      	ldr	r3, [pc, #472]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a75      	ldr	r2, [pc, #468]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001882:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	4b73      	ldr	r3, [pc, #460]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a72      	ldr	r2, [pc, #456]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800188e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	e00b      	b.n	80018ae <HAL_RCC_OscConfig+0xc6>
 8001896:	4b70      	ldr	r3, [pc, #448]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a6f      	ldr	r2, [pc, #444]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800189c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	4b6d      	ldr	r3, [pc, #436]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a6c      	ldr	r2, [pc, #432]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80018a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d013      	beq.n	80018de <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018b6:	f7ff fa09 	bl	8000ccc <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018be:	f7ff fa05 	bl	8000ccc <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b64      	cmp	r3, #100	; 0x64
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e1db      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018d0:	4b61      	ldr	r3, [pc, #388]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0xd6>
 80018dc:	e014      	b.n	8001908 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018de:	f7ff f9f5 	bl	8000ccc <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018e6:	f7ff f9f1 	bl	8000ccc <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b64      	cmp	r3, #100	; 0x64
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e1c7      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f8:	4b57      	ldr	r3, [pc, #348]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1f0      	bne.n	80018e6 <HAL_RCC_OscConfig+0xfe>
 8001904:	e000      	b.n	8001908 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001906:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d06f      	beq.n	80019f4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001914:	4b50      	ldr	r3, [pc, #320]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 030c 	and.w	r3, r3, #12
 800191c:	2b00      	cmp	r3, #0
 800191e:	d017      	beq.n	8001950 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001920:	4b4d      	ldr	r3, [pc, #308]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001928:	2b08      	cmp	r3, #8
 800192a:	d105      	bne.n	8001938 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800192c:	4b4a      	ldr	r3, [pc, #296]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00b      	beq.n	8001950 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001938:	4b47      	ldr	r3, [pc, #284]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001940:	2b0c      	cmp	r3, #12
 8001942:	d11c      	bne.n	800197e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001944:	4b44      	ldr	r3, [pc, #272]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d116      	bne.n	800197e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001950:	4b41      	ldr	r3, [pc, #260]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d005      	beq.n	8001968 <HAL_RCC_OscConfig+0x180>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d001      	beq.n	8001968 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e18f      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001968:	4b3b      	ldr	r3, [pc, #236]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4938      	ldr	r1, [pc, #224]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001978:	4313      	orrs	r3, r2
 800197a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800197c:	e03a      	b.n	80019f4 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d020      	beq.n	80019c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001986:	4b35      	ldr	r3, [pc, #212]	; (8001a5c <HAL_RCC_OscConfig+0x274>)
 8001988:	2201      	movs	r2, #1
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198c:	f7ff f99e 	bl	8000ccc <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff f99a 	bl	8000ccc <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e170      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a6:	4b2c      	ldr	r3, [pc, #176]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0f0      	beq.n	8001994 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b2:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	00db      	lsls	r3, r3, #3
 80019c0:	4925      	ldr	r1, [pc, #148]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]
 80019c6:	e015      	b.n	80019f4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_RCC_OscConfig+0x274>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ce:	f7ff f97d 	bl	8000ccc <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d6:	f7ff f979 	bl	8000ccc <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e14f      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e8:	4b1b      	ldr	r3, [pc, #108]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f0      	bne.n	80019d6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0308 	and.w	r3, r3, #8
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d037      	beq.n	8001a70 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d016      	beq.n	8001a36 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a08:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <HAL_RCC_OscConfig+0x278>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a0e:	f7ff f95d 	bl	8000ccc <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a16:	f7ff f959 	bl	8000ccc <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e12f      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_RCC_OscConfig+0x270>)
 8001a2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x22e>
 8001a34:	e01c      	b.n	8001a70 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a36:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <HAL_RCC_OscConfig+0x278>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a3c:	f7ff f946 	bl	8000ccc <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a42:	e00f      	b.n	8001a64 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a44:	f7ff f942 	bl	8000ccc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d908      	bls.n	8001a64 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e118      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	42470000 	.word	0x42470000
 8001a60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a64:	4b8a      	ldr	r3, [pc, #552]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001a66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1e9      	bne.n	8001a44 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f000 8097 	beq.w	8001bac <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a82:	4b83      	ldr	r3, [pc, #524]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10f      	bne.n	8001aae <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b7f      	ldr	r3, [pc, #508]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	4a7e      	ldr	r2, [pc, #504]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9e:	4b7c      	ldr	r3, [pc, #496]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aae:	4b79      	ldr	r3, [pc, #484]	; (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d118      	bne.n	8001aec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aba:	4b76      	ldr	r3, [pc, #472]	; (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a75      	ldr	r2, [pc, #468]	; (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ac6:	f7ff f901 	bl	8000ccc <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ace:	f7ff f8fd 	bl	8000ccc <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e0d3      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae0:	4b6c      	ldr	r3, [pc, #432]	; (8001c94 <HAL_RCC_OscConfig+0x4ac>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0f0      	beq.n	8001ace <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d106      	bne.n	8001b02 <HAL_RCC_OscConfig+0x31a>
 8001af4:	4b66      	ldr	r3, [pc, #408]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001af8:	4a65      	ldr	r2, [pc, #404]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	6713      	str	r3, [r2, #112]	; 0x70
 8001b00:	e01c      	b.n	8001b3c <HAL_RCC_OscConfig+0x354>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	2b05      	cmp	r3, #5
 8001b08:	d10c      	bne.n	8001b24 <HAL_RCC_OscConfig+0x33c>
 8001b0a:	4b61      	ldr	r3, [pc, #388]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b0e:	4a60      	ldr	r2, [pc, #384]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b10:	f043 0304 	orr.w	r3, r3, #4
 8001b14:	6713      	str	r3, [r2, #112]	; 0x70
 8001b16:	4b5e      	ldr	r3, [pc, #376]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b1a:	4a5d      	ldr	r2, [pc, #372]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6713      	str	r3, [r2, #112]	; 0x70
 8001b22:	e00b      	b.n	8001b3c <HAL_RCC_OscConfig+0x354>
 8001b24:	4b5a      	ldr	r3, [pc, #360]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b28:	4a59      	ldr	r2, [pc, #356]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b2a:	f023 0301 	bic.w	r3, r3, #1
 8001b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b30:	4b57      	ldr	r3, [pc, #348]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b34:	4a56      	ldr	r2, [pc, #344]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b36:	f023 0304 	bic.w	r3, r3, #4
 8001b3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d015      	beq.n	8001b70 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b44:	f7ff f8c2 	bl	8000ccc <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4a:	e00a      	b.n	8001b62 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4c:	f7ff f8be 	bl	8000ccc <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e092      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b62:	4b4b      	ldr	r3, [pc, #300]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d0ee      	beq.n	8001b4c <HAL_RCC_OscConfig+0x364>
 8001b6e:	e014      	b.n	8001b9a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b70:	f7ff f8ac 	bl	8000ccc <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b76:	e00a      	b.n	8001b8e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7ff f8a8 	bl	8000ccc <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e07c      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b8e:	4b40      	ldr	r3, [pc, #256]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1ee      	bne.n	8001b78 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d105      	bne.n	8001bac <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba0:	4b3b      	ldr	r3, [pc, #236]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba4:	4a3a      	ldr	r2, [pc, #232]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001ba6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001baa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d068      	beq.n	8001c86 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bb4:	4b36      	ldr	r3, [pc, #216]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 030c 	and.w	r3, r3, #12
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d060      	beq.n	8001c82 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d145      	bne.n	8001c54 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc8:	4b33      	ldr	r3, [pc, #204]	; (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bce:	f7ff f87d 	bl	8000ccc <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bd6:	f7ff f879 	bl	8000ccc <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e04f      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be8:	4b29      	ldr	r3, [pc, #164]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1f0      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69da      	ldr	r2, [r3, #28]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	019b      	lsls	r3, r3, #6
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0a:	085b      	lsrs	r3, r3, #1
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	041b      	lsls	r3, r3, #16
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c16:	061b      	lsls	r3, r3, #24
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	071b      	lsls	r3, r3, #28
 8001c20:	491b      	ldr	r1, [pc, #108]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c26:	4b1c      	ldr	r3, [pc, #112]	; (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2c:	f7ff f84e 	bl	8000ccc <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c34:	f7ff f84a 	bl	8000ccc <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e020      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c46:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0f0      	beq.n	8001c34 <HAL_RCC_OscConfig+0x44c>
 8001c52:	e018      	b.n	8001c86 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c54:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <HAL_RCC_OscConfig+0x4b0>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5a:	f7ff f837 	bl	8000ccc <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c62:	f7ff f833 	bl	8000ccc <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e009      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c74:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_RCC_OscConfig+0x4a8>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1f0      	bne.n	8001c62 <HAL_RCC_OscConfig+0x47a>
 8001c80:	e001      	b.n	8001c86 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e000      	b.n	8001c88 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40007000 	.word	0x40007000
 8001c98:	42470060 	.word	0x42470060

08001c9c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e01d      	b.n	8001cea <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d106      	bne.n	8001cc8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7fe fe62 	bl	800098c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2202      	movs	r2, #2
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3304      	adds	r3, #4
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4610      	mov	r0, r2
 8001cdc:	f000 fa82 	bl	80021e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	2b0c      	cmp	r3, #12
 8001d02:	d841      	bhi.n	8001d88 <HAL_TIM_IC_Start_IT+0x94>
 8001d04:	a201      	add	r2, pc, #4	; (adr r2, 8001d0c <HAL_TIM_IC_Start_IT+0x18>)
 8001d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d0a:	bf00      	nop
 8001d0c:	08001d41 	.word	0x08001d41
 8001d10:	08001d89 	.word	0x08001d89
 8001d14:	08001d89 	.word	0x08001d89
 8001d18:	08001d89 	.word	0x08001d89
 8001d1c:	08001d53 	.word	0x08001d53
 8001d20:	08001d89 	.word	0x08001d89
 8001d24:	08001d89 	.word	0x08001d89
 8001d28:	08001d89 	.word	0x08001d89
 8001d2c:	08001d65 	.word	0x08001d65
 8001d30:	08001d89 	.word	0x08001d89
 8001d34:	08001d89 	.word	0x08001d89
 8001d38:	08001d89 	.word	0x08001d89
 8001d3c:	08001d77 	.word	0x08001d77
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0202 	orr.w	r2, r2, #2
 8001d4e:	60da      	str	r2, [r3, #12]
      break;
 8001d50:	e01b      	b.n	8001d8a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 0204 	orr.w	r2, r2, #4
 8001d60:	60da      	str	r2, [r3, #12]
      break;
 8001d62:	e012      	b.n	8001d8a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0208 	orr.w	r2, r2, #8
 8001d72:	60da      	str	r2, [r3, #12]
      break;
 8001d74:	e009      	b.n	8001d8a <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f042 0210 	orr.w	r2, r2, #16
 8001d84:	60da      	str	r2, [r3, #12]
      break;
 8001d86:	e000      	b.n	8001d8a <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8001d88:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	6839      	ldr	r1, [r7, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fbf0 	bl	8002578 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b06      	cmp	r3, #6
 8001da8:	d007      	beq.n	8001dba <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f042 0201 	orr.w	r2, r2, #1
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d122      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d11b      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0202 	mvn.w	r2, #2
 8001df0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7fe fbd2 	bl	80005b0 <HAL_TIM_IC_CaptureCallback>
 8001e0c:	e005      	b.n	8001e1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f9ca 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f9d1 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d122      	bne.n	8001e74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d11b      	bne.n	8001e74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0204 	mvn.w	r2, #4
 8001e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7fe fba8 	bl	80005b0 <HAL_TIM_IC_CaptureCallback>
 8001e60:	e005      	b.n	8001e6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f9a0 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f9a7 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0308 	and.w	r3, r3, #8
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d122      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f06f 0208 	mvn.w	r2, #8
 8001e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7fe fb7e 	bl	80005b0 <HAL_TIM_IC_CaptureCallback>
 8001eb4:	e005      	b.n	8001ec2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f976 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f97d 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	d122      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0310 	and.w	r3, r3, #16
 8001ee0:	2b10      	cmp	r3, #16
 8001ee2:	d11b      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0210 	mvn.w	r2, #16
 8001eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2208      	movs	r2, #8
 8001ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7fe fb54 	bl	80005b0 <HAL_TIM_IC_CaptureCallback>
 8001f08:	e005      	b.n	8001f16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f94c 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f953 	bl	80021bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d10e      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d107      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0201 	mvn.w	r2, #1
 8001f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f926 	bl	8002194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f52:	2b80      	cmp	r3, #128	; 0x80
 8001f54:	d10e      	bne.n	8001f74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f60:	2b80      	cmp	r3, #128	; 0x80
 8001f62:	d107      	bne.n	8001f74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 fbae 	bl	80026d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7e:	2b40      	cmp	r3, #64	; 0x40
 8001f80:	d10e      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8c:	2b40      	cmp	r3, #64	; 0x40
 8001f8e:	d107      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f918 	bl	80021d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b20      	cmp	r3, #32
 8001fac:	d10e      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	f003 0320 	and.w	r3, r3, #32
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	d107      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0220 	mvn.w	r2, #32
 8001fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fb78 	bl	80026bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fcc:	bf00      	nop
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d101      	bne.n	8001fee <HAL_TIM_IC_ConfigChannel+0x1a>
 8001fea:	2302      	movs	r3, #2
 8001fec:	e08a      	b.n	8002104 <HAL_TIM_IC_ConfigChannel+0x130>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d11b      	bne.n	800203c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6818      	ldr	r0, [r3, #0]
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	6819      	ldr	r1, [r3, #0]
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f000 f986 	bl	8002324 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699a      	ldr	r2, [r3, #24]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 020c 	bic.w	r2, r2, #12
 8002026:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6999      	ldr	r1, [r3, #24]
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	619a      	str	r2, [r3, #24]
 800203a:	e05a      	b.n	80020f2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b04      	cmp	r3, #4
 8002040:	d11c      	bne.n	800207c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6818      	ldr	r0, [r3, #0]
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	6819      	ldr	r1, [r3, #0]
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	f000 f9db 	bl	800240c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	699a      	ldr	r2, [r3, #24]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002064:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	6999      	ldr	r1, [r3, #24]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	021a      	lsls	r2, r3, #8
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	619a      	str	r2, [r3, #24]
 800207a:	e03a      	b.n	80020f2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b08      	cmp	r3, #8
 8002080:	d11b      	bne.n	80020ba <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6818      	ldr	r0, [r3, #0]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	6819      	ldr	r1, [r3, #0]
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	f000 f9f8 	bl	8002486 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	69da      	ldr	r2, [r3, #28]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 020c 	bic.w	r2, r2, #12
 80020a4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	69d9      	ldr	r1, [r3, #28]
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	61da      	str	r2, [r3, #28]
 80020b8:	e01b      	b.n	80020f2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	6819      	ldr	r1, [r3, #0]
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	f000 fa18 	bl	80024fe <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	69da      	ldr	r2, [r3, #28]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80020dc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	69d9      	ldr	r1, [r3, #28]
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	021a      	lsls	r2, r3, #8
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b0c      	cmp	r3, #12
 800211e:	d831      	bhi.n	8002184 <HAL_TIM_ReadCapturedValue+0x78>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <HAL_TIM_ReadCapturedValue+0x1c>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	0800215d 	.word	0x0800215d
 800212c:	08002185 	.word	0x08002185
 8002130:	08002185 	.word	0x08002185
 8002134:	08002185 	.word	0x08002185
 8002138:	08002167 	.word	0x08002167
 800213c:	08002185 	.word	0x08002185
 8002140:	08002185 	.word	0x08002185
 8002144:	08002185 	.word	0x08002185
 8002148:	08002171 	.word	0x08002171
 800214c:	08002185 	.word	0x08002185
 8002150:	08002185 	.word	0x08002185
 8002154:	08002185 	.word	0x08002185
 8002158:	0800217b 	.word	0x0800217b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002162:	60fb      	str	r3, [r7, #12]

      break;
 8002164:	e00f      	b.n	8002186 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800216c:	60fb      	str	r3, [r7, #12]

      break;
 800216e:	e00a      	b.n	8002186 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002176:	60fb      	str	r3, [r7, #12]

      break;
 8002178:	e005      	b.n	8002186 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	60fb      	str	r3, [r7, #12]

      break;
 8002182:	e000      	b.n	8002186 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002184:	bf00      	nop
  }

  return tmpreg;
 8002186:	68fb      	ldr	r3, [r7, #12]
}
 8002188:	4618      	mov	r0, r3
 800218a:	3714      	adds	r7, #20
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a40      	ldr	r2, [pc, #256]	; (80022f8 <TIM_Base_SetConfig+0x114>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d013      	beq.n	8002224 <TIM_Base_SetConfig+0x40>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002202:	d00f      	beq.n	8002224 <TIM_Base_SetConfig+0x40>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a3d      	ldr	r2, [pc, #244]	; (80022fc <TIM_Base_SetConfig+0x118>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d00b      	beq.n	8002224 <TIM_Base_SetConfig+0x40>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a3c      	ldr	r2, [pc, #240]	; (8002300 <TIM_Base_SetConfig+0x11c>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d007      	beq.n	8002224 <TIM_Base_SetConfig+0x40>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a3b      	ldr	r2, [pc, #236]	; (8002304 <TIM_Base_SetConfig+0x120>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d003      	beq.n	8002224 <TIM_Base_SetConfig+0x40>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a3a      	ldr	r2, [pc, #232]	; (8002308 <TIM_Base_SetConfig+0x124>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d108      	bne.n	8002236 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800222a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	4313      	orrs	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a2f      	ldr	r2, [pc, #188]	; (80022f8 <TIM_Base_SetConfig+0x114>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d02b      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002244:	d027      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <TIM_Base_SetConfig+0x118>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d023      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a2b      	ldr	r2, [pc, #172]	; (8002300 <TIM_Base_SetConfig+0x11c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d01f      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a2a      	ldr	r2, [pc, #168]	; (8002304 <TIM_Base_SetConfig+0x120>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d01b      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a29      	ldr	r2, [pc, #164]	; (8002308 <TIM_Base_SetConfig+0x124>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d017      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a28      	ldr	r2, [pc, #160]	; (800230c <TIM_Base_SetConfig+0x128>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d013      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a27      	ldr	r2, [pc, #156]	; (8002310 <TIM_Base_SetConfig+0x12c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d00f      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a26      	ldr	r2, [pc, #152]	; (8002314 <TIM_Base_SetConfig+0x130>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d00b      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a25      	ldr	r2, [pc, #148]	; (8002318 <TIM_Base_SetConfig+0x134>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d007      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a24      	ldr	r2, [pc, #144]	; (800231c <TIM_Base_SetConfig+0x138>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d003      	beq.n	8002296 <TIM_Base_SetConfig+0xb2>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a23      	ldr	r2, [pc, #140]	; (8002320 <TIM_Base_SetConfig+0x13c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d108      	bne.n	80022a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800229c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a0a      	ldr	r2, [pc, #40]	; (80022f8 <TIM_Base_SetConfig+0x114>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d003      	beq.n	80022dc <TIM_Base_SetConfig+0xf8>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a0c      	ldr	r2, [pc, #48]	; (8002308 <TIM_Base_SetConfig+0x124>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d103      	bne.n	80022e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	691a      	ldr	r2, [r3, #16]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	615a      	str	r2, [r3, #20]
}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40010000 	.word	0x40010000
 80022fc:	40000400 	.word	0x40000400
 8002300:	40000800 	.word	0x40000800
 8002304:	40000c00 	.word	0x40000c00
 8002308:	40010400 	.word	0x40010400
 800230c:	40014000 	.word	0x40014000
 8002310:	40014400 	.word	0x40014400
 8002314:	40014800 	.word	0x40014800
 8002318:	40001800 	.word	0x40001800
 800231c:	40001c00 	.word	0x40001c00
 8002320:	40002000 	.word	0x40002000

08002324 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	f023 0201 	bic.w	r2, r3, #1
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	4a28      	ldr	r2, [pc, #160]	; (80023f0 <TIM_TI1_SetConfig+0xcc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01b      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002358:	d017      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4a25      	ldr	r2, [pc, #148]	; (80023f4 <TIM_TI1_SetConfig+0xd0>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d013      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	4a24      	ldr	r2, [pc, #144]	; (80023f8 <TIM_TI1_SetConfig+0xd4>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00f      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4a23      	ldr	r2, [pc, #140]	; (80023fc <TIM_TI1_SetConfig+0xd8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00b      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4a22      	ldr	r2, [pc, #136]	; (8002400 <TIM_TI1_SetConfig+0xdc>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d007      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4a21      	ldr	r2, [pc, #132]	; (8002404 <TIM_TI1_SetConfig+0xe0>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d003      	beq.n	800238a <TIM_TI1_SetConfig+0x66>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4a20      	ldr	r2, [pc, #128]	; (8002408 <TIM_TI1_SetConfig+0xe4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d101      	bne.n	800238e <TIM_TI1_SetConfig+0x6a>
 800238a:	2301      	movs	r3, #1
 800238c:	e000      	b.n	8002390 <TIM_TI1_SetConfig+0x6c>
 800238e:	2300      	movs	r3, #0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d008      	beq.n	80023a6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f023 0303 	bic.w	r3, r3, #3
 800239a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	e003      	b.n	80023ae <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	4313      	orrs	r3, r2
 80023c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	f023 030a 	bic.w	r3, r3, #10
 80023c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	f003 030a 	and.w	r3, r3, #10
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	621a      	str	r2, [r3, #32]
}
 80023e2:	bf00      	nop
 80023e4:	371c      	adds	r7, #28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40010000 	.word	0x40010000
 80023f4:	40000400 	.word	0x40000400
 80023f8:	40000800 	.word	0x40000800
 80023fc:	40000c00 	.word	0x40000c00
 8002400:	40010400 	.word	0x40010400
 8002404:	40014000 	.word	0x40014000
 8002408:	40001800 	.word	0x40001800

0800240c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6a1b      	ldr	r3, [r3, #32]
 800241e:	f023 0210 	bic.w	r2, r3, #16
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002438:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	021b      	lsls	r3, r3, #8
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4313      	orrs	r3, r2
 8002442:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800244a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	031b      	lsls	r3, r3, #12
 8002450:	b29b      	uxth	r3, r3
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800245e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	011b      	lsls	r3, r3, #4
 8002464:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	621a      	str	r2, [r3, #32]
}
 800247a:	bf00      	nop
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002486:	b480      	push	{r7}
 8002488:	b087      	sub	sp, #28
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
 8002492:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f023 0303 	bic.w	r3, r3, #3
 80024b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80024d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	621a      	str	r2, [r3, #32]
}
 80024f2:	bf00      	nop
 80024f4:	371c      	adds	r7, #28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80024fe:	b480      	push	{r7}
 8002500:	b087      	sub	sp, #28
 8002502:	af00      	add	r7, sp, #0
 8002504:	60f8      	str	r0, [r7, #12]
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	607a      	str	r2, [r7, #4]
 800250a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	69db      	ldr	r3, [r3, #28]
 800251c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800252a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	021b      	lsls	r3, r3, #8
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	4313      	orrs	r3, r2
 8002534:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800253c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	031b      	lsls	r3, r3, #12
 8002542:	b29b      	uxth	r3, r3
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002550:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	031b      	lsls	r3, r3, #12
 8002556:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	621a      	str	r2, [r3, #32]
}
 800256c:	bf00      	nop
 800256e:	371c      	adds	r7, #28
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002578:	b480      	push	{r7}
 800257a:	b087      	sub	sp, #28
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	f003 031f 	and.w	r3, r3, #31
 800258a:	2201      	movs	r2, #1
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6a1a      	ldr	r2, [r3, #32]
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	43db      	mvns	r3, r3
 800259a:	401a      	ands	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a1a      	ldr	r2, [r3, #32]
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f003 031f 	and.w	r3, r3, #31
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	fa01 f303 	lsl.w	r3, r1, r3
 80025b0:	431a      	orrs	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	621a      	str	r2, [r3, #32]
}
 80025b6:	bf00      	nop
 80025b8:	371c      	adds	r7, #28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
	...

080025c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025d8:	2302      	movs	r3, #2
 80025da:	e05a      	b.n	8002692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	4313      	orrs	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a21      	ldr	r2, [pc, #132]	; (80026a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d022      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002628:	d01d      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1d      	ldr	r2, [pc, #116]	; (80026a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d018      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a1b      	ldr	r2, [pc, #108]	; (80026a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d013      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a1a      	ldr	r2, [pc, #104]	; (80026ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d00e      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a18      	ldr	r2, [pc, #96]	; (80026b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d009      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d004      	beq.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10c      	bne.n	8002680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800266c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	4313      	orrs	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40010000 	.word	0x40010000
 80026a4:	40000400 	.word	0x40000400
 80026a8:	40000800 	.word	0x40000800
 80026ac:	40000c00 	.word	0x40000c00
 80026b0:	40010400 	.word	0x40010400
 80026b4:	40014000 	.word	0x40014000
 80026b8:	40001800 	.word	0x40001800

080026bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e03f      	b.n	8002776 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d106      	bne.n	8002710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7fe f98c 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2224      	movs	r2, #36	; 0x24
 8002714:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 f90b 	bl	8002944 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800273c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695a      	ldr	r2, [r3, #20]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800274c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800275c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b088      	sub	sp, #32
 8002782:	af02      	add	r7, sp, #8
 8002784:	60f8      	str	r0, [r7, #12]
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	603b      	str	r3, [r7, #0]
 800278a:	4613      	mov	r3, r2
 800278c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b20      	cmp	r3, #32
 800279c:	f040 8083 	bne.w	80028a6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <HAL_UART_Transmit+0x2e>
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e07b      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_UART_Transmit+0x40>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e074      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2221      	movs	r2, #33	; 0x21
 80027d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80027d4:	f7fe fa7a 	bl	8000ccc <HAL_GetTick>
 80027d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	88fa      	ldrh	r2, [r7, #6]
 80027de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80027ee:	e042      	b.n	8002876 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002806:	d122      	bne.n	800284e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2200      	movs	r2, #0
 8002810:	2180      	movs	r1, #128	; 0x80
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f84c 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e042      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002834:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d103      	bne.n	8002846 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	3302      	adds	r3, #2
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	e017      	b.n	8002876 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	3301      	adds	r3, #1
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	e013      	b.n	8002876 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2200      	movs	r2, #0
 8002856:	2180      	movs	r1, #128	; 0x80
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f829 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e01f      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	60ba      	str	r2, [r7, #8]
 800286e:	781a      	ldrb	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1b7      	bne.n	80027f0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2200      	movs	r2, #0
 8002888:	2140      	movs	r1, #64	; 0x40
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 f810 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e006      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80028a6:	2302      	movs	r3, #2
  }
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028c0:	e02c      	b.n	800291c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028c8:	d028      	beq.n	800291c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d007      	beq.n	80028e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80028d0:	f7fe f9fc 	bl	8000ccc <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d21d      	bcs.n	800291c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028ee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695a      	ldr	r2, [r3, #20]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f022 0201 	bic.w	r2, r2, #1
 80028fe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e00f      	b.n	800293c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	4013      	ands	r3, r2
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	429a      	cmp	r2, r3
 800292a:	bf0c      	ite	eq
 800292c:	2301      	moveq	r3, #1
 800292e:	2300      	movne	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	461a      	mov	r2, r3
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	429a      	cmp	r2, r3
 8002938:	d0c3      	beq.n	80028c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002948:	b085      	sub	sp, #20
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	431a      	orrs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	4313      	orrs	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002986:	f023 030c 	bic.w	r3, r3, #12
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	68f9      	ldr	r1, [r7, #12]
 8002990:	430b      	orrs	r3, r1
 8002992:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699a      	ldr	r2, [r3, #24]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029b2:	f040 818b 	bne.w	8002ccc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4ac1      	ldr	r2, [pc, #772]	; (8002cc0 <UART_SetConfig+0x37c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d005      	beq.n	80029cc <UART_SetConfig+0x88>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4abf      	ldr	r2, [pc, #764]	; (8002cc4 <UART_SetConfig+0x380>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	f040 80bd 	bne.w	8002b46 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029cc:	f7fe fda6 	bl	800151c <HAL_RCC_GetPCLK2Freq>
 80029d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	461d      	mov	r5, r3
 80029d6:	f04f 0600 	mov.w	r6, #0
 80029da:	46a8      	mov	r8, r5
 80029dc:	46b1      	mov	r9, r6
 80029de:	eb18 0308 	adds.w	r3, r8, r8
 80029e2:	eb49 0409 	adc.w	r4, r9, r9
 80029e6:	4698      	mov	r8, r3
 80029e8:	46a1      	mov	r9, r4
 80029ea:	eb18 0805 	adds.w	r8, r8, r5
 80029ee:	eb49 0906 	adc.w	r9, r9, r6
 80029f2:	f04f 0100 	mov.w	r1, #0
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80029fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002a02:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002a06:	4688      	mov	r8, r1
 8002a08:	4691      	mov	r9, r2
 8002a0a:	eb18 0005 	adds.w	r0, r8, r5
 8002a0e:	eb49 0106 	adc.w	r1, r9, r6
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	461d      	mov	r5, r3
 8002a18:	f04f 0600 	mov.w	r6, #0
 8002a1c:	196b      	adds	r3, r5, r5
 8002a1e:	eb46 0406 	adc.w	r4, r6, r6
 8002a22:	461a      	mov	r2, r3
 8002a24:	4623      	mov	r3, r4
 8002a26:	f7fd fc43 	bl	80002b0 <__aeabi_uldivmod>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	460c      	mov	r4, r1
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4ba5      	ldr	r3, [pc, #660]	; (8002cc8 <UART_SetConfig+0x384>)
 8002a32:	fba3 2302 	umull	r2, r3, r3, r2
 8002a36:	095b      	lsrs	r3, r3, #5
 8002a38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	461d      	mov	r5, r3
 8002a40:	f04f 0600 	mov.w	r6, #0
 8002a44:	46a9      	mov	r9, r5
 8002a46:	46b2      	mov	sl, r6
 8002a48:	eb19 0309 	adds.w	r3, r9, r9
 8002a4c:	eb4a 040a 	adc.w	r4, sl, sl
 8002a50:	4699      	mov	r9, r3
 8002a52:	46a2      	mov	sl, r4
 8002a54:	eb19 0905 	adds.w	r9, r9, r5
 8002a58:	eb4a 0a06 	adc.w	sl, sl, r6
 8002a5c:	f04f 0100 	mov.w	r1, #0
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002a6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002a70:	4689      	mov	r9, r1
 8002a72:	4692      	mov	sl, r2
 8002a74:	eb19 0005 	adds.w	r0, r9, r5
 8002a78:	eb4a 0106 	adc.w	r1, sl, r6
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	461d      	mov	r5, r3
 8002a82:	f04f 0600 	mov.w	r6, #0
 8002a86:	196b      	adds	r3, r5, r5
 8002a88:	eb46 0406 	adc.w	r4, r6, r6
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4623      	mov	r3, r4
 8002a90:	f7fd fc0e 	bl	80002b0 <__aeabi_uldivmod>
 8002a94:	4603      	mov	r3, r0
 8002a96:	460c      	mov	r4, r1
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4b8b      	ldr	r3, [pc, #556]	; (8002cc8 <UART_SetConfig+0x384>)
 8002a9c:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa0:	095b      	lsrs	r3, r3, #5
 8002aa2:	2164      	movs	r1, #100	; 0x64
 8002aa4:	fb01 f303 	mul.w	r3, r1, r3
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	3332      	adds	r3, #50	; 0x32
 8002aae:	4a86      	ldr	r2, [pc, #536]	; (8002cc8 <UART_SetConfig+0x384>)
 8002ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab4:	095b      	lsrs	r3, r3, #5
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002abc:	4498      	add	r8, r3
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	461d      	mov	r5, r3
 8002ac2:	f04f 0600 	mov.w	r6, #0
 8002ac6:	46a9      	mov	r9, r5
 8002ac8:	46b2      	mov	sl, r6
 8002aca:	eb19 0309 	adds.w	r3, r9, r9
 8002ace:	eb4a 040a 	adc.w	r4, sl, sl
 8002ad2:	4699      	mov	r9, r3
 8002ad4:	46a2      	mov	sl, r4
 8002ad6:	eb19 0905 	adds.w	r9, r9, r5
 8002ada:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ade:	f04f 0100 	mov.w	r1, #0
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002aea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002aee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002af2:	4689      	mov	r9, r1
 8002af4:	4692      	mov	sl, r2
 8002af6:	eb19 0005 	adds.w	r0, r9, r5
 8002afa:	eb4a 0106 	adc.w	r1, sl, r6
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	461d      	mov	r5, r3
 8002b04:	f04f 0600 	mov.w	r6, #0
 8002b08:	196b      	adds	r3, r5, r5
 8002b0a:	eb46 0406 	adc.w	r4, r6, r6
 8002b0e:	461a      	mov	r2, r3
 8002b10:	4623      	mov	r3, r4
 8002b12:	f7fd fbcd 	bl	80002b0 <__aeabi_uldivmod>
 8002b16:	4603      	mov	r3, r0
 8002b18:	460c      	mov	r4, r1
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	4b6a      	ldr	r3, [pc, #424]	; (8002cc8 <UART_SetConfig+0x384>)
 8002b1e:	fba3 1302 	umull	r1, r3, r3, r2
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2164      	movs	r1, #100	; 0x64
 8002b26:	fb01 f303 	mul.w	r3, r1, r3
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	3332      	adds	r3, #50	; 0x32
 8002b30:	4a65      	ldr	r2, [pc, #404]	; (8002cc8 <UART_SetConfig+0x384>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	f003 0207 	and.w	r2, r3, #7
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4442      	add	r2, r8
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	e26f      	b.n	8003026 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b46:	f7fe fcd5 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
 8002b4a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	461d      	mov	r5, r3
 8002b50:	f04f 0600 	mov.w	r6, #0
 8002b54:	46a8      	mov	r8, r5
 8002b56:	46b1      	mov	r9, r6
 8002b58:	eb18 0308 	adds.w	r3, r8, r8
 8002b5c:	eb49 0409 	adc.w	r4, r9, r9
 8002b60:	4698      	mov	r8, r3
 8002b62:	46a1      	mov	r9, r4
 8002b64:	eb18 0805 	adds.w	r8, r8, r5
 8002b68:	eb49 0906 	adc.w	r9, r9, r6
 8002b6c:	f04f 0100 	mov.w	r1, #0
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002b78:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002b7c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002b80:	4688      	mov	r8, r1
 8002b82:	4691      	mov	r9, r2
 8002b84:	eb18 0005 	adds.w	r0, r8, r5
 8002b88:	eb49 0106 	adc.w	r1, r9, r6
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	461d      	mov	r5, r3
 8002b92:	f04f 0600 	mov.w	r6, #0
 8002b96:	196b      	adds	r3, r5, r5
 8002b98:	eb46 0406 	adc.w	r4, r6, r6
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4623      	mov	r3, r4
 8002ba0:	f7fd fb86 	bl	80002b0 <__aeabi_uldivmod>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b47      	ldr	r3, [pc, #284]	; (8002cc8 <UART_SetConfig+0x384>)
 8002bac:	fba3 2302 	umull	r2, r3, r3, r2
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	461d      	mov	r5, r3
 8002bba:	f04f 0600 	mov.w	r6, #0
 8002bbe:	46a9      	mov	r9, r5
 8002bc0:	46b2      	mov	sl, r6
 8002bc2:	eb19 0309 	adds.w	r3, r9, r9
 8002bc6:	eb4a 040a 	adc.w	r4, sl, sl
 8002bca:	4699      	mov	r9, r3
 8002bcc:	46a2      	mov	sl, r4
 8002bce:	eb19 0905 	adds.w	r9, r9, r5
 8002bd2:	eb4a 0a06 	adc.w	sl, sl, r6
 8002bd6:	f04f 0100 	mov.w	r1, #0
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002be2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002be6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002bea:	4689      	mov	r9, r1
 8002bec:	4692      	mov	sl, r2
 8002bee:	eb19 0005 	adds.w	r0, r9, r5
 8002bf2:	eb4a 0106 	adc.w	r1, sl, r6
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	461d      	mov	r5, r3
 8002bfc:	f04f 0600 	mov.w	r6, #0
 8002c00:	196b      	adds	r3, r5, r5
 8002c02:	eb46 0406 	adc.w	r4, r6, r6
 8002c06:	461a      	mov	r2, r3
 8002c08:	4623      	mov	r3, r4
 8002c0a:	f7fd fb51 	bl	80002b0 <__aeabi_uldivmod>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	460c      	mov	r4, r1
 8002c12:	461a      	mov	r2, r3
 8002c14:	4b2c      	ldr	r3, [pc, #176]	; (8002cc8 <UART_SetConfig+0x384>)
 8002c16:	fba3 1302 	umull	r1, r3, r3, r2
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2164      	movs	r1, #100	; 0x64
 8002c1e:	fb01 f303 	mul.w	r3, r1, r3
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	3332      	adds	r3, #50	; 0x32
 8002c28:	4a27      	ldr	r2, [pc, #156]	; (8002cc8 <UART_SetConfig+0x384>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c36:	4498      	add	r8, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	461d      	mov	r5, r3
 8002c3c:	f04f 0600 	mov.w	r6, #0
 8002c40:	46a9      	mov	r9, r5
 8002c42:	46b2      	mov	sl, r6
 8002c44:	eb19 0309 	adds.w	r3, r9, r9
 8002c48:	eb4a 040a 	adc.w	r4, sl, sl
 8002c4c:	4699      	mov	r9, r3
 8002c4e:	46a2      	mov	sl, r4
 8002c50:	eb19 0905 	adds.w	r9, r9, r5
 8002c54:	eb4a 0a06 	adc.w	sl, sl, r6
 8002c58:	f04f 0100 	mov.w	r1, #0
 8002c5c:	f04f 0200 	mov.w	r2, #0
 8002c60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002c68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002c6c:	4689      	mov	r9, r1
 8002c6e:	4692      	mov	sl, r2
 8002c70:	eb19 0005 	adds.w	r0, r9, r5
 8002c74:	eb4a 0106 	adc.w	r1, sl, r6
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	461d      	mov	r5, r3
 8002c7e:	f04f 0600 	mov.w	r6, #0
 8002c82:	196b      	adds	r3, r5, r5
 8002c84:	eb46 0406 	adc.w	r4, r6, r6
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4623      	mov	r3, r4
 8002c8c:	f7fd fb10 	bl	80002b0 <__aeabi_uldivmod>
 8002c90:	4603      	mov	r3, r0
 8002c92:	460c      	mov	r4, r1
 8002c94:	461a      	mov	r2, r3
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <UART_SetConfig+0x384>)
 8002c98:	fba3 1302 	umull	r1, r3, r3, r2
 8002c9c:	095b      	lsrs	r3, r3, #5
 8002c9e:	2164      	movs	r1, #100	; 0x64
 8002ca0:	fb01 f303 	mul.w	r3, r1, r3
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	3332      	adds	r3, #50	; 0x32
 8002caa:	4a07      	ldr	r2, [pc, #28]	; (8002cc8 <UART_SetConfig+0x384>)
 8002cac:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb0:	095b      	lsrs	r3, r3, #5
 8002cb2:	f003 0207 	and.w	r2, r3, #7
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4442      	add	r2, r8
 8002cbc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002cbe:	e1b2      	b.n	8003026 <UART_SetConfig+0x6e2>
 8002cc0:	40011000 	.word	0x40011000
 8002cc4:	40011400 	.word	0x40011400
 8002cc8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4ad7      	ldr	r2, [pc, #860]	; (8003030 <UART_SetConfig+0x6ec>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d005      	beq.n	8002ce2 <UART_SetConfig+0x39e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4ad6      	ldr	r2, [pc, #856]	; (8003034 <UART_SetConfig+0x6f0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	f040 80d1 	bne.w	8002e84 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ce2:	f7fe fc1b 	bl	800151c <HAL_RCC_GetPCLK2Freq>
 8002ce6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	469a      	mov	sl, r3
 8002cec:	f04f 0b00 	mov.w	fp, #0
 8002cf0:	46d0      	mov	r8, sl
 8002cf2:	46d9      	mov	r9, fp
 8002cf4:	eb18 0308 	adds.w	r3, r8, r8
 8002cf8:	eb49 0409 	adc.w	r4, r9, r9
 8002cfc:	4698      	mov	r8, r3
 8002cfe:	46a1      	mov	r9, r4
 8002d00:	eb18 080a 	adds.w	r8, r8, sl
 8002d04:	eb49 090b 	adc.w	r9, r9, fp
 8002d08:	f04f 0100 	mov.w	r1, #0
 8002d0c:	f04f 0200 	mov.w	r2, #0
 8002d10:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d14:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d18:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d1c:	4688      	mov	r8, r1
 8002d1e:	4691      	mov	r9, r2
 8002d20:	eb1a 0508 	adds.w	r5, sl, r8
 8002d24:	eb4b 0609 	adc.w	r6, fp, r9
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	f04f 0300 	mov.w	r3, #0
 8002d36:	f04f 0400 	mov.w	r4, #0
 8002d3a:	0094      	lsls	r4, r2, #2
 8002d3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002d40:	008b      	lsls	r3, r1, #2
 8002d42:	461a      	mov	r2, r3
 8002d44:	4623      	mov	r3, r4
 8002d46:	4628      	mov	r0, r5
 8002d48:	4631      	mov	r1, r6
 8002d4a:	f7fd fab1 	bl	80002b0 <__aeabi_uldivmod>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460c      	mov	r4, r1
 8002d52:	461a      	mov	r2, r3
 8002d54:	4bb8      	ldr	r3, [pc, #736]	; (8003038 <UART_SetConfig+0x6f4>)
 8002d56:	fba3 2302 	umull	r2, r3, r3, r2
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	469b      	mov	fp, r3
 8002d64:	f04f 0c00 	mov.w	ip, #0
 8002d68:	46d9      	mov	r9, fp
 8002d6a:	46e2      	mov	sl, ip
 8002d6c:	eb19 0309 	adds.w	r3, r9, r9
 8002d70:	eb4a 040a 	adc.w	r4, sl, sl
 8002d74:	4699      	mov	r9, r3
 8002d76:	46a2      	mov	sl, r4
 8002d78:	eb19 090b 	adds.w	r9, r9, fp
 8002d7c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002d80:	f04f 0100 	mov.w	r1, #0
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002d90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002d94:	4689      	mov	r9, r1
 8002d96:	4692      	mov	sl, r2
 8002d98:	eb1b 0509 	adds.w	r5, fp, r9
 8002d9c:	eb4c 060a 	adc.w	r6, ip, sl
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4619      	mov	r1, r3
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	f04f 0400 	mov.w	r4, #0
 8002db2:	0094      	lsls	r4, r2, #2
 8002db4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002db8:	008b      	lsls	r3, r1, #2
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4623      	mov	r3, r4
 8002dbe:	4628      	mov	r0, r5
 8002dc0:	4631      	mov	r1, r6
 8002dc2:	f7fd fa75 	bl	80002b0 <__aeabi_uldivmod>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	460c      	mov	r4, r1
 8002dca:	461a      	mov	r2, r3
 8002dcc:	4b9a      	ldr	r3, [pc, #616]	; (8003038 <UART_SetConfig+0x6f4>)
 8002dce:	fba3 1302 	umull	r1, r3, r3, r2
 8002dd2:	095b      	lsrs	r3, r3, #5
 8002dd4:	2164      	movs	r1, #100	; 0x64
 8002dd6:	fb01 f303 	mul.w	r3, r1, r3
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	3332      	adds	r3, #50	; 0x32
 8002de0:	4a95      	ldr	r2, [pc, #596]	; (8003038 <UART_SetConfig+0x6f4>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dec:	4498      	add	r8, r3
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	469b      	mov	fp, r3
 8002df2:	f04f 0c00 	mov.w	ip, #0
 8002df6:	46d9      	mov	r9, fp
 8002df8:	46e2      	mov	sl, ip
 8002dfa:	eb19 0309 	adds.w	r3, r9, r9
 8002dfe:	eb4a 040a 	adc.w	r4, sl, sl
 8002e02:	4699      	mov	r9, r3
 8002e04:	46a2      	mov	sl, r4
 8002e06:	eb19 090b 	adds.w	r9, r9, fp
 8002e0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002e0e:	f04f 0100 	mov.w	r1, #0
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e22:	4689      	mov	r9, r1
 8002e24:	4692      	mov	sl, r2
 8002e26:	eb1b 0509 	adds.w	r5, fp, r9
 8002e2a:	eb4c 060a 	adc.w	r6, ip, sl
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4619      	mov	r1, r3
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	f04f 0300 	mov.w	r3, #0
 8002e3c:	f04f 0400 	mov.w	r4, #0
 8002e40:	0094      	lsls	r4, r2, #2
 8002e42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002e46:	008b      	lsls	r3, r1, #2
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4623      	mov	r3, r4
 8002e4c:	4628      	mov	r0, r5
 8002e4e:	4631      	mov	r1, r6
 8002e50:	f7fd fa2e 	bl	80002b0 <__aeabi_uldivmod>
 8002e54:	4603      	mov	r3, r0
 8002e56:	460c      	mov	r4, r1
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4b77      	ldr	r3, [pc, #476]	; (8003038 <UART_SetConfig+0x6f4>)
 8002e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	2164      	movs	r1, #100	; 0x64
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	3332      	adds	r3, #50	; 0x32
 8002e6e:	4a72      	ldr	r2, [pc, #456]	; (8003038 <UART_SetConfig+0x6f4>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	f003 020f 	and.w	r2, r3, #15
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4442      	add	r2, r8
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	e0d0      	b.n	8003026 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e84:	f7fe fb36 	bl	80014f4 <HAL_RCC_GetPCLK1Freq>
 8002e88:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	469a      	mov	sl, r3
 8002e8e:	f04f 0b00 	mov.w	fp, #0
 8002e92:	46d0      	mov	r8, sl
 8002e94:	46d9      	mov	r9, fp
 8002e96:	eb18 0308 	adds.w	r3, r8, r8
 8002e9a:	eb49 0409 	adc.w	r4, r9, r9
 8002e9e:	4698      	mov	r8, r3
 8002ea0:	46a1      	mov	r9, r4
 8002ea2:	eb18 080a 	adds.w	r8, r8, sl
 8002ea6:	eb49 090b 	adc.w	r9, r9, fp
 8002eaa:	f04f 0100 	mov.w	r1, #0
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002eb6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002eba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ebe:	4688      	mov	r8, r1
 8002ec0:	4691      	mov	r9, r2
 8002ec2:	eb1a 0508 	adds.w	r5, sl, r8
 8002ec6:	eb4b 0609 	adc.w	r6, fp, r9
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	f04f 0400 	mov.w	r4, #0
 8002edc:	0094      	lsls	r4, r2, #2
 8002ede:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002ee2:	008b      	lsls	r3, r1, #2
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4623      	mov	r3, r4
 8002ee8:	4628      	mov	r0, r5
 8002eea:	4631      	mov	r1, r6
 8002eec:	f7fd f9e0 	bl	80002b0 <__aeabi_uldivmod>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4b50      	ldr	r3, [pc, #320]	; (8003038 <UART_SetConfig+0x6f4>)
 8002ef8:	fba3 2302 	umull	r2, r3, r3, r2
 8002efc:	095b      	lsrs	r3, r3, #5
 8002efe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	469b      	mov	fp, r3
 8002f06:	f04f 0c00 	mov.w	ip, #0
 8002f0a:	46d9      	mov	r9, fp
 8002f0c:	46e2      	mov	sl, ip
 8002f0e:	eb19 0309 	adds.w	r3, r9, r9
 8002f12:	eb4a 040a 	adc.w	r4, sl, sl
 8002f16:	4699      	mov	r9, r3
 8002f18:	46a2      	mov	sl, r4
 8002f1a:	eb19 090b 	adds.w	r9, r9, fp
 8002f1e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002f22:	f04f 0100 	mov.w	r1, #0
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f36:	4689      	mov	r9, r1
 8002f38:	4692      	mov	sl, r2
 8002f3a:	eb1b 0509 	adds.w	r5, fp, r9
 8002f3e:	eb4c 060a 	adc.w	r6, ip, sl
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	4619      	mov	r1, r3
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	f04f 0400 	mov.w	r4, #0
 8002f54:	0094      	lsls	r4, r2, #2
 8002f56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002f5a:	008b      	lsls	r3, r1, #2
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4623      	mov	r3, r4
 8002f60:	4628      	mov	r0, r5
 8002f62:	4631      	mov	r1, r6
 8002f64:	f7fd f9a4 	bl	80002b0 <__aeabi_uldivmod>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	460c      	mov	r4, r1
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <UART_SetConfig+0x6f4>)
 8002f70:	fba3 1302 	umull	r1, r3, r3, r2
 8002f74:	095b      	lsrs	r3, r3, #5
 8002f76:	2164      	movs	r1, #100	; 0x64
 8002f78:	fb01 f303 	mul.w	r3, r1, r3
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	3332      	adds	r3, #50	; 0x32
 8002f82:	4a2d      	ldr	r2, [pc, #180]	; (8003038 <UART_SetConfig+0x6f4>)
 8002f84:	fba2 2303 	umull	r2, r3, r2, r3
 8002f88:	095b      	lsrs	r3, r3, #5
 8002f8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f8e:	4498      	add	r8, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	469b      	mov	fp, r3
 8002f94:	f04f 0c00 	mov.w	ip, #0
 8002f98:	46d9      	mov	r9, fp
 8002f9a:	46e2      	mov	sl, ip
 8002f9c:	eb19 0309 	adds.w	r3, r9, r9
 8002fa0:	eb4a 040a 	adc.w	r4, sl, sl
 8002fa4:	4699      	mov	r9, r3
 8002fa6:	46a2      	mov	sl, r4
 8002fa8:	eb19 090b 	adds.w	r9, r9, fp
 8002fac:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002fb0:	f04f 0100 	mov.w	r1, #0
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002fc4:	4689      	mov	r9, r1
 8002fc6:	4692      	mov	sl, r2
 8002fc8:	eb1b 0509 	adds.w	r5, fp, r9
 8002fcc:	eb4c 060a 	adc.w	r6, ip, sl
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	f04f 0400 	mov.w	r4, #0
 8002fe2:	0094      	lsls	r4, r2, #2
 8002fe4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002fe8:	008b      	lsls	r3, r1, #2
 8002fea:	461a      	mov	r2, r3
 8002fec:	4623      	mov	r3, r4
 8002fee:	4628      	mov	r0, r5
 8002ff0:	4631      	mov	r1, r6
 8002ff2:	f7fd f95d 	bl	80002b0 <__aeabi_uldivmod>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	460c      	mov	r4, r1
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	4b0e      	ldr	r3, [pc, #56]	; (8003038 <UART_SetConfig+0x6f4>)
 8002ffe:	fba3 1302 	umull	r1, r3, r3, r2
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	2164      	movs	r1, #100	; 0x64
 8003006:	fb01 f303 	mul.w	r3, r1, r3
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	3332      	adds	r3, #50	; 0x32
 8003010:	4a09      	ldr	r2, [pc, #36]	; (8003038 <UART_SetConfig+0x6f4>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	f003 020f 	and.w	r2, r3, #15
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4442      	add	r2, r8
 8003022:	609a      	str	r2, [r3, #8]
}
 8003024:	e7ff      	b.n	8003026 <UART_SetConfig+0x6e2>
 8003026:	bf00      	nop
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003030:	40011000 	.word	0x40011000
 8003034:	40011400 	.word	0x40011400
 8003038:	51eb851f 	.word	0x51eb851f

0800303c <__errno>:
 800303c:	4b01      	ldr	r3, [pc, #4]	; (8003044 <__errno+0x8>)
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	2000000c 	.word	0x2000000c

08003048 <__libc_init_array>:
 8003048:	b570      	push	{r4, r5, r6, lr}
 800304a:	4e0d      	ldr	r6, [pc, #52]	; (8003080 <__libc_init_array+0x38>)
 800304c:	4c0d      	ldr	r4, [pc, #52]	; (8003084 <__libc_init_array+0x3c>)
 800304e:	1ba4      	subs	r4, r4, r6
 8003050:	10a4      	asrs	r4, r4, #2
 8003052:	2500      	movs	r5, #0
 8003054:	42a5      	cmp	r5, r4
 8003056:	d109      	bne.n	800306c <__libc_init_array+0x24>
 8003058:	4e0b      	ldr	r6, [pc, #44]	; (8003088 <__libc_init_array+0x40>)
 800305a:	4c0c      	ldr	r4, [pc, #48]	; (800308c <__libc_init_array+0x44>)
 800305c:	f000 fc26 	bl	80038ac <_init>
 8003060:	1ba4      	subs	r4, r4, r6
 8003062:	10a4      	asrs	r4, r4, #2
 8003064:	2500      	movs	r5, #0
 8003066:	42a5      	cmp	r5, r4
 8003068:	d105      	bne.n	8003076 <__libc_init_array+0x2e>
 800306a:	bd70      	pop	{r4, r5, r6, pc}
 800306c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003070:	4798      	blx	r3
 8003072:	3501      	adds	r5, #1
 8003074:	e7ee      	b.n	8003054 <__libc_init_array+0xc>
 8003076:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800307a:	4798      	blx	r3
 800307c:	3501      	adds	r5, #1
 800307e:	e7f2      	b.n	8003066 <__libc_init_array+0x1e>
 8003080:	08003920 	.word	0x08003920
 8003084:	08003920 	.word	0x08003920
 8003088:	08003920 	.word	0x08003920
 800308c:	08003924 	.word	0x08003924

08003090 <memset>:
 8003090:	4402      	add	r2, r0
 8003092:	4603      	mov	r3, r0
 8003094:	4293      	cmp	r3, r2
 8003096:	d100      	bne.n	800309a <memset+0xa>
 8003098:	4770      	bx	lr
 800309a:	f803 1b01 	strb.w	r1, [r3], #1
 800309e:	e7f9      	b.n	8003094 <memset+0x4>

080030a0 <siprintf>:
 80030a0:	b40e      	push	{r1, r2, r3}
 80030a2:	b500      	push	{lr}
 80030a4:	b09c      	sub	sp, #112	; 0x70
 80030a6:	ab1d      	add	r3, sp, #116	; 0x74
 80030a8:	9002      	str	r0, [sp, #8]
 80030aa:	9006      	str	r0, [sp, #24]
 80030ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030b0:	4809      	ldr	r0, [pc, #36]	; (80030d8 <siprintf+0x38>)
 80030b2:	9107      	str	r1, [sp, #28]
 80030b4:	9104      	str	r1, [sp, #16]
 80030b6:	4909      	ldr	r1, [pc, #36]	; (80030dc <siprintf+0x3c>)
 80030b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80030bc:	9105      	str	r1, [sp, #20]
 80030be:	6800      	ldr	r0, [r0, #0]
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	a902      	add	r1, sp, #8
 80030c4:	f000 f866 	bl	8003194 <_svfiprintf_r>
 80030c8:	9b02      	ldr	r3, [sp, #8]
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
 80030ce:	b01c      	add	sp, #112	; 0x70
 80030d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80030d4:	b003      	add	sp, #12
 80030d6:	4770      	bx	lr
 80030d8:	2000000c 	.word	0x2000000c
 80030dc:	ffff0208 	.word	0xffff0208

080030e0 <__ssputs_r>:
 80030e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030e4:	688e      	ldr	r6, [r1, #8]
 80030e6:	429e      	cmp	r6, r3
 80030e8:	4682      	mov	sl, r0
 80030ea:	460c      	mov	r4, r1
 80030ec:	4690      	mov	r8, r2
 80030ee:	4699      	mov	r9, r3
 80030f0:	d837      	bhi.n	8003162 <__ssputs_r+0x82>
 80030f2:	898a      	ldrh	r2, [r1, #12]
 80030f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80030f8:	d031      	beq.n	800315e <__ssputs_r+0x7e>
 80030fa:	6825      	ldr	r5, [r4, #0]
 80030fc:	6909      	ldr	r1, [r1, #16]
 80030fe:	1a6f      	subs	r7, r5, r1
 8003100:	6965      	ldr	r5, [r4, #20]
 8003102:	2302      	movs	r3, #2
 8003104:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003108:	fb95 f5f3 	sdiv	r5, r5, r3
 800310c:	f109 0301 	add.w	r3, r9, #1
 8003110:	443b      	add	r3, r7
 8003112:	429d      	cmp	r5, r3
 8003114:	bf38      	it	cc
 8003116:	461d      	movcc	r5, r3
 8003118:	0553      	lsls	r3, r2, #21
 800311a:	d530      	bpl.n	800317e <__ssputs_r+0x9e>
 800311c:	4629      	mov	r1, r5
 800311e:	f000 fb2b 	bl	8003778 <_malloc_r>
 8003122:	4606      	mov	r6, r0
 8003124:	b950      	cbnz	r0, 800313c <__ssputs_r+0x5c>
 8003126:	230c      	movs	r3, #12
 8003128:	f8ca 3000 	str.w	r3, [sl]
 800312c:	89a3      	ldrh	r3, [r4, #12]
 800312e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003132:	81a3      	strh	r3, [r4, #12]
 8003134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800313c:	463a      	mov	r2, r7
 800313e:	6921      	ldr	r1, [r4, #16]
 8003140:	f000 faa8 	bl	8003694 <memcpy>
 8003144:	89a3      	ldrh	r3, [r4, #12]
 8003146:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800314a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800314e:	81a3      	strh	r3, [r4, #12]
 8003150:	6126      	str	r6, [r4, #16]
 8003152:	6165      	str	r5, [r4, #20]
 8003154:	443e      	add	r6, r7
 8003156:	1bed      	subs	r5, r5, r7
 8003158:	6026      	str	r6, [r4, #0]
 800315a:	60a5      	str	r5, [r4, #8]
 800315c:	464e      	mov	r6, r9
 800315e:	454e      	cmp	r6, r9
 8003160:	d900      	bls.n	8003164 <__ssputs_r+0x84>
 8003162:	464e      	mov	r6, r9
 8003164:	4632      	mov	r2, r6
 8003166:	4641      	mov	r1, r8
 8003168:	6820      	ldr	r0, [r4, #0]
 800316a:	f000 fa9e 	bl	80036aa <memmove>
 800316e:	68a3      	ldr	r3, [r4, #8]
 8003170:	1b9b      	subs	r3, r3, r6
 8003172:	60a3      	str	r3, [r4, #8]
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	441e      	add	r6, r3
 8003178:	6026      	str	r6, [r4, #0]
 800317a:	2000      	movs	r0, #0
 800317c:	e7dc      	b.n	8003138 <__ssputs_r+0x58>
 800317e:	462a      	mov	r2, r5
 8003180:	f000 fb54 	bl	800382c <_realloc_r>
 8003184:	4606      	mov	r6, r0
 8003186:	2800      	cmp	r0, #0
 8003188:	d1e2      	bne.n	8003150 <__ssputs_r+0x70>
 800318a:	6921      	ldr	r1, [r4, #16]
 800318c:	4650      	mov	r0, sl
 800318e:	f000 faa5 	bl	80036dc <_free_r>
 8003192:	e7c8      	b.n	8003126 <__ssputs_r+0x46>

08003194 <_svfiprintf_r>:
 8003194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003198:	461d      	mov	r5, r3
 800319a:	898b      	ldrh	r3, [r1, #12]
 800319c:	061f      	lsls	r7, r3, #24
 800319e:	b09d      	sub	sp, #116	; 0x74
 80031a0:	4680      	mov	r8, r0
 80031a2:	460c      	mov	r4, r1
 80031a4:	4616      	mov	r6, r2
 80031a6:	d50f      	bpl.n	80031c8 <_svfiprintf_r+0x34>
 80031a8:	690b      	ldr	r3, [r1, #16]
 80031aa:	b96b      	cbnz	r3, 80031c8 <_svfiprintf_r+0x34>
 80031ac:	2140      	movs	r1, #64	; 0x40
 80031ae:	f000 fae3 	bl	8003778 <_malloc_r>
 80031b2:	6020      	str	r0, [r4, #0]
 80031b4:	6120      	str	r0, [r4, #16]
 80031b6:	b928      	cbnz	r0, 80031c4 <_svfiprintf_r+0x30>
 80031b8:	230c      	movs	r3, #12
 80031ba:	f8c8 3000 	str.w	r3, [r8]
 80031be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031c2:	e0c8      	b.n	8003356 <_svfiprintf_r+0x1c2>
 80031c4:	2340      	movs	r3, #64	; 0x40
 80031c6:	6163      	str	r3, [r4, #20]
 80031c8:	2300      	movs	r3, #0
 80031ca:	9309      	str	r3, [sp, #36]	; 0x24
 80031cc:	2320      	movs	r3, #32
 80031ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80031d2:	2330      	movs	r3, #48	; 0x30
 80031d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031d8:	9503      	str	r5, [sp, #12]
 80031da:	f04f 0b01 	mov.w	fp, #1
 80031de:	4637      	mov	r7, r6
 80031e0:	463d      	mov	r5, r7
 80031e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80031e6:	b10b      	cbz	r3, 80031ec <_svfiprintf_r+0x58>
 80031e8:	2b25      	cmp	r3, #37	; 0x25
 80031ea:	d13e      	bne.n	800326a <_svfiprintf_r+0xd6>
 80031ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80031f0:	d00b      	beq.n	800320a <_svfiprintf_r+0x76>
 80031f2:	4653      	mov	r3, sl
 80031f4:	4632      	mov	r2, r6
 80031f6:	4621      	mov	r1, r4
 80031f8:	4640      	mov	r0, r8
 80031fa:	f7ff ff71 	bl	80030e0 <__ssputs_r>
 80031fe:	3001      	adds	r0, #1
 8003200:	f000 80a4 	beq.w	800334c <_svfiprintf_r+0x1b8>
 8003204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003206:	4453      	add	r3, sl
 8003208:	9309      	str	r3, [sp, #36]	; 0x24
 800320a:	783b      	ldrb	r3, [r7, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 809d 	beq.w	800334c <_svfiprintf_r+0x1b8>
 8003212:	2300      	movs	r3, #0
 8003214:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003218:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800321c:	9304      	str	r3, [sp, #16]
 800321e:	9307      	str	r3, [sp, #28]
 8003220:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003224:	931a      	str	r3, [sp, #104]	; 0x68
 8003226:	462f      	mov	r7, r5
 8003228:	2205      	movs	r2, #5
 800322a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800322e:	4850      	ldr	r0, [pc, #320]	; (8003370 <_svfiprintf_r+0x1dc>)
 8003230:	f7fc ffee 	bl	8000210 <memchr>
 8003234:	9b04      	ldr	r3, [sp, #16]
 8003236:	b9d0      	cbnz	r0, 800326e <_svfiprintf_r+0xda>
 8003238:	06d9      	lsls	r1, r3, #27
 800323a:	bf44      	itt	mi
 800323c:	2220      	movmi	r2, #32
 800323e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003242:	071a      	lsls	r2, r3, #28
 8003244:	bf44      	itt	mi
 8003246:	222b      	movmi	r2, #43	; 0x2b
 8003248:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800324c:	782a      	ldrb	r2, [r5, #0]
 800324e:	2a2a      	cmp	r2, #42	; 0x2a
 8003250:	d015      	beq.n	800327e <_svfiprintf_r+0xea>
 8003252:	9a07      	ldr	r2, [sp, #28]
 8003254:	462f      	mov	r7, r5
 8003256:	2000      	movs	r0, #0
 8003258:	250a      	movs	r5, #10
 800325a:	4639      	mov	r1, r7
 800325c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003260:	3b30      	subs	r3, #48	; 0x30
 8003262:	2b09      	cmp	r3, #9
 8003264:	d94d      	bls.n	8003302 <_svfiprintf_r+0x16e>
 8003266:	b1b8      	cbz	r0, 8003298 <_svfiprintf_r+0x104>
 8003268:	e00f      	b.n	800328a <_svfiprintf_r+0xf6>
 800326a:	462f      	mov	r7, r5
 800326c:	e7b8      	b.n	80031e0 <_svfiprintf_r+0x4c>
 800326e:	4a40      	ldr	r2, [pc, #256]	; (8003370 <_svfiprintf_r+0x1dc>)
 8003270:	1a80      	subs	r0, r0, r2
 8003272:	fa0b f000 	lsl.w	r0, fp, r0
 8003276:	4318      	orrs	r0, r3
 8003278:	9004      	str	r0, [sp, #16]
 800327a:	463d      	mov	r5, r7
 800327c:	e7d3      	b.n	8003226 <_svfiprintf_r+0x92>
 800327e:	9a03      	ldr	r2, [sp, #12]
 8003280:	1d11      	adds	r1, r2, #4
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	9103      	str	r1, [sp, #12]
 8003286:	2a00      	cmp	r2, #0
 8003288:	db01      	blt.n	800328e <_svfiprintf_r+0xfa>
 800328a:	9207      	str	r2, [sp, #28]
 800328c:	e004      	b.n	8003298 <_svfiprintf_r+0x104>
 800328e:	4252      	negs	r2, r2
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	9207      	str	r2, [sp, #28]
 8003296:	9304      	str	r3, [sp, #16]
 8003298:	783b      	ldrb	r3, [r7, #0]
 800329a:	2b2e      	cmp	r3, #46	; 0x2e
 800329c:	d10c      	bne.n	80032b8 <_svfiprintf_r+0x124>
 800329e:	787b      	ldrb	r3, [r7, #1]
 80032a0:	2b2a      	cmp	r3, #42	; 0x2a
 80032a2:	d133      	bne.n	800330c <_svfiprintf_r+0x178>
 80032a4:	9b03      	ldr	r3, [sp, #12]
 80032a6:	1d1a      	adds	r2, r3, #4
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	9203      	str	r2, [sp, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bfb8      	it	lt
 80032b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80032b4:	3702      	adds	r7, #2
 80032b6:	9305      	str	r3, [sp, #20]
 80032b8:	4d2e      	ldr	r5, [pc, #184]	; (8003374 <_svfiprintf_r+0x1e0>)
 80032ba:	7839      	ldrb	r1, [r7, #0]
 80032bc:	2203      	movs	r2, #3
 80032be:	4628      	mov	r0, r5
 80032c0:	f7fc ffa6 	bl	8000210 <memchr>
 80032c4:	b138      	cbz	r0, 80032d6 <_svfiprintf_r+0x142>
 80032c6:	2340      	movs	r3, #64	; 0x40
 80032c8:	1b40      	subs	r0, r0, r5
 80032ca:	fa03 f000 	lsl.w	r0, r3, r0
 80032ce:	9b04      	ldr	r3, [sp, #16]
 80032d0:	4303      	orrs	r3, r0
 80032d2:	3701      	adds	r7, #1
 80032d4:	9304      	str	r3, [sp, #16]
 80032d6:	7839      	ldrb	r1, [r7, #0]
 80032d8:	4827      	ldr	r0, [pc, #156]	; (8003378 <_svfiprintf_r+0x1e4>)
 80032da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032de:	2206      	movs	r2, #6
 80032e0:	1c7e      	adds	r6, r7, #1
 80032e2:	f7fc ff95 	bl	8000210 <memchr>
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d038      	beq.n	800335c <_svfiprintf_r+0x1c8>
 80032ea:	4b24      	ldr	r3, [pc, #144]	; (800337c <_svfiprintf_r+0x1e8>)
 80032ec:	bb13      	cbnz	r3, 8003334 <_svfiprintf_r+0x1a0>
 80032ee:	9b03      	ldr	r3, [sp, #12]
 80032f0:	3307      	adds	r3, #7
 80032f2:	f023 0307 	bic.w	r3, r3, #7
 80032f6:	3308      	adds	r3, #8
 80032f8:	9303      	str	r3, [sp, #12]
 80032fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032fc:	444b      	add	r3, r9
 80032fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003300:	e76d      	b.n	80031de <_svfiprintf_r+0x4a>
 8003302:	fb05 3202 	mla	r2, r5, r2, r3
 8003306:	2001      	movs	r0, #1
 8003308:	460f      	mov	r7, r1
 800330a:	e7a6      	b.n	800325a <_svfiprintf_r+0xc6>
 800330c:	2300      	movs	r3, #0
 800330e:	3701      	adds	r7, #1
 8003310:	9305      	str	r3, [sp, #20]
 8003312:	4619      	mov	r1, r3
 8003314:	250a      	movs	r5, #10
 8003316:	4638      	mov	r0, r7
 8003318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800331c:	3a30      	subs	r2, #48	; 0x30
 800331e:	2a09      	cmp	r2, #9
 8003320:	d903      	bls.n	800332a <_svfiprintf_r+0x196>
 8003322:	2b00      	cmp	r3, #0
 8003324:	d0c8      	beq.n	80032b8 <_svfiprintf_r+0x124>
 8003326:	9105      	str	r1, [sp, #20]
 8003328:	e7c6      	b.n	80032b8 <_svfiprintf_r+0x124>
 800332a:	fb05 2101 	mla	r1, r5, r1, r2
 800332e:	2301      	movs	r3, #1
 8003330:	4607      	mov	r7, r0
 8003332:	e7f0      	b.n	8003316 <_svfiprintf_r+0x182>
 8003334:	ab03      	add	r3, sp, #12
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	4622      	mov	r2, r4
 800333a:	4b11      	ldr	r3, [pc, #68]	; (8003380 <_svfiprintf_r+0x1ec>)
 800333c:	a904      	add	r1, sp, #16
 800333e:	4640      	mov	r0, r8
 8003340:	f3af 8000 	nop.w
 8003344:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8003348:	4681      	mov	r9, r0
 800334a:	d1d6      	bne.n	80032fa <_svfiprintf_r+0x166>
 800334c:	89a3      	ldrh	r3, [r4, #12]
 800334e:	065b      	lsls	r3, r3, #25
 8003350:	f53f af35 	bmi.w	80031be <_svfiprintf_r+0x2a>
 8003354:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003356:	b01d      	add	sp, #116	; 0x74
 8003358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800335c:	ab03      	add	r3, sp, #12
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	4622      	mov	r2, r4
 8003362:	4b07      	ldr	r3, [pc, #28]	; (8003380 <_svfiprintf_r+0x1ec>)
 8003364:	a904      	add	r1, sp, #16
 8003366:	4640      	mov	r0, r8
 8003368:	f000 f882 	bl	8003470 <_printf_i>
 800336c:	e7ea      	b.n	8003344 <_svfiprintf_r+0x1b0>
 800336e:	bf00      	nop
 8003370:	080038e4 	.word	0x080038e4
 8003374:	080038ea 	.word	0x080038ea
 8003378:	080038ee 	.word	0x080038ee
 800337c:	00000000 	.word	0x00000000
 8003380:	080030e1 	.word	0x080030e1

08003384 <_printf_common>:
 8003384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003388:	4691      	mov	r9, r2
 800338a:	461f      	mov	r7, r3
 800338c:	688a      	ldr	r2, [r1, #8]
 800338e:	690b      	ldr	r3, [r1, #16]
 8003390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003394:	4293      	cmp	r3, r2
 8003396:	bfb8      	it	lt
 8003398:	4613      	movlt	r3, r2
 800339a:	f8c9 3000 	str.w	r3, [r9]
 800339e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033a2:	4606      	mov	r6, r0
 80033a4:	460c      	mov	r4, r1
 80033a6:	b112      	cbz	r2, 80033ae <_printf_common+0x2a>
 80033a8:	3301      	adds	r3, #1
 80033aa:	f8c9 3000 	str.w	r3, [r9]
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	0699      	lsls	r1, r3, #26
 80033b2:	bf42      	ittt	mi
 80033b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80033b8:	3302      	addmi	r3, #2
 80033ba:	f8c9 3000 	strmi.w	r3, [r9]
 80033be:	6825      	ldr	r5, [r4, #0]
 80033c0:	f015 0506 	ands.w	r5, r5, #6
 80033c4:	d107      	bne.n	80033d6 <_printf_common+0x52>
 80033c6:	f104 0a19 	add.w	sl, r4, #25
 80033ca:	68e3      	ldr	r3, [r4, #12]
 80033cc:	f8d9 2000 	ldr.w	r2, [r9]
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	42ab      	cmp	r3, r5
 80033d4:	dc28      	bgt.n	8003428 <_printf_common+0xa4>
 80033d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	3300      	adds	r3, #0
 80033de:	bf18      	it	ne
 80033e0:	2301      	movne	r3, #1
 80033e2:	0692      	lsls	r2, r2, #26
 80033e4:	d42d      	bmi.n	8003442 <_printf_common+0xbe>
 80033e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033ea:	4639      	mov	r1, r7
 80033ec:	4630      	mov	r0, r6
 80033ee:	47c0      	blx	r8
 80033f0:	3001      	adds	r0, #1
 80033f2:	d020      	beq.n	8003436 <_printf_common+0xb2>
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	68e5      	ldr	r5, [r4, #12]
 80033f8:	f8d9 2000 	ldr.w	r2, [r9]
 80033fc:	f003 0306 	and.w	r3, r3, #6
 8003400:	2b04      	cmp	r3, #4
 8003402:	bf08      	it	eq
 8003404:	1aad      	subeq	r5, r5, r2
 8003406:	68a3      	ldr	r3, [r4, #8]
 8003408:	6922      	ldr	r2, [r4, #16]
 800340a:	bf0c      	ite	eq
 800340c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003410:	2500      	movne	r5, #0
 8003412:	4293      	cmp	r3, r2
 8003414:	bfc4      	itt	gt
 8003416:	1a9b      	subgt	r3, r3, r2
 8003418:	18ed      	addgt	r5, r5, r3
 800341a:	f04f 0900 	mov.w	r9, #0
 800341e:	341a      	adds	r4, #26
 8003420:	454d      	cmp	r5, r9
 8003422:	d11a      	bne.n	800345a <_printf_common+0xd6>
 8003424:	2000      	movs	r0, #0
 8003426:	e008      	b.n	800343a <_printf_common+0xb6>
 8003428:	2301      	movs	r3, #1
 800342a:	4652      	mov	r2, sl
 800342c:	4639      	mov	r1, r7
 800342e:	4630      	mov	r0, r6
 8003430:	47c0      	blx	r8
 8003432:	3001      	adds	r0, #1
 8003434:	d103      	bne.n	800343e <_printf_common+0xba>
 8003436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800343a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800343e:	3501      	adds	r5, #1
 8003440:	e7c3      	b.n	80033ca <_printf_common+0x46>
 8003442:	18e1      	adds	r1, r4, r3
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	2030      	movs	r0, #48	; 0x30
 8003448:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800344c:	4422      	add	r2, r4
 800344e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003452:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003456:	3302      	adds	r3, #2
 8003458:	e7c5      	b.n	80033e6 <_printf_common+0x62>
 800345a:	2301      	movs	r3, #1
 800345c:	4622      	mov	r2, r4
 800345e:	4639      	mov	r1, r7
 8003460:	4630      	mov	r0, r6
 8003462:	47c0      	blx	r8
 8003464:	3001      	adds	r0, #1
 8003466:	d0e6      	beq.n	8003436 <_printf_common+0xb2>
 8003468:	f109 0901 	add.w	r9, r9, #1
 800346c:	e7d8      	b.n	8003420 <_printf_common+0x9c>
	...

08003470 <_printf_i>:
 8003470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003474:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003478:	460c      	mov	r4, r1
 800347a:	7e09      	ldrb	r1, [r1, #24]
 800347c:	b085      	sub	sp, #20
 800347e:	296e      	cmp	r1, #110	; 0x6e
 8003480:	4617      	mov	r7, r2
 8003482:	4606      	mov	r6, r0
 8003484:	4698      	mov	r8, r3
 8003486:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003488:	f000 80b3 	beq.w	80035f2 <_printf_i+0x182>
 800348c:	d822      	bhi.n	80034d4 <_printf_i+0x64>
 800348e:	2963      	cmp	r1, #99	; 0x63
 8003490:	d036      	beq.n	8003500 <_printf_i+0x90>
 8003492:	d80a      	bhi.n	80034aa <_printf_i+0x3a>
 8003494:	2900      	cmp	r1, #0
 8003496:	f000 80b9 	beq.w	800360c <_printf_i+0x19c>
 800349a:	2958      	cmp	r1, #88	; 0x58
 800349c:	f000 8083 	beq.w	80035a6 <_printf_i+0x136>
 80034a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80034a8:	e032      	b.n	8003510 <_printf_i+0xa0>
 80034aa:	2964      	cmp	r1, #100	; 0x64
 80034ac:	d001      	beq.n	80034b2 <_printf_i+0x42>
 80034ae:	2969      	cmp	r1, #105	; 0x69
 80034b0:	d1f6      	bne.n	80034a0 <_printf_i+0x30>
 80034b2:	6820      	ldr	r0, [r4, #0]
 80034b4:	6813      	ldr	r3, [r2, #0]
 80034b6:	0605      	lsls	r5, r0, #24
 80034b8:	f103 0104 	add.w	r1, r3, #4
 80034bc:	d52a      	bpl.n	8003514 <_printf_i+0xa4>
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6011      	str	r1, [r2, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	da03      	bge.n	80034ce <_printf_i+0x5e>
 80034c6:	222d      	movs	r2, #45	; 0x2d
 80034c8:	425b      	negs	r3, r3
 80034ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80034ce:	486f      	ldr	r0, [pc, #444]	; (800368c <_printf_i+0x21c>)
 80034d0:	220a      	movs	r2, #10
 80034d2:	e039      	b.n	8003548 <_printf_i+0xd8>
 80034d4:	2973      	cmp	r1, #115	; 0x73
 80034d6:	f000 809d 	beq.w	8003614 <_printf_i+0x1a4>
 80034da:	d808      	bhi.n	80034ee <_printf_i+0x7e>
 80034dc:	296f      	cmp	r1, #111	; 0x6f
 80034de:	d020      	beq.n	8003522 <_printf_i+0xb2>
 80034e0:	2970      	cmp	r1, #112	; 0x70
 80034e2:	d1dd      	bne.n	80034a0 <_printf_i+0x30>
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	f043 0320 	orr.w	r3, r3, #32
 80034ea:	6023      	str	r3, [r4, #0]
 80034ec:	e003      	b.n	80034f6 <_printf_i+0x86>
 80034ee:	2975      	cmp	r1, #117	; 0x75
 80034f0:	d017      	beq.n	8003522 <_printf_i+0xb2>
 80034f2:	2978      	cmp	r1, #120	; 0x78
 80034f4:	d1d4      	bne.n	80034a0 <_printf_i+0x30>
 80034f6:	2378      	movs	r3, #120	; 0x78
 80034f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034fc:	4864      	ldr	r0, [pc, #400]	; (8003690 <_printf_i+0x220>)
 80034fe:	e055      	b.n	80035ac <_printf_i+0x13c>
 8003500:	6813      	ldr	r3, [r2, #0]
 8003502:	1d19      	adds	r1, r3, #4
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6011      	str	r1, [r2, #0]
 8003508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800350c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003510:	2301      	movs	r3, #1
 8003512:	e08c      	b.n	800362e <_printf_i+0x1be>
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6011      	str	r1, [r2, #0]
 8003518:	f010 0f40 	tst.w	r0, #64	; 0x40
 800351c:	bf18      	it	ne
 800351e:	b21b      	sxthne	r3, r3
 8003520:	e7cf      	b.n	80034c2 <_printf_i+0x52>
 8003522:	6813      	ldr	r3, [r2, #0]
 8003524:	6825      	ldr	r5, [r4, #0]
 8003526:	1d18      	adds	r0, r3, #4
 8003528:	6010      	str	r0, [r2, #0]
 800352a:	0628      	lsls	r0, r5, #24
 800352c:	d501      	bpl.n	8003532 <_printf_i+0xc2>
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	e002      	b.n	8003538 <_printf_i+0xc8>
 8003532:	0668      	lsls	r0, r5, #25
 8003534:	d5fb      	bpl.n	800352e <_printf_i+0xbe>
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	4854      	ldr	r0, [pc, #336]	; (800368c <_printf_i+0x21c>)
 800353a:	296f      	cmp	r1, #111	; 0x6f
 800353c:	bf14      	ite	ne
 800353e:	220a      	movne	r2, #10
 8003540:	2208      	moveq	r2, #8
 8003542:	2100      	movs	r1, #0
 8003544:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003548:	6865      	ldr	r5, [r4, #4]
 800354a:	60a5      	str	r5, [r4, #8]
 800354c:	2d00      	cmp	r5, #0
 800354e:	f2c0 8095 	blt.w	800367c <_printf_i+0x20c>
 8003552:	6821      	ldr	r1, [r4, #0]
 8003554:	f021 0104 	bic.w	r1, r1, #4
 8003558:	6021      	str	r1, [r4, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d13d      	bne.n	80035da <_printf_i+0x16a>
 800355e:	2d00      	cmp	r5, #0
 8003560:	f040 808e 	bne.w	8003680 <_printf_i+0x210>
 8003564:	4665      	mov	r5, ip
 8003566:	2a08      	cmp	r2, #8
 8003568:	d10b      	bne.n	8003582 <_printf_i+0x112>
 800356a:	6823      	ldr	r3, [r4, #0]
 800356c:	07db      	lsls	r3, r3, #31
 800356e:	d508      	bpl.n	8003582 <_printf_i+0x112>
 8003570:	6923      	ldr	r3, [r4, #16]
 8003572:	6862      	ldr	r2, [r4, #4]
 8003574:	429a      	cmp	r2, r3
 8003576:	bfde      	ittt	le
 8003578:	2330      	movle	r3, #48	; 0x30
 800357a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800357e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003582:	ebac 0305 	sub.w	r3, ip, r5
 8003586:	6123      	str	r3, [r4, #16]
 8003588:	f8cd 8000 	str.w	r8, [sp]
 800358c:	463b      	mov	r3, r7
 800358e:	aa03      	add	r2, sp, #12
 8003590:	4621      	mov	r1, r4
 8003592:	4630      	mov	r0, r6
 8003594:	f7ff fef6 	bl	8003384 <_printf_common>
 8003598:	3001      	adds	r0, #1
 800359a:	d14d      	bne.n	8003638 <_printf_i+0x1c8>
 800359c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035a0:	b005      	add	sp, #20
 80035a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035a6:	4839      	ldr	r0, [pc, #228]	; (800368c <_printf_i+0x21c>)
 80035a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80035ac:	6813      	ldr	r3, [r2, #0]
 80035ae:	6821      	ldr	r1, [r4, #0]
 80035b0:	1d1d      	adds	r5, r3, #4
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6015      	str	r5, [r2, #0]
 80035b6:	060a      	lsls	r2, r1, #24
 80035b8:	d50b      	bpl.n	80035d2 <_printf_i+0x162>
 80035ba:	07ca      	lsls	r2, r1, #31
 80035bc:	bf44      	itt	mi
 80035be:	f041 0120 	orrmi.w	r1, r1, #32
 80035c2:	6021      	strmi	r1, [r4, #0]
 80035c4:	b91b      	cbnz	r3, 80035ce <_printf_i+0x15e>
 80035c6:	6822      	ldr	r2, [r4, #0]
 80035c8:	f022 0220 	bic.w	r2, r2, #32
 80035cc:	6022      	str	r2, [r4, #0]
 80035ce:	2210      	movs	r2, #16
 80035d0:	e7b7      	b.n	8003542 <_printf_i+0xd2>
 80035d2:	064d      	lsls	r5, r1, #25
 80035d4:	bf48      	it	mi
 80035d6:	b29b      	uxthmi	r3, r3
 80035d8:	e7ef      	b.n	80035ba <_printf_i+0x14a>
 80035da:	4665      	mov	r5, ip
 80035dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80035e0:	fb02 3311 	mls	r3, r2, r1, r3
 80035e4:	5cc3      	ldrb	r3, [r0, r3]
 80035e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80035ea:	460b      	mov	r3, r1
 80035ec:	2900      	cmp	r1, #0
 80035ee:	d1f5      	bne.n	80035dc <_printf_i+0x16c>
 80035f0:	e7b9      	b.n	8003566 <_printf_i+0xf6>
 80035f2:	6813      	ldr	r3, [r2, #0]
 80035f4:	6825      	ldr	r5, [r4, #0]
 80035f6:	6961      	ldr	r1, [r4, #20]
 80035f8:	1d18      	adds	r0, r3, #4
 80035fa:	6010      	str	r0, [r2, #0]
 80035fc:	0628      	lsls	r0, r5, #24
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	d501      	bpl.n	8003606 <_printf_i+0x196>
 8003602:	6019      	str	r1, [r3, #0]
 8003604:	e002      	b.n	800360c <_printf_i+0x19c>
 8003606:	066a      	lsls	r2, r5, #25
 8003608:	d5fb      	bpl.n	8003602 <_printf_i+0x192>
 800360a:	8019      	strh	r1, [r3, #0]
 800360c:	2300      	movs	r3, #0
 800360e:	6123      	str	r3, [r4, #16]
 8003610:	4665      	mov	r5, ip
 8003612:	e7b9      	b.n	8003588 <_printf_i+0x118>
 8003614:	6813      	ldr	r3, [r2, #0]
 8003616:	1d19      	adds	r1, r3, #4
 8003618:	6011      	str	r1, [r2, #0]
 800361a:	681d      	ldr	r5, [r3, #0]
 800361c:	6862      	ldr	r2, [r4, #4]
 800361e:	2100      	movs	r1, #0
 8003620:	4628      	mov	r0, r5
 8003622:	f7fc fdf5 	bl	8000210 <memchr>
 8003626:	b108      	cbz	r0, 800362c <_printf_i+0x1bc>
 8003628:	1b40      	subs	r0, r0, r5
 800362a:	6060      	str	r0, [r4, #4]
 800362c:	6863      	ldr	r3, [r4, #4]
 800362e:	6123      	str	r3, [r4, #16]
 8003630:	2300      	movs	r3, #0
 8003632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003636:	e7a7      	b.n	8003588 <_printf_i+0x118>
 8003638:	6923      	ldr	r3, [r4, #16]
 800363a:	462a      	mov	r2, r5
 800363c:	4639      	mov	r1, r7
 800363e:	4630      	mov	r0, r6
 8003640:	47c0      	blx	r8
 8003642:	3001      	adds	r0, #1
 8003644:	d0aa      	beq.n	800359c <_printf_i+0x12c>
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	079b      	lsls	r3, r3, #30
 800364a:	d413      	bmi.n	8003674 <_printf_i+0x204>
 800364c:	68e0      	ldr	r0, [r4, #12]
 800364e:	9b03      	ldr	r3, [sp, #12]
 8003650:	4298      	cmp	r0, r3
 8003652:	bfb8      	it	lt
 8003654:	4618      	movlt	r0, r3
 8003656:	e7a3      	b.n	80035a0 <_printf_i+0x130>
 8003658:	2301      	movs	r3, #1
 800365a:	464a      	mov	r2, r9
 800365c:	4639      	mov	r1, r7
 800365e:	4630      	mov	r0, r6
 8003660:	47c0      	blx	r8
 8003662:	3001      	adds	r0, #1
 8003664:	d09a      	beq.n	800359c <_printf_i+0x12c>
 8003666:	3501      	adds	r5, #1
 8003668:	68e3      	ldr	r3, [r4, #12]
 800366a:	9a03      	ldr	r2, [sp, #12]
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	42ab      	cmp	r3, r5
 8003670:	dcf2      	bgt.n	8003658 <_printf_i+0x1e8>
 8003672:	e7eb      	b.n	800364c <_printf_i+0x1dc>
 8003674:	2500      	movs	r5, #0
 8003676:	f104 0919 	add.w	r9, r4, #25
 800367a:	e7f5      	b.n	8003668 <_printf_i+0x1f8>
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ac      	bne.n	80035da <_printf_i+0x16a>
 8003680:	7803      	ldrb	r3, [r0, #0]
 8003682:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003686:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800368a:	e76c      	b.n	8003566 <_printf_i+0xf6>
 800368c:	080038f5 	.word	0x080038f5
 8003690:	08003906 	.word	0x08003906

08003694 <memcpy>:
 8003694:	b510      	push	{r4, lr}
 8003696:	1e43      	subs	r3, r0, #1
 8003698:	440a      	add	r2, r1
 800369a:	4291      	cmp	r1, r2
 800369c:	d100      	bne.n	80036a0 <memcpy+0xc>
 800369e:	bd10      	pop	{r4, pc}
 80036a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036a8:	e7f7      	b.n	800369a <memcpy+0x6>

080036aa <memmove>:
 80036aa:	4288      	cmp	r0, r1
 80036ac:	b510      	push	{r4, lr}
 80036ae:	eb01 0302 	add.w	r3, r1, r2
 80036b2:	d807      	bhi.n	80036c4 <memmove+0x1a>
 80036b4:	1e42      	subs	r2, r0, #1
 80036b6:	4299      	cmp	r1, r3
 80036b8:	d00a      	beq.n	80036d0 <memmove+0x26>
 80036ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80036c2:	e7f8      	b.n	80036b6 <memmove+0xc>
 80036c4:	4283      	cmp	r3, r0
 80036c6:	d9f5      	bls.n	80036b4 <memmove+0xa>
 80036c8:	1881      	adds	r1, r0, r2
 80036ca:	1ad2      	subs	r2, r2, r3
 80036cc:	42d3      	cmn	r3, r2
 80036ce:	d100      	bne.n	80036d2 <memmove+0x28>
 80036d0:	bd10      	pop	{r4, pc}
 80036d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80036da:	e7f7      	b.n	80036cc <memmove+0x22>

080036dc <_free_r>:
 80036dc:	b538      	push	{r3, r4, r5, lr}
 80036de:	4605      	mov	r5, r0
 80036e0:	2900      	cmp	r1, #0
 80036e2:	d045      	beq.n	8003770 <_free_r+0x94>
 80036e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036e8:	1f0c      	subs	r4, r1, #4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	bfb8      	it	lt
 80036ee:	18e4      	addlt	r4, r4, r3
 80036f0:	f000 f8d2 	bl	8003898 <__malloc_lock>
 80036f4:	4a1f      	ldr	r2, [pc, #124]	; (8003774 <_free_r+0x98>)
 80036f6:	6813      	ldr	r3, [r2, #0]
 80036f8:	4610      	mov	r0, r2
 80036fa:	b933      	cbnz	r3, 800370a <_free_r+0x2e>
 80036fc:	6063      	str	r3, [r4, #4]
 80036fe:	6014      	str	r4, [r2, #0]
 8003700:	4628      	mov	r0, r5
 8003702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003706:	f000 b8c8 	b.w	800389a <__malloc_unlock>
 800370a:	42a3      	cmp	r3, r4
 800370c:	d90c      	bls.n	8003728 <_free_r+0x4c>
 800370e:	6821      	ldr	r1, [r4, #0]
 8003710:	1862      	adds	r2, r4, r1
 8003712:	4293      	cmp	r3, r2
 8003714:	bf04      	itt	eq
 8003716:	681a      	ldreq	r2, [r3, #0]
 8003718:	685b      	ldreq	r3, [r3, #4]
 800371a:	6063      	str	r3, [r4, #4]
 800371c:	bf04      	itt	eq
 800371e:	1852      	addeq	r2, r2, r1
 8003720:	6022      	streq	r2, [r4, #0]
 8003722:	6004      	str	r4, [r0, #0]
 8003724:	e7ec      	b.n	8003700 <_free_r+0x24>
 8003726:	4613      	mov	r3, r2
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	b10a      	cbz	r2, 8003730 <_free_r+0x54>
 800372c:	42a2      	cmp	r2, r4
 800372e:	d9fa      	bls.n	8003726 <_free_r+0x4a>
 8003730:	6819      	ldr	r1, [r3, #0]
 8003732:	1858      	adds	r0, r3, r1
 8003734:	42a0      	cmp	r0, r4
 8003736:	d10b      	bne.n	8003750 <_free_r+0x74>
 8003738:	6820      	ldr	r0, [r4, #0]
 800373a:	4401      	add	r1, r0
 800373c:	1858      	adds	r0, r3, r1
 800373e:	4282      	cmp	r2, r0
 8003740:	6019      	str	r1, [r3, #0]
 8003742:	d1dd      	bne.n	8003700 <_free_r+0x24>
 8003744:	6810      	ldr	r0, [r2, #0]
 8003746:	6852      	ldr	r2, [r2, #4]
 8003748:	605a      	str	r2, [r3, #4]
 800374a:	4401      	add	r1, r0
 800374c:	6019      	str	r1, [r3, #0]
 800374e:	e7d7      	b.n	8003700 <_free_r+0x24>
 8003750:	d902      	bls.n	8003758 <_free_r+0x7c>
 8003752:	230c      	movs	r3, #12
 8003754:	602b      	str	r3, [r5, #0]
 8003756:	e7d3      	b.n	8003700 <_free_r+0x24>
 8003758:	6820      	ldr	r0, [r4, #0]
 800375a:	1821      	adds	r1, r4, r0
 800375c:	428a      	cmp	r2, r1
 800375e:	bf04      	itt	eq
 8003760:	6811      	ldreq	r1, [r2, #0]
 8003762:	6852      	ldreq	r2, [r2, #4]
 8003764:	6062      	str	r2, [r4, #4]
 8003766:	bf04      	itt	eq
 8003768:	1809      	addeq	r1, r1, r0
 800376a:	6021      	streq	r1, [r4, #0]
 800376c:	605c      	str	r4, [r3, #4]
 800376e:	e7c7      	b.n	8003700 <_free_r+0x24>
 8003770:	bd38      	pop	{r3, r4, r5, pc}
 8003772:	bf00      	nop
 8003774:	200000a0 	.word	0x200000a0

08003778 <_malloc_r>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	1ccd      	adds	r5, r1, #3
 800377c:	f025 0503 	bic.w	r5, r5, #3
 8003780:	3508      	adds	r5, #8
 8003782:	2d0c      	cmp	r5, #12
 8003784:	bf38      	it	cc
 8003786:	250c      	movcc	r5, #12
 8003788:	2d00      	cmp	r5, #0
 800378a:	4606      	mov	r6, r0
 800378c:	db01      	blt.n	8003792 <_malloc_r+0x1a>
 800378e:	42a9      	cmp	r1, r5
 8003790:	d903      	bls.n	800379a <_malloc_r+0x22>
 8003792:	230c      	movs	r3, #12
 8003794:	6033      	str	r3, [r6, #0]
 8003796:	2000      	movs	r0, #0
 8003798:	bd70      	pop	{r4, r5, r6, pc}
 800379a:	f000 f87d 	bl	8003898 <__malloc_lock>
 800379e:	4a21      	ldr	r2, [pc, #132]	; (8003824 <_malloc_r+0xac>)
 80037a0:	6814      	ldr	r4, [r2, #0]
 80037a2:	4621      	mov	r1, r4
 80037a4:	b991      	cbnz	r1, 80037cc <_malloc_r+0x54>
 80037a6:	4c20      	ldr	r4, [pc, #128]	; (8003828 <_malloc_r+0xb0>)
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	b91b      	cbnz	r3, 80037b4 <_malloc_r+0x3c>
 80037ac:	4630      	mov	r0, r6
 80037ae:	f000 f863 	bl	8003878 <_sbrk_r>
 80037b2:	6020      	str	r0, [r4, #0]
 80037b4:	4629      	mov	r1, r5
 80037b6:	4630      	mov	r0, r6
 80037b8:	f000 f85e 	bl	8003878 <_sbrk_r>
 80037bc:	1c43      	adds	r3, r0, #1
 80037be:	d124      	bne.n	800380a <_malloc_r+0x92>
 80037c0:	230c      	movs	r3, #12
 80037c2:	6033      	str	r3, [r6, #0]
 80037c4:	4630      	mov	r0, r6
 80037c6:	f000 f868 	bl	800389a <__malloc_unlock>
 80037ca:	e7e4      	b.n	8003796 <_malloc_r+0x1e>
 80037cc:	680b      	ldr	r3, [r1, #0]
 80037ce:	1b5b      	subs	r3, r3, r5
 80037d0:	d418      	bmi.n	8003804 <_malloc_r+0x8c>
 80037d2:	2b0b      	cmp	r3, #11
 80037d4:	d90f      	bls.n	80037f6 <_malloc_r+0x7e>
 80037d6:	600b      	str	r3, [r1, #0]
 80037d8:	50cd      	str	r5, [r1, r3]
 80037da:	18cc      	adds	r4, r1, r3
 80037dc:	4630      	mov	r0, r6
 80037de:	f000 f85c 	bl	800389a <__malloc_unlock>
 80037e2:	f104 000b 	add.w	r0, r4, #11
 80037e6:	1d23      	adds	r3, r4, #4
 80037e8:	f020 0007 	bic.w	r0, r0, #7
 80037ec:	1ac3      	subs	r3, r0, r3
 80037ee:	d0d3      	beq.n	8003798 <_malloc_r+0x20>
 80037f0:	425a      	negs	r2, r3
 80037f2:	50e2      	str	r2, [r4, r3]
 80037f4:	e7d0      	b.n	8003798 <_malloc_r+0x20>
 80037f6:	428c      	cmp	r4, r1
 80037f8:	684b      	ldr	r3, [r1, #4]
 80037fa:	bf16      	itet	ne
 80037fc:	6063      	strne	r3, [r4, #4]
 80037fe:	6013      	streq	r3, [r2, #0]
 8003800:	460c      	movne	r4, r1
 8003802:	e7eb      	b.n	80037dc <_malloc_r+0x64>
 8003804:	460c      	mov	r4, r1
 8003806:	6849      	ldr	r1, [r1, #4]
 8003808:	e7cc      	b.n	80037a4 <_malloc_r+0x2c>
 800380a:	1cc4      	adds	r4, r0, #3
 800380c:	f024 0403 	bic.w	r4, r4, #3
 8003810:	42a0      	cmp	r0, r4
 8003812:	d005      	beq.n	8003820 <_malloc_r+0xa8>
 8003814:	1a21      	subs	r1, r4, r0
 8003816:	4630      	mov	r0, r6
 8003818:	f000 f82e 	bl	8003878 <_sbrk_r>
 800381c:	3001      	adds	r0, #1
 800381e:	d0cf      	beq.n	80037c0 <_malloc_r+0x48>
 8003820:	6025      	str	r5, [r4, #0]
 8003822:	e7db      	b.n	80037dc <_malloc_r+0x64>
 8003824:	200000a0 	.word	0x200000a0
 8003828:	200000a4 	.word	0x200000a4

0800382c <_realloc_r>:
 800382c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382e:	4607      	mov	r7, r0
 8003830:	4614      	mov	r4, r2
 8003832:	460e      	mov	r6, r1
 8003834:	b921      	cbnz	r1, 8003840 <_realloc_r+0x14>
 8003836:	4611      	mov	r1, r2
 8003838:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800383c:	f7ff bf9c 	b.w	8003778 <_malloc_r>
 8003840:	b922      	cbnz	r2, 800384c <_realloc_r+0x20>
 8003842:	f7ff ff4b 	bl	80036dc <_free_r>
 8003846:	4625      	mov	r5, r4
 8003848:	4628      	mov	r0, r5
 800384a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800384c:	f000 f826 	bl	800389c <_malloc_usable_size_r>
 8003850:	42a0      	cmp	r0, r4
 8003852:	d20f      	bcs.n	8003874 <_realloc_r+0x48>
 8003854:	4621      	mov	r1, r4
 8003856:	4638      	mov	r0, r7
 8003858:	f7ff ff8e 	bl	8003778 <_malloc_r>
 800385c:	4605      	mov	r5, r0
 800385e:	2800      	cmp	r0, #0
 8003860:	d0f2      	beq.n	8003848 <_realloc_r+0x1c>
 8003862:	4631      	mov	r1, r6
 8003864:	4622      	mov	r2, r4
 8003866:	f7ff ff15 	bl	8003694 <memcpy>
 800386a:	4631      	mov	r1, r6
 800386c:	4638      	mov	r0, r7
 800386e:	f7ff ff35 	bl	80036dc <_free_r>
 8003872:	e7e9      	b.n	8003848 <_realloc_r+0x1c>
 8003874:	4635      	mov	r5, r6
 8003876:	e7e7      	b.n	8003848 <_realloc_r+0x1c>

08003878 <_sbrk_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	4c06      	ldr	r4, [pc, #24]	; (8003894 <_sbrk_r+0x1c>)
 800387c:	2300      	movs	r3, #0
 800387e:	4605      	mov	r5, r0
 8003880:	4608      	mov	r0, r1
 8003882:	6023      	str	r3, [r4, #0]
 8003884:	f7fd f950 	bl	8000b28 <_sbrk>
 8003888:	1c43      	adds	r3, r0, #1
 800388a:	d102      	bne.n	8003892 <_sbrk_r+0x1a>
 800388c:	6823      	ldr	r3, [r4, #0]
 800388e:	b103      	cbz	r3, 8003892 <_sbrk_r+0x1a>
 8003890:	602b      	str	r3, [r5, #0]
 8003892:	bd38      	pop	{r3, r4, r5, pc}
 8003894:	20000140 	.word	0x20000140

08003898 <__malloc_lock>:
 8003898:	4770      	bx	lr

0800389a <__malloc_unlock>:
 800389a:	4770      	bx	lr

0800389c <_malloc_usable_size_r>:
 800389c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a0:	1f18      	subs	r0, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	bfbc      	itt	lt
 80038a6:	580b      	ldrlt	r3, [r1, r0]
 80038a8:	18c0      	addlt	r0, r0, r3
 80038aa:	4770      	bx	lr

080038ac <_init>:
 80038ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ae:	bf00      	nop
 80038b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038b2:	bc08      	pop	{r3}
 80038b4:	469e      	mov	lr, r3
 80038b6:	4770      	bx	lr

080038b8 <_fini>:
 80038b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ba:	bf00      	nop
 80038bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038be:	bc08      	pop	{r3}
 80038c0:	469e      	mov	lr, r3
 80038c2:	4770      	bx	lr
