{:input (genetic.crossover/dumb-crossover 1315633606 (genetic.mutation/change-constant-value 1226247311 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))) (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_5, wire1_9_12, wire2_13, \\wire:missing_edge , wire7_8_14, \\wire15_26_:missing , \\wire16_:missing , wire17_36);\n  wire \\:missing_edge ;\n  wire wire0_10;\n  wire \\wire0_27_28_:missing ;\n  wire \\wire0_32_:missing_38 ;\n  wire wire0_35;\n  wire wire0_41;\n  input wire0_5;\n  wire wire0_5;\n  wire wire0_7_8;\n  wire \\wire14_26_:missing_28 ;\n  input \\wire15_26_:missing ;\n  wire \\wire15_26_:missing ;\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  output wire17_36;\n  wire wire17_36;\n  wire \\wire19_:missing_37_39_40 ;\n  input wire1_9_12;\n  wire wire1_9_12;\n  wire \\wire21_:missing ;\n  wire wire22_28;\n  wire \\wire23_:missing ;\n  wire wire24_8;\n  wire wire25_29;\n  wire wire25_30;\n  wire wire26_27;\n  wire wire27_31;\n  output wire2_13;\n  wire wire2_13;\n  wire \\wire30_:missing_33 ;\n  wire wire36_8;\n  wire wire38;\n  wire wire4;\n  wire wire5_11;\n  wire wire6_12;\n  wire \\wire6_:missing ;\n  input wire7_8_14;\n  wire wire7_8_14;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_29_23 ;\n  wire \\wire:missing_29_31 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_6_9_11 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_11 = 4'h4 >> { wire0_5, \\wire:missing_edge  };\n  assign \\wire21_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire22_28;\n  assign \\wire23_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire24_8;\n  assign wire25_30 = 2'h1 >> wire25_29;\n  assign wire26_27 = 4'h6 >> { \\wire15_26_:missing , \\wire14_26_:missing_28  };\n  assign wire27_31 = 4'h6 >> { \\wire0_27_28_:missing , wire26_27 };\n  assign wire22_28 = 4'h8 >> { \\wire0_27_28_:missing , \\wire14_26_:missing_28  };\n  assign wire25_29 = 4'h8 >> { \\wire:missing_29_23 , \\wire:missing_29_31  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire25_30, \\wire30_:missing_33  };\n  assign \\wire6_:missing  = 4'h6 >> { wire6_12, \\wire:missing_6_9_11  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire0_7_8, wire7_8_14 };\n  assign \\wire:missing_8  = 4'h8 >> { wire0_7_8, wire7_8_14 };\n  assign \\wire9_:missing  = 4'h8 >> { wire1_9_12, \\wire:missing_6_9_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire0_10 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire4 = 1'h0;\n  assign \\wire19_:missing_37_39_40  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire0_41;\n  assign \\wire:missing_edge  = \\wire19_:missing_37_39_40 ;\n  assign \\wire:missing_edge  = \\wire19_:missing_37_39_40 ;\n  assign wire38 = \\wire0_32_:missing_38 ;\n  assign \\wire:missing_edge  = \\wire19_:missing_37_39_40 ;\n  assign wire17_36 = wire36_8;\n  assign \\wire:missing_35  = wire0_35;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire30_:missing_33  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire0_32_:missing_38 ;\n  assign \\wire:missing_29_31  = wire27_31;\n  assign wire2_13 = \\wire:missing_edge ;\n  assign wire6_12 = wire1_9_12;\n  assign \\wire:missing_6_9_11  = wire5_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:3.1-87.10\" *)\nmodule postsynth(wire0_5, wire1_9_12, wire2_13, \\wire:missing_edge , wire7_8_14, \\wire15_26_:missing , \\wire16_:missing , wire17_36);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:7.8-7.29\" *)\n  wire \\wire0_32_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:9.8-9.16\" *)\n  wire wire0_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:10.9-10.16\" *)\n  input wire0_5;\n  wire wire0_5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:14.9-14.28\" *)\n  input \\wire15_26_:missing ;\n  wire \\wire15_26_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:16.9-16.25\" *)\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:18.10-18.19\" *)\n  output wire17_36;\n  wire wire17_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:20.8-20.33\" *)\n  wire \\wire19_:missing_37_39_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:21.9-21.19\" *)\n  input wire1_9_12;\n  wire wire1_9_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:23.8-23.24\" *)\n  wire \\wire21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:25.8-25.24\" *)\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:31.10-31.18\" *)\n  output wire2_13;\n  wire wire2_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:33.8-33.27\" *)\n  wire \\wire30_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:34.8-34.16\" *)\n  wire wire36_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:35.8-35.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:36.8-36.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:38.8-38.16\" *)\n  (* unused_bits = \"0\" *)\n  wire wire6_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:40.9-40.19\" *)\n  input wire7_8_14;\n  wire wire7_8_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:46.8-46.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:49.10-49.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire0_32_:missing_38  = 1'h0;\n  assign wire0_41 = 1'h0;\n  assign wire17_36 = 1'hx;\n  assign \\wire19_:missing_37_39_40  = 1'h0;\n  assign \\wire21_:missing  = 1'h1;\n  assign \\wire23_:missing  = 1'h1;\n  assign wire2_13 = 1'h0;\n  assign \\wire30_:missing_33  = 1'h0;\n  assign wire36_8 = 1'hx;\n  assign wire38 = 1'h0;\n  assign wire4 = 1'h0;\n  assign wire6_12 = wire1_9_12;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:26:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg/src/top.v'.\nSBY  1:26:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] Copy '/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg/src/C4A8B7D8.v'.\nSBY  1:26:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] Copy '/tmp/fuzzmount2DDF5D8C/C4A8B7D8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg/src/C4A8B7D8.post.v'.\nSBY  1:26:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: abc pdr\nSBY  1:26:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:63$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:63$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:61$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:61$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:55$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:55$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:53$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:53$25.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:66$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C4A8B7D8.v:66$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:26:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: Warning: Wire presynth.\\wire17_36 is used but has no driver.\nSBY  1:26:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] base: finished (returncode=0)\nSBY  1:26:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:26:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] aig: Warning: Wire presynth.\\wire17_36 is used but has no driver.\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] aig: finished (returncode=0)\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: Warning: The network has no constraints.\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: finished (returncode=0)\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] engine_0: Status returned by engine: FAIL\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg'.\nSBY  1:26:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpj6eax4mg] DONE (FAIL, rc=2)\n", :err ""}}}