Library {
  Name			  "correlator_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Apr 19 15:42:00 2005"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "aparsons"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 06 10:15:00 2005"
  ModelVersionFormat	  "1.%<AutoIncrement:138>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "correlator_library"
    Location		    [42, 159, 842, 638]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "acc"
      Ports		      [4, 2]
      Position		      [50, 121, 115, 184]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width In|Binary Point In|Bit Width Out|Accu"
"mulation Length"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "BitWidthIn=@1;BinPntIn=@2;BitWidthOut=@3;AccLen"
"=@4;"
      MaskInitialization      "BitGrowth = ceil(log2(AccLen));"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|17|18|5"
      MaskTabNameString	      ",,,"
      System {
	Name			"acc"
	Location		[519, 201, 1117, 641]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [20, 358, 50, 372]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 303, 45, 317]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_in"
	  Position		  [215, 273, 245, 287]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [180, 118, 210, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [135, 298, 185, 347]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "BitWidthIn + BitGrowth"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  hasbypass		  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  gen_core		  "off"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [175, 159, 220, 181]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [205, 313, 240, 337]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidthOut"
	  bin_pt		  "BitWidthOut - BitGrowth - (BitWidthIn - Bin"
"PntIn)"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [65, 298, 100, 322]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "BitWidthIn + BitGrowth"
	  bin_pt		  "BinPntIn"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [92, 240, 138, 285]
	  Orientation		  "up"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [65, 342, 105, 388]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [270, 210, 300, 350]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "0"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [240, 55, 270, 195]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "0"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc_out"
	  Position		  [315, 273, 345, 287]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [290, 118, 320, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "acc_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_in"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, -10]
	  Branch {
	    Points		    [0, -145]
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [140, 0]
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -30]
	  Branch {
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "auto_tap"
      Ports		      [7, 8]
      Position		      [160, 294, 255, 411]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Antennas|Antenna Seperation|Bit Width"
" In|Bit Width Out|Accumulation Length|Add Latency|Mult Latency|Use Dedicated "
"Multipliers"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "AntNum=@1;AntSep=@2;BitWidthIn=@3;BitWidthOut=@"
"4;AccLen=@5;AddLatency=@6;MultLatency=@7;use_mult_core=@8;"
      MaskInitialization      "BitGrowth = ceil(log2(AccLen));\nAntBits = ceil"
"(log2(AntNum));\nmyname = gcb;\nset_param(myname, 'LinkStatus', 'inactive');"
"\nif use_mult_core\n	set_param([myname, '/dual_pol_cmac'], 'use_mult_c"
"ore', 'on');\nelse\n	set_param([myname, '/dual_pol_cmac'], 'use_mult_c"
"ore', 'off');\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|1|18|18|32|2|3|off"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"auto_tap"
	Location		[309, 193, 878, 710]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a_del"
	  Position		  [175, 38, 205, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_ndel"
	  Position		  [130, 263, 160, 277]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_loop"
	  Position		  [355, 328, 385, 342]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_end"
	  Position		  [355, 373, 385, 387]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_in"
	  Position		  [345, 128, 375, 142]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [345, 158, 375, 172]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 173, 55, 187]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [215, 127, 260, 173]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dual_pol_cmac"
	  Ports			  [5, 2]
	  Position		  [400, 98, 475, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Bit Width of Sample In|Bit Width of Sample "
"Out|Accumulation Length|Mult Latency|Add Latency|Use Dedicated Multipliers"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;Mult"
"Latency=@4;AddLatency=@5;use_mult_core=@6;"
	  MaskInitialization	  "myname = gcb;\nfor i=1:4\n	if i == 1"
"\n		thisblk = '/cmac';\n	elseif i == 2\n		"
"thisblk = '/cmac1';\n	elseif i == 3\n		thisblk = '/cmac2"
"';\n	elseif i == 4\n		thisblk = '/cmac3';\n	end\n"
"	if use_mult_core\n		set_param([myname, thisblk], 'use_m"
"ult_core', 'on');\n	else\n		set_param([myname, thisblk],"
" 'use_mult_core', 'off');\n	end\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "BitWidthIn|BitWidthOut|AccLen|MultLatency|A"
"ddLatency|off"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "dual_pol_cmac"
	    Location		    [301, 74, 794, 695]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a2"
	      Position		      [25, 68, 55, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [20, 518, 50, 532]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [100, 553, 130, 567]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [100, 583, 130, 597]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [365, 275, 415, 330]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [115, 273, 140, 297]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [115, 133, 140, 157]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [110, 413, 135, 437]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [95, 31, 140, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [95, 61, 140, 89]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [90, 481, 135, 509]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [90, 511, 135, 539]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-6*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [95, 91, 140, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [95, 171, 140, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [95, 201, 140, 229]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [95, 231, 140, 259]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-2*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [90, 311, 135, 339]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [90, 341, 135, 369]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [90, 371, 135, 399]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-4*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [90, 451, 135, 479]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [285, 115, 305, 135]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [285, 255, 305, 275]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [285, 395, 305, 415]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac"
	      Ports		      [5, 2]
	      Position		      [170, 34, 265, 156]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac1"
	      Ports		      [5, 2]
	      Position		      [170, 174, 265, 296]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac2"
	      Ports		      [5, 2]
	      Position		      [170, 314, 265, 436]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac3"
	      Ports		      [5, 2]
	      Position		      [170, 454, 265, 576]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [440, 298, 470, 312]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [285, 538, 315, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "cmac"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "cmac1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "cmac"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "cmac1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "cmac2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cmac2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "cmac2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "cmac2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "cmac3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cmac3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "cmac3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "cmac3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [5, 0; 0, -20; 10, 0]
	      Branch {
		DstBlock		"cmac3"
		DstPort			4
	      }
	      Branch {
		Points			[0, -140]
		Branch {
		  DstBlock		  "cmac2"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, -140]
		  Branch {
		    DstBlock		    "cmac1"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac"
		    DstPort		    4
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "cmac1"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac2"
	      SrcPort		      2
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac3"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 90]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmac2"
	      SrcPort		      1
	      Points		      [70, 0; 0, -35]
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmac3"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "a1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 140]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 140]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "a2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 140]
		Branch {
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 140]
		  Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Slice11"
		DstPort			1
	      }
	      Branch {
		Points			[0, -140]
		Branch {
		  DstBlock		  "Slice8"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -140]
		  Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_del_out"
	  Position		  [370, 38, 400, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_ndel_out"
	  Position		  [250, 313, 280, 327]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_loop_out"
	  Position		  [475, 328, 505, 342]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_end_out"
	  Position		  [465, 373, 495, 387]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc_out"
	  Position		  [500, 113, 530, 127]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [500, 148, 530, 162]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rst_out"
	  Position		  [150, 103, 180, 117]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [140, 178, 170, 192]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "a_loop"
	  SrcPort		  1
	  DstBlock		  "a_loop_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a_end"
	  SrcPort		  1
	  DstBlock		  "a_end_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a_ndel"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "a_ndel_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [210, 0; 0, -150]
	    DstBlock		    "dual_pol_cmac"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "dual_pol_cmac"
	  SrcPort		  2
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_in"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dual_pol_cmac"
	  SrcPort		  1
	  DstBlock		  "acc_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a_del"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "a_del_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "dual_pol_cmac"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, -5]
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "rst_out"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "barrel_switcher"
      Ports		      [4, 3]
      Position		      [540, 24, 620, 171]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Inputs:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "n_inputs=@1;"
      MaskInitialization      "barrel_switcher_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"barrel_switcher"
	Location		[403, 74, 946, 744]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 333, 45, 347]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sel"
	  Position		  [15, 23, 45, 37]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 173, 45, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 253, 45, 267]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync"
	  Ports			  [1, 1]
	  Position		  [55, 333, 85, 347]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux11"
	  Ports			  [3, 1]
	  Position		  [165, 147, 190, 213]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux21"
	  Ports			  [3, 1]
	  Position		  [165, 227, 190, 293]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [85, 91, 130, 119]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [95, 333, 125, 347]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [315, 173, 345, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [315, 253, 345, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "Delay_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sel"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux11"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux21"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "baseline_tap"
      Ports		      [8, 8]
      Position		      [155, 164, 250, 281]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Antennas|Antenna Seperation|Bit Width"
" In|Bit Width Out|Accumulation Length|Add Latency|Mult Latency|Use Dedicated "
"Multipliers"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "AntNum=@1;AntSep=@2;BitWidthIn=@3;BitWidthOut=@"
"4;AccLen=@5;AddLatency=@6;MultLatency=@7;use_mult_core=@8;"
      MaskInitialization      "BitGrowth = ceil(log2(AccLen));\nAntBits = ceil"
"(log2(AntNum));\nmyname = gcb;\nset_param(myname, 'LinkStatus', 'inactive');"
"\nif use_mult_core\n	set_param([myname, '/dual_pol_cmac'], 'use_mult_c"
"ore', 'on');\nelse\n	set_param([myname, '/dual_pol_cmac'], 'use_mult_c"
"ore', 'off');\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|1|18|18|32|2|3|off"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"baseline_tap"
	Location		[251, 203, 969, 716]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a_del"
	  Position		  [175, 38, 205, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_ndel"
	  Position		  [130, 263, 160, 277]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_loop"
	  Position		  [355, 328, 385, 342]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a_end"
	  Position		  [130, 383, 160, 397]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_in"
	  Position		  [345, 128, 375, 142]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [345, 158, 375, 172]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [25, 173, 55, 187]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync1"
	  Position		  [360, 398, 390, 412]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [90, 220, 135, 240]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "(AntNum - AntSep) * AccLen"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "AntBits + BitGrowth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [220, 210, 245, 230]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [80, 154, 130, 206]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "AntBits + BitGrowth"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "AntNum * AccLen - 1"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [245, 127, 290, 173]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [295, 82, 340, 128]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [295, 22, 340, 68]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [240, 247, 285, 293]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [240, 367, 285, 413]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [405, 312, 450, 358]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2 * AccLen"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [190, 297, 235, 343]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [190, 417, 235, 463]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "on"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  Ports			  [1, 1]
	  Position		  [225, 22, 270, 68]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2 * AccLen"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [310, 237, 335, 303]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [155, 198, 200, 242]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dual_pol_cmac"
	  Ports			  [5, 2]
	  Position		  [400, 98, 475, 172]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Bit Width of Sample In|Bit Width of Sample "
"Out|Accumulation Length|Mult Latency|Add Latency|Use Dedicated Multipliers"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;Mult"
"Latency=@4;AddLatency=@5;use_mult_core=@6;"
	  MaskInitialization	  "myname = gcb;\nfor i=1:4\n	if i == 1"
"\n		thisblk = '/cmac';\n	elseif i == 2\n		"
"thisblk = '/cmac1';\n	elseif i == 3\n		thisblk = '/cmac2"
"';\n	elseif i == 4\n		thisblk = '/cmac3';\n	end\n"
"	if use_mult_core\n		set_param([myname, thisblk], 'use_m"
"ult_core', 'on');\n	else\n		set_param([myname, thisblk],"
" 'use_mult_core', 'off');\n	end\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "BitWidthIn|BitWidthOut|AccLen|MultLatency|A"
"ddLatency|off"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "dual_pol_cmac"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a1"
	      Position		      [25, 38, 55, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a2"
	      Position		      [25, 68, 55, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [20, 518, 50, 532]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [100, 553, 130, 567]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [100, 583, 130, 597]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [365, 275, 415, 330]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [115, 273, 140, 297]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [115, 133, 140, 157]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [110, 413, 135, 437]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [95, 31, 140, 59]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [95, 61, 140, 89]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [90, 481, 135, 509]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [90, 511, 135, 539]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-6*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [95, 91, 140, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [95, 171, 140, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [95, 201, 140, 229]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [95, 231, 140, 259]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-2*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [90, 311, 135, 339]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [90, 341, 135, 369]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "-2*BitWidthIn"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [90, 371, 135, 399]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthOut"
	      bit1		      "-4*BitWidthOut"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [90, 451, 135, 479]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2*BitWidthIn"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [285, 115, 305, 135]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [285, 255, 305, 275]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [285, 395, 305, 415]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac"
	      Ports		      [5, 2]
	      Position		      [170, 34, 265, 156]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac1"
	      Ports		      [5, 2]
	      Position		      [170, 174, 265, 296]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac2"
	      Ports		      [5, 2]
	      Position		      [170, 314, 265, 436]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmac3"
	      Ports		      [5, 2]
	      Position		      [170, 454, 265, 576]
	      SourceBlock	      "correlator_library/cmac"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      BitWidthIn	      "BitWidthIn"
	      BitWidthOut	      "BitWidthOut"
	      AccLen		      "AccLen"
	      MultLatency	      "MultLatency"
	      AddLatency	      "AddLatency"
	      use_conj		      "on"
	      use_mult_core	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [440, 298, 470, 312]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [285, 538, 315, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -140]
		Branch {
		  Points		  [0, -140]
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice8"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 140]
		Branch {
		  Points		  [0, 140]
		  Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 140]
		Branch {
		  Points		  [0, 140]
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmac3"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmac2"
	      SrcPort		      1
	      Points		      [70, 0; 0, -35]
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmac1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 90]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmac"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac3"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac2"
	      SrcPort		      2
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmac1"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [5, 0; 0, -20; 10, 0]
	      Branch {
		Points			[0, -140]
		Branch {
		  Points		  [0, -140]
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "cmac1"
		    DstPort		    4
		  }
		}
		Branch {
		  DstBlock		  "cmac2"
		  DstPort		  4
		}
	      }
	      Branch {
		DstBlock		"cmac3"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "cmac3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "cmac3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cmac3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "cmac3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "cmac2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "cmac2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cmac2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "cmac2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "cmac1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "cmac"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "cmac1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "cmac"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [80, 89, 120, 131]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "AccLen + 1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [410, 384, 450, 426]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2 * AccLen"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_del_out"
	  Position		  [370, 38, 400, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_ndel_out"
	  Position		  [250, 313, 280, 327]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_loop_out"
	  Position		  [475, 328, 505, 342]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_end_out"
	  Position		  [250, 433, 280, 447]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc_out"
	  Position		  [500, 113, 530, 127]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [500, 148, 530, 162]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rst_out"
	  Position		  [140, 103, 170, 117]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [470, 398, 500, 412]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [0, -100]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [40, 0; 0, -150]
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "a_del"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dual_pol_cmac"
	  SrcPort		  1
	  DstBlock		  "acc_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc_in"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "dual_pol_cmac"
	  SrcPort		  2
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "dual_pol_cmac"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "a_ndel"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Delay7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "a_end"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Delay8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "a_loop"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "a_loop_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "a_del_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "a_ndel_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "a_end_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "rst_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync1"
	  SrcPort		  1
	  DstBlock		  "sync_delay1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bram_transpose"
      Ports		      [2, 2]
      Position		      [650, 378, 735, 442]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Rows of Matrix (data written in): (2^?)|Cols of"
" Matrix (data read out): (2^?)|Starting Read-out Phase (Col Number):"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "Rows=@1;Cols=@2;StartCol=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "6|2|0"
      MaskTabNameString	      ",,"
      System {
	Name			"bram_transpose"
	Location		[201, 82, 972, 442]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [305, 273, 335, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 128, 45, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [260, 122, 310, 178]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [260, 197, 310, 253]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [85, 108, 135, 162]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "Rows + Cols + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [1, 1]
	  Position		  [85, 188, 135, 242]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "Rows + Cols + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "StartCol"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [515, 42, 560, 88]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [355, 257, 400, 303]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [345, 22, 390, 68]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [420, 128, 470, 162]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [370, 167, 395, 233]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [610, 52, 635, 118]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [370, 82, 395, 148]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [495, 104, 560, 156]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "3"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM1"
	  Ports			  [3, 1]
	  Position		  [495, 189, 560, 241]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "3"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [170, 121, 215, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [170, 161, 215, 189]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [170, 201, 215, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [170, 241, 215, 269]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [170, 81, 215, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [175, 304, 215, 346]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^(Rows + Cols) + 5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [655, 78, 685, 92]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [245, 318, 275, 332]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [10, 0; 0, -5]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Single Port RAM1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -130]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 110]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [40, 0; 0, -25]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  Points		  [25, 0; 80, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [70, 0; 0, -65]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Single Port RAM"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    DstBlock		    "Single Port RAM1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [10, 0; 0, 20]
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Single Port RAM1"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri"
      Ports		      [1, 2]
      Position		      [385, 39, 425, 81]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width:|Binary Point:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "BitWidth=@1;BinPnt=@2;"
      MaskDisplay	      "port_label('input', 1, 'C')\nport_label('output"
"', 1, 'Re')\nport_label('output', 2, 'Im')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "BitWidthIn|0"
      MaskTabNameString	      ","
      System {
	Name			"c_to_ri"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "BinPnt"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "BinPnt"
	  force_valid		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "BitWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "BitWidth"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cm"
      Ports		      [2, 1]
      Position		      [545, 404, 585, 446]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Mult latency|Add latency|Conjugate 2nd input|Us"
"e Dedicated Multiplier|Sample Bitwidth|Binary Point|Quantization"
      MaskStyleString	      "edit,edit,checkbox,checkbox,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf))"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "mult_latency=@1;add_latency=@2;use_conj=@3;use_"
"mult_core=@4;n_bits=@5;bin_pt=@6;quantization=@7;"
      MaskInitialization      "if use_mult_core\n	set_param([gcb,'/cm']"
", 'use_mult_core','on');\nelse\n	set_param([gcb,'/cm'], 'use_mult_core"
"','off');\nend\n\nif use_conj\n	set_param([gcb,'/cm'],'use_conj', 'on'"
");\nelse\n	set_param([gcb,'/cm'],'use_conj', 'off');\nend\n\nq = 'Roun"
"d  (unbiased: +/- Inf)';\nif quantization == 1\n    q = 'Truncate';\nend\nset"
"_param([gcb,'/cm'],'quantization', q);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|1|on|on|18|17|Round  (unbiased: +/- Inf)"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"cm"
	Location		[548, 444, 905, 633]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [25, 43, 55, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [25, 98, 55, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 29, 120, 71]
	  SourceBlock		  "correlator_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "n_bits"
	  BinPnt		  "bin_pt"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  Ports			  [1, 2]
	  Position		  [80, 84, 120, 126]
	  SourceBlock		  "correlator_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "n_bits"
	  BinPnt		  "bin_pt"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cm"
	  Ports			  [4, 2]
	  Position		  [150, 47, 190, 108]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Mult latency:|Add latency:|Conjugate 2nd in"
"put|Use Dedicated Multiplier|Output Bitwidth|Output Binary Point|Quantization"
	  MaskStyleString	  "edit,edit,checkbox,checkbox,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "mult_latency=@1;add_latency=@2;use_conj=@3;"
"use_mult_core=@4;n_bits=@5;bin_pt=@6;quantization=@7;"
	  MaskInitialization	  "if use_mult_core\n	set_param([gcb,'/"
"ac'], 'use_embedded','on');\n	set_param([gcb,'/bd'], 'use_embedded','o"
"n');\n	set_param([gcb,'/bc'], 'use_embedded','on');\n	set_param"
"([gcb,'/ad'], 'use_embedded','on');\nelse\n	set_param([gcb,'/ac'], 'us"
"e_embedded','off');\n	set_param([gcb,'/bd'], 'use_embedded','off');\n"
"	set_param([gcb,'/bc'], 'use_embedded','off');\n	set_param([gcb"
",'/ad'], 'use_embedded','off');\nend\n\nif use_conj\n	set_param([gcb,'"
"/real_sum'],'mode', 'Addition');\n	set_param([gcb,'/imag_sum'],'mode',"
" 'Subtraction');\nelse\n	set_param([gcb,'/real_sum'],'mode', 'Subtract"
"ion');\n	set_param([gcb,'/imag_sum'],'mode', 'Addition');\nend\nq = 'R"
"ound  (unbiased: +/- Inf)';\nif quantization == 1\n    q = 'Truncate';\nend\n"
"set_param([gcb,'/real_sum'],'quantization', q);\nset_param([gcb,'/imag_sum'],"
"'quantization', q);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "mult_latency|add_latency|on|on|n_bits|bin_p"
"t|Round  (unbiased: +/- Inf)"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "cm"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits"
	      bin_pt		      "bin_pt"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [210, 59, 250, 101]
	  SourceBlock		  "correlator_library/ri_to_c"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  test			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ab"
	  Position		  [275, 73, 305, 87]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "cm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "cm"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "cm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [10, 0]
	  DstBlock		  "cm"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "cm"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cm"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ab"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cmac"
      Ports		      [5, 2]
      Position		      [50, 203, 125, 277]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Bit Width In|Bit Width Out|Accumulation Length|"
"Mult Latency|Add Latency|Conjugate 2nd Input|Use Dedicated Multipliers"
      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;MultLate"
"ncy=@4;AddLatency=@5;use_conj=@6;use_mult_core=@7;"
      MaskInitialization      "BitGrowth = ceil(log2(AccLen));\nmyname = gcb;"
"\nif use_conj\n	set_param([myname, '/cmult'], 'use_conj', 'on');\nelse"
"\n	set_param([myname, '/cmult'], 'use_conj', 'off');\nend\nif use_mult"
"_core\n	set_param([myname, '/cmult'], 'use_mult_core', 'on');\nelse\n"
"	set_param([myname, '/cmult'], 'use_mult_core', 'off');\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|18|32|3|2|on|on"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"cmac"
	Location		[377, 337, 932, 670]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a+bi"
	  Position		  [65, 143, 95, 157]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "c+di"
	  Position		  [65, 203, 95, 217]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_in"
	  Position		  [65, 263, 95, 277]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 43, 60, 57]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [275, 243, 305, 257]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [155, 90, 200, 110]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitGrowth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [270, 158, 295, 182]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [150, 24, 200, 76]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "BitGrowth"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "AccLen - 1"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [85, 27, 130, 73]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "AddLatency + MultLatency - 1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [225, 38, 270, 82]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [410, 155, 430, 175]
	}
	Block {
	  BlockType		  Reference
	  Name			  "acc"
	  Ports			  [4, 2]
	  Position		  [330, 116, 395, 179]
	  SourceBlock		  "correlator_library/acc"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidthIn		  "2*BitWidthIn+1"
	  BinPntIn		  "2*(BitWidthIn-1)"
	  BitWidthOut		  "BitWidthOut"
	  AccLen		  "AccLen"
	}
	Block {
	  BlockType		  Reference
	  Name			  "acc1"
	  Ports			  [4, 2]
	  Position		  [330, 196, 395, 259]
	  SourceBlock		  "correlator_library/acc"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidthIn		  "2*BitWidthIn+1"
	  BinPntIn		  "2*(BitWidthIn-1)"
	  BitWidthOut		  "BitWidthOut"
	  AccLen		  "AccLen"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [120, 129, 160, 171]
	  SourceBlock		  "correlator_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "BitWidthIn"
	  BinPnt		  "BitWidthIn-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  Ports			  [1, 2]
	  Position		  [120, 189, 160, 231]
	  SourceBlock		  "correlator_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "BitWidthIn"
	  BinPnt		  "BitWidthIn-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  Ports			  [1, 2]
	  Position		  [120, 249, 160, 291]
	  SourceBlock		  "correlator_library/c_to_ri"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  BitWidth		  "BitWidthOut"
	  BinPnt		  "BitWidthOut - 2 - BitGrowth - 1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cmult"
	  Ports			  [4, 2]
	  Position		  [210, 147, 250, 208]
	  SourceBlock		  "correlator_library/cmult"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  mult_latency		  "MultLatency"
	  add_latency		  "AddLatency"
	  use_conj		  "on"
	  use_mult_core		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [450, 124, 490, 166]
	  SourceBlock		  "correlator_library/ri_to_c"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  test			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc_out"
	  Position		  [510, 138, 540, 152]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [415, 238, 445, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "cmult"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "acc"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cmult"
	  SrcPort		  2
	  Points		  [0, 25]
	  DstBlock		  "acc1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a+bi"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "cmult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [20, 0; 0, 10]
	  DstBlock		  "cmult"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c+di"
	  SrcPort		  1
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "cmult"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "cmult"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "acc_in"
	  SrcPort		  1
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc"
	  SrcPort		  1
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc1"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  DstBlock		  "acc_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [100, 0; 0, -105]
	  DstBlock		  "acc"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [150, 0]
	  DstBlock		  "acc1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [30, 0; 0, 65]
	  Branch {
	    DstBlock		    "acc"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "acc1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "acc"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "acc"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "acc1"
	  SrcPort		  2
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "acc1"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cmult"
      Ports		      [4, 2]
      Position		      [50, 32, 90, 93]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Mult latency:|Add latency:|Conjugate 2nd input|"
"Use Dedicated Multiplier"
      MaskStyleString	      "edit,edit,checkbox,checkbox"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "mult_latency=@1;add_latency=@2;use_conj=@3;use_"
"mult_core=@4;"
      MaskInitialization      "if use_mult_core\n	set_param([gcb,'/ac']"
", 'use_embedded','on');\n	set_param([gcb,'/bd'], 'use_embedded','on');"
"\n	set_param([gcb,'/bc'], 'use_embedded','on');\n	set_param([gc"
"b,'/ad'], 'use_embedded','on');\nelse\n	set_param([gcb,'/ac'], 'use_em"
"bedded','off');\n	set_param([gcb,'/bd'], 'use_embedded','off');\n"
"	set_param([gcb,'/bc'], 'use_embedded','off');\n	set_param([gcb"
",'/ad'], 'use_embedded','off');\nend\n\nif use_conj\n	set_param([gcb,'"
"/real_sum'],'mode', 'Addition');\n	set_param([gcb,'/imag_sum'],'mode',"
" 'Subtraction');\nelse\n	set_param([gcb,'/real_sum'],'mode', 'Subtract"
"ion');\n	set_param([gcb,'/imag_sum'],'mode', 'Addition');\nend"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|1|off|on"
      MaskTabNameString	      ",,,"
      System {
	Name			"cmult"
	Location		[156, 212, 801, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [110, 33, 140, 47]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [115, 118, 145, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [115, 193, 145, 207]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [115, 268, 145, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ac"
	  Ports			  [2, 1]
	  Position		  [235, 27, 285, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ad"
	  Ports			  [2, 1]
	  Position		  [235, 282, 285, 333]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bc"
	  Ports			  [2, 1]
	  Position		  [235, 197, 285, 248]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bd"
	  Ports			  [2, 1]
	  Position		  [235, 112, 285, 163]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "mult_latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_sum"
	  Ports			  [2, 1]
	  Position		  [395, 232, 445, 283]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_sum"
	  Ports			  [2, 1]
	  Position		  [395, 72, 445, 123]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real"
	  Position		  [490, 93, 520, 107]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag"
	  Position		  [500, 253, 530, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ac"
	  SrcPort		  1
	  Points		  [45, 0; 0, 30]
	  DstBlock		  "real_sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bd"
	  SrcPort		  1
	  Points		  [45, 0; 0, -30]
	  DstBlock		  "real_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bc"
	  SrcPort		  1
	  Points		  [45, 0; 0, 20]
	  DstBlock		  "imag_sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ad"
	  SrcPort		  1
	  Points		  [45, 0; 0, -40]
	  DstBlock		  "imag_sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "ad"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ac"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "bc"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "ac"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [-10, 0; 65, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "bc"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bd"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "ad"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [25, 0]
	    DstBlock		    "bd"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "real_sum"
	  SrcPort		  1
	  DstBlock		  "real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_sum"
	  SrcPort		  1
	  DstBlock		  "imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "conv"
      Ports		      [1, 1]
      Position		      [225, 30, 305, 60]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"conv"
	Location		[217, 167, 692, 305]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [265, 32, 315, 83]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [175, 28, 225, 62]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [355, 44, 395, 76]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [100, 31, 145, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [100, 86, 145, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "7"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [420, 53, 450, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_fifo"
      Ports		      [5, 3]
      Position		      [610, 236, 670, 324]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Size of FIFO (2^?)|Bit Width of % Full"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "FIFOSize=@1;percent_nbits=@2;"
      MaskInitialization      "if FIFOSize >= 10,\n	depth = [int2str(2^"
"mod(FIFOSize, 10)), 'K'];\nelse,\n	depth = int2str(2^FIFOSize);\nend\n"
"set_param([gcb, '/FIFO1'], 'depth', depth);\nset_param([gcb, '/FIFO1'], 'perc"
"ent_nbits', num2str(percent_nbits));\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3"
      MaskTabNameString	      ","
      System {
	Name			"corr_fifo"
	Location		[139, 329, 639, 671]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [100, 58, 130, 72]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [70, 78, 100, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "re1"
	  Position		  [15, 113, 45, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "re2"
	  Position		  [15, 143, 45, 157]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [70, 223, 100, 237]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO1"
	  Ports			  [4, 4]
	  Position		  [165, 50, 225, 140]
	  SourceBlock		  "xbsIndex_r3/FIFO"
	  SourceType		  "Xilinx Synchronous FIFO"
	  depth			  "16"
	  percent_nbits		  "3"
	  store_only_valid	  "on"
	  init_zero		  "on"
	  explicit_period	  "on"
	  period		  "1"
	  rst			  "on"
	  en			  "off"
	  use_almost_empty	  "off"
	  almost_empty_offset	  "6"
	  use_almost_full	  "off"
	  almost_full_offset	  "6"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [128, 160, 172, 205]
	  Orientation		  "up"
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [70, 108, 115, 152]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [245, 128, 290, 172]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [270, 95, 290, 115]
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [250, 58, 280, 72]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "empty"
	  Position		  [310, 78, 340, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "overrun"
	  Position		  [315, 143, 345, 157]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "FIFO1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65; 85, 0]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "FIFO1"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "FIFO1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 75; -135, 0]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "overrun"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIFO1"
	  SrcPort		  4
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO1"
	  SrcPort		  2
	  DstBlock		  "empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "FIFO1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO1"
	  SrcPort		  3
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -25]
	  DstBlock		  "FIFO1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "re1"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "re2"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "freeze_cntr"
      Ports		      [2, 3]
      Position		      [365, 365, 405, 425]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Counter Length (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "CounterBits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "BramDepth"
      System {
	Name			"freeze_cntr"
	Location		[2, 74, 1014, 724]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [100, 213, 130, 227]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [210, 208, 240, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [250, 274, 320, 306]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^CounterBits - 1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "CounterBits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [270, 200, 320, 255]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "CounterBits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [405, 207, 450, 253]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [240, 130, 265, 150]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [440, 275, 465, 295]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [280, 125, 325, 180]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [145, 201, 200, 274]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [345, 258, 390, 302]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "addr"
	  Position		  [475, 223, 505, 237]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "we"
	  Position		  [350, 148, 380, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "rdy"
	  Position		  [500, 278, 530, 292]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Counter3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45; -25, 0]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  Branch {
	    Points		    [0, 40; -270, 0]
	    DstBlock		    "Logical5"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Relational5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "rdy"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "phase_switch"
      Ports		      [2, 1]
      Position		      [225, 87, 305, 118]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Counter Width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "counter_width=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "phase_swtich_counter_width"
      System {
	Name			"phase_switch"
	Location		[217, 167, 830, 512]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [30, 123, 60, 137]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [35, 43, 65, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [115, 25, 165, 75]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "counter_width"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [175, 187, 220, 233]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [340, 97, 365, 163]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Negate"
	  Ports			  [1, 1]
	  Position		  [175, 103, 230, 157]
	  SourceBlock		  "xbsIndex_r3/Negate"
	  SourceType		  "Xilinx Negate Block"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  use_core		  "on"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [230, 36, 275, 64]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [425, 123, 455, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Negate"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [80, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 65, 0]
	  Branch {
	    DstBlock		    "Negate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [25, 0; 0, 60]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ri_to_c"
      Ports		      [2, 1]
      Position		      [455, 39, 495, 81]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Mask Parameter 1:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "off"
      MaskVisibilityString    "off"
      MaskToolTipString	      "on"
      MaskVariables	      "test=@1;"
      MaskDisplay	      "port_label('input', 1, 'Re')\nport_label('input"
"', 2, 'Im')\nport_label('output', 1, 'C')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"ri_to_c"
	Location		[512, 151, 787, 285]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [145, 40, 195, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [80, 29, 120, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [80, 79, 120, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [220, 63, 250, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "step_barrel_switcher"
      Ports		      [4, 4]
      Position		      [650, 24, 735, 171]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Inputs: (2^?)|Step Direction"
      MaskStyleString	      "edit,popup(Up|Down)"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_inputs=@1;step_dir=@2;"
      MaskInitialization      "step_barrel_switcher_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|Down"
      MaskTabNameString	      ","
      System {
	Name			"step_barrel_switcher"
	Location		[446, 193, 859, 535]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [15, 23, 45, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 98, 45, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 223, 45, 237]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 303, 45, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [95, 85, 125, 120]
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "n_inputs"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Down"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [95, 17, 125, 63]
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs"
	  Ports			  [4, 3]
	  Position		  [85, 197, 185, 393]
	  FontSize		  10
	  SourceBlock		  "correlator_library/barrel_switcher"
	  SourceType		  ""
	  ShowPortLabels	  on
	  n_inputs		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [215, 23, 245, 37]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [215, 98, 245, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 223, 245, 237]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 303, 245, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bs"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  2
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  3
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "x_engine"
      Ports		      [2, 3]
      Position		      [280, 198, 375, 282]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Antennas|Bit Width of Samples In|Bit "
"Width of Samples Out|Accumulation Length|Add Latency|Mult Latency|Use Dedicat"
"ed Multipliers"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "AntNum=@1;BitWidthIn=@2;BitWidthOut=@3;AccLen=@"
"4;AddLatency=@5;MultLatency=@6;use_mult_core=@7;"
      MaskInitialization      "myname = gcb;\nset_param(myname, 'LinkStatus', "
"'inactive');\nremove_all_blks(myname);\nset_param([myname, '/ant'], 'Position"
"', [55, 60, 85, 74]);\nadd_block('xbsIndex_r3/Constant', [myname, '/Constant'"
"], 'Name', 'Constant');\nset_param([myname, '/Constant'], 'Position', [15, 94"
", 85, 126]);\nset_param([myname, '/Constant'], 'const', '0');\nset_param([myn"
"ame, '/Constant'], 'n_bits', '8 * BitWidthOut');\nset_param([myname, '/Consta"
"nt'], 'explicit_period', 'on');\nadd_block('xbsIndex_r3/Constant', [myname, '"
"/Constant1'], 'Name', 'Constant1');\nset_param([myname, '/Constant1'], 'Posit"
"ion', [15, 129, 85, 161]);\nset_param([myname, '/Constant1'], 'const', '0');"
"\nset_param([myname, '/Constant1'], 'n_bits', '1');\nset_param([myname, '/Con"
"stant1'], 'explicit_period', 'on');\nset_param([myname, '/sync_in'], 'Positio"
"n', [55, 185, 85, 199]);\nx = 140;\nfor i=0:ceil(AntNum / 2)\n	if i =="
" 0\n		stagename = 'auto_tap';\n	else\n		st"
"agename = ['baseline_tap', num2str(i)];\n	end\n	thisblk = [myna"
"me, '/', stagename];\n	if i == 0\n		add_block('correlato"
"r_library/auto_tap', thisblk, 'Name', stagename);\n	else\n	"
"	add_block('correlator_library/baseline_tap', thisblk, 'Name', stagena"
"me);\n	end\n	set_param(thisblk, 'Position', [x, 52, x + 95, 168"
"]);\n	set_param(thisblk, 'AntNum', 'AntNum');\n	set_param(thisb"
"lk, 'AntSep', num2str(i));\n	set_param(thisblk, 'BitWidthIn', 'BitWidt"
"hIn');\n	set_param(thisblk, 'BitWidthOut', 'BitWidthOut');\n	se"
"t_param(thisblk, 'AccLen', 'AccLen');\n	set_param(thisblk, 'AddLatency"
"', 'AddLatency');\n	set_param(thisblk, 'MultLatency', 'MultLatency');"
"\n	if use_mult_core,\n		set_param(thisblk, 'use_mult_cor"
"e', 'on');\n	else,\n		set_param(thisblk, 'use_mult_core'"
", 'off');\n	end\n	x = x + 135;\nend\nadd_block('built-in/Termin"
"ator', [myname, '/Terminator'], 'Name', 'Terminator');\nset_param([myname, '/"
"Terminator'], 'Position', [x, 25, x + 20, 45]);\nadd_block('built-in/Terminat"
"or', [myname, '/Terminator1'], 'Name', 'Terminator1');\nset_param([myname, '/"
"Terminator1'], 'Position', [x, 65, x + 20, 85]);\nadd_block('built-in/Termina"
"tor', [myname, '/Terminator2'], 'Name', 'Terminator2');\nset_param([myname, '"
"/Terminator2'], 'Position', [x, 105, x + 20, 125]);\nset_param([myname, '/acc"
"'], 'Position', [x, 160, x + 30, 174]);\nset_param([myname, '/valid'], 'Posit"
"ion', [x, 190, x + 30, 204]);\nset_param([myname, '/sync_out'], 'Position', ["
"x, 220, x + 30, 234]);\n\nadd_line(myname, 'ant/1', 'auto_tap/1', 'autoroutin"
"g', 'on');\nadd_line(myname, 'ant/1', 'auto_tap/2', 'autorouting', 'on');\nad"
"d_line(myname, 'Constant/1', 'auto_tap/5', 'autorouting', 'on');\nadd_line(my"
"name, 'Constant1/1', 'auto_tap/6', 'autorouting', 'on');\nadd_line(myname, 's"
"ync_in/1', 'auto_tap/7', 'autorouting', 'on');\nadd_line(myname, 'auto_tap/3'"
", 'auto_tap/4', 'autorouting', 'on');\nfor i=1:ceil(AntNum / 2)\n	if i"
" == 1\n		prevblk = 'auto_tap';\n	else\n		p"
"revblk = ['baseline_tap', num2str(i-1)];\n	end\n	thisblk = ['ba"
"seline_tap', num2str(i)];\n	add_line(myname, [thisblk, '/3'], [prevblk"
", '/3'], 'autorouting', 'on');\n	add_line(myname, [prevblk, '/1'], [th"
"isblk, '/1'], 'autorouting', 'on');\n	add_line(myname, [prevblk, '/2']"
", [thisblk, '/2'], 'autorouting', 'on');\n	add_line(myname, [prevblk, "
"'/4'], [thisblk, '/4'], 'autorouting', 'on');\n	add_line(myname, [prev"
"blk, '/5'], [thisblk, '/5'], 'autorouting', 'on');\n	add_line(myname, "
"[prevblk, '/6'], [thisblk, '/6'], 'autorouting', 'on');\n	add_line(myn"
"ame, [prevblk, '/7'], [thisblk, '/7'], 'autorouting', 'on');\n	add_lin"
"e(myname, [prevblk, '/8'], [thisblk, '/8'], 'autorouting', 'on');\nend\ni = c"
"eil(AntNum / 2);\nthisblk = ['baseline_tap', num2str(i)];\nadd_line(myname, ["
"thisblk, '/1'], [thisblk, '/3'], 'autorouting', 'on');\nadd_line(myname, [thi"
"sblk, '/2'], 'Terminator/1', 'autorouting', 'on');\nadd_line(myname, [thisblk"
", '/4'], 'Terminator1/1', 'autorouting', 'on');\nadd_line(myname, [thisblk, '"
"/5'], 'acc/1', 'autorouting', 'on');\nadd_line(myname, [thisblk, '/6'], 'vali"
"d/1', 'autorouting', 'on');\nadd_line(myname, [thisblk, '/7'], 'Terminator2/1"
"', 'autorouting', 'on');\nadd_line(myname, [thisblk, '/8'], 'sync_out/1', 'au"
"torouting', 'on');\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|18|18|32|2|3|off"
      MaskTabNameString	      ",,,,,,"
      System {
	Name			"x_engine"
	Location		[111, 116, 937, 655]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ant"
	  Position		  [55, 58, 85, 72]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [55, 183, 85, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [15, 94, 85, 126]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8 * BitWidthOut"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [15, 129, 85, 161]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [545, 25, 565, 45]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [545, 65, 565, 85]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [545, 105, 565, 125]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "auto_tap"
	  Ports			  [7, 8]
	  Position		  [140, 54, 235, 171]
	  AncestorBlock		  "correlator_library/auto_tap"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Antennas|Antenna Seperation|Bit W"
"idth In|Bit Width Out|Accumulation Length|Add Latency|Mult Latency|Use Dedica"
"ted Multipliers"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "AntNum=@1;AntSep=@2;BitWidthIn=@3;BitWidthO"
"ut=@4;AccLen=@5;AddLatency=@6;MultLatency=@7;use_mult_core=@8;"
	  MaskInitialization	  "BitGrowth = ceil(log2(AccLen));\nAntBits = "
"ceil(log2(AntNum));\nmyname = gcb;\nset_param(myname, 'LinkStatus', 'inactive"
"');\nif use_mult_core\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'on');\nelse\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'off');\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "AntNum|0|BitWidthIn|BitWidthOut|AccLen|AddL"
"atency|MultLatency|off"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "auto_tap"
	    Location		    [309, 193, 878, 710]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      Position		      [175, 38, 205, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      Position		      [130, 263, 160, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_loop"
	      Position		      [355, 328, 385, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      Position		      [355, 373, 385, 387]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [345, 128, 375, 142]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [345, 158, 375, 172]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [25, 173, 55, 187]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [215, 127, 260, 173]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      Ports		      [5, 2]
	      Position		      [400, 98, 475, 172]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Bit Width of Sample In|Bit Width of Sam"
"ple Out|Accumulation Length|Mult Latency|Add Latency|Use Dedicated Multiplier"
"s"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;"
"MultLatency=@4;AddLatency=@5;use_mult_core=@6;"
	      MaskInitialization      "myname = gcb;\nfor i=1:4\n	if i "
"== 1\n		thisblk = '/cmac';\n	elseif i == 2\n	"
"	thisblk = '/cmac1';\n	elseif i == 3\n		thisblk ="
" '/cmac2';\n	elseif i == 4\n		thisblk = '/cmac3';\n"
"	end\n	if use_mult_core\n		set_param([myname, thi"
"sblk], 'use_mult_core', 'on');\n	else\n		set_param([myna"
"me, thisblk], 'use_mult_core', 'off');\n	end\nend"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "BitWidthIn|BitWidthOut|AccLen|MultLaten"
"cy|AddLatency|off"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"dual_pol_cmac"
		Location		[301, 74, 794, 695]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [20, 518, 50, 532]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [100, 553, 130, 567]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [100, 583, 130, 597]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-6*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-2*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-4*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 115, 305, 135]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [285, 255, 305, 275]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [285, 395, 305, 415]
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac"
		  Ports			  [5, 2]
		  Position		  [170, 34, 265, 156]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac1"
		  Ports			  [5, 2]
		  Position		  [170, 174, 265, 296]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac2"
		  Ports			  [5, 2]
		  Position		  [170, 314, 265, 436]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac3"
		  Ports			  [5, 2]
		  Position		  [170, 454, 265, 576]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [440, 298, 470, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [285, 538, 315, 552]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [70, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      Position		      [370, 38, 400, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      Position		      [250, 313, 280, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_loop_out"
	      Position		      [475, 328, 505, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      Position		      [465, 373, 495, 387]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [500, 113, 530, 127]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [500, 148, 530, 162]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      Position		      [150, 103, 180, 117]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [140, 178, 170, 192]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, -5]
	      Branch {
		Points			[0, 10]
		DstBlock		"sync_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		Branch {
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "rst_out"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[210, 0; 0, -150]
		DstBlock		"dual_pol_cmac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"a_ndel_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop"
	      SrcPort		      1
	      DstBlock		      "a_loop_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap1"
	  Ports			  [8, 8]
	  Position		  [275, 54, 370, 171]
	  AncestorBlock		  "correlator_library/baseline_tap"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Antennas|Antenna Seperation|Bit W"
"idth In|Bit Width Out|Accumulation Length|Add Latency|Mult Latency|Use Dedica"
"ted Multipliers"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "AntNum=@1;AntSep=@2;BitWidthIn=@3;BitWidthO"
"ut=@4;AccLen=@5;AddLatency=@6;MultLatency=@7;use_mult_core=@8;"
	  MaskInitialization	  "BitGrowth = ceil(log2(AccLen));\nAntBits = "
"ceil(log2(AntNum));\nmyname = gcb;\nset_param(myname, 'LinkStatus', 'inactive"
"');\nif use_mult_core\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'on');\nelse\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'off');\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "AntNum|1|BitWidthIn|BitWidthOut|AccLen|AddL"
"atency|MultLatency|off"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "baseline_tap1"
	    Location		    [251, 203, 969, 716]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      Position		      [175, 38, 205, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      Position		      [130, 263, 160, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_loop"
	      Position		      [355, 328, 385, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      Position		      [130, 383, 160, 397]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [345, 128, 375, 142]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [345, 158, 375, 172]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 173, 55, 187]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      Position		      [360, 398, 390, 412]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [90, 220, 135, 240]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "(AntNum - AntSep) * AccLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "AntBits + BitGrowth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [220, 210, 245, 230]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [80, 154, 130, 206]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "AntBits + BitGrowth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "AntNum * AccLen - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [245, 127, 290, 173]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [295, 82, 340, 128]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [240, 247, 285, 293]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [240, 367, 285, 413]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [190, 297, 235, 343]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [155, 198, 200, 242]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a_del_delay"
	      Ports		      [1, 1]
	      Position		      [230, 25, 270, 65]
	      SourceBlock	      "fft_library/delay"
	      SourceType	      "delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a_loop_delay"
	      Ports		      [1, 1]
	      Position		      [410, 315, 450, 355]
	      SourceBlock	      "fft_library/delay"
	      SourceType	      "delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen - 1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      Ports		      [5, 2]
	      Position		      [400, 98, 475, 172]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Bit Width of Sample In|Bit Width of Sam"
"ple Out|Accumulation Length|Mult Latency|Add Latency|Use Dedicated Multiplier"
"s"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;"
"MultLatency=@4;AddLatency=@5;use_mult_core=@6;"
	      MaskInitialization      "myname = gcb;\nfor i=1:4\n	if i "
"== 1\n		thisblk = '/cmac';\n	elseif i == 2\n	"
"	thisblk = '/cmac1';\n	elseif i == 3\n		thisblk ="
" '/cmac2';\n	elseif i == 4\n		thisblk = '/cmac3';\n"
"	end\n	if use_mult_core\n		set_param([myname, thi"
"sblk], 'use_mult_core', 'on');\n	else\n		set_param([myna"
"me, thisblk], 'use_mult_core', 'off');\n	end\nend"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "BitWidthIn|BitWidthOut|AccLen|MultLaten"
"cy|AddLatency|off"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"dual_pol_cmac"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [20, 518, 50, 532]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [100, 553, 130, 567]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [100, 583, 130, 597]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-6*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-2*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-4*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 115, 305, 135]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [285, 255, 305, 275]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [285, 395, 305, 415]
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac"
		  Ports			  [5, 2]
		  Position		  [170, 34, 265, 156]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac1"
		  Ports			  [5, 2]
		  Position		  [170, 174, 265, 296]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac2"
		  Ports			  [5, 2]
		  Position		  [170, 314, 265, 436]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac3"
		  Ports			  [5, 2]
		  Position		  [170, 454, 265, 576]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [440, 298, 470, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [285, 538, 315, 552]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac"
		    DstPort		    4
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [70, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [80, 89, 120, 131]
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen + 1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay1"
	      Ports		      [1, 1]
	      Position		      [410, 384, 450, 426]
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2 * AccLen"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      Position		      [370, 38, 400, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      Position		      [250, 313, 280, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_loop_out"
	      Position		      [475, 328, 505, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      Position		      [250, 433, 280, 447]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [500, 113, 530, 127]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [500, 148, 530, 162]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      Position		      [140, 103, 170, 117]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [470, 398, 500, 412]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "rst_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "a_del_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop_delay"
	      SrcPort		      1
	      DstBlock		      "a_loop_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop"
	      SrcPort		      1
	      DstBlock		      "a_loop_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"Delay8"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"Delay7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "a_del_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -30]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [40, 0; 0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del_delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, -100]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap2"
	  Ports			  [8, 8]
	  Position		  [410, 54, 505, 171]
	  AncestorBlock		  "correlator_library/baseline_tap"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Number of Antennas|Antenna Seperation|Bit W"
"idth In|Bit Width Out|Accumulation Length|Add Latency|Mult Latency|Use Dedica"
"ted Multipliers"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "AntNum=@1;AntSep=@2;BitWidthIn=@3;BitWidthO"
"ut=@4;AccLen=@5;AddLatency=@6;MultLatency=@7;use_mult_core=@8;"
	  MaskInitialization	  "BitGrowth = ceil(log2(AccLen));\nAntBits = "
"ceil(log2(AntNum));\nmyname = gcb;\nset_param(myname, 'LinkStatus', 'inactive"
"');\nif use_mult_core\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'on');\nelse\n	set_param([myname, '/dual_pol_cmac'], 'use_mul"
"t_core', 'off');\nend"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "AntNum|2|BitWidthIn|BitWidthOut|AccLen|AddL"
"atency|MultLatency|off"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "baseline_tap2"
	    Location		    [251, 203, 969, 716]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      Position		      [175, 38, 205, 52]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      Position		      [130, 263, 160, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_loop"
	      Position		      [355, 328, 385, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      Position		      [130, 383, 160, 397]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [345, 128, 375, 142]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [345, 158, 375, 172]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 173, 55, 187]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      Position		      [360, 398, 390, 412]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [90, 220, 135, 240]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "(AntNum - AntSep) * AccLen"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "AntBits + BitGrowth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [220, 210, 245, 230]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [80, 154, 130, 206]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "AntBits + BitGrowth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "AntNum * AccLen - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [245, 127, 290, 173]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [295, 82, 340, 128]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [240, 247, 285, 293]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      Ports		      [1, 1]
	      Position		      [240, 367, 285, 413]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [190, 297, 235, 343]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [155, 198, 200, 242]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a_del_delay"
	      Ports		      [1, 1]
	      Position		      [230, 25, 270, 65]
	      SourceBlock	      "fft_library/delay"
	      SourceType	      "delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "a_loop_delay"
	      Ports		      [1, 1]
	      Position		      [410, 315, 450, 355]
	      SourceBlock	      "fft_library/delay"
	      SourceType	      "delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen - 1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      Ports		      [5, 2]
	      Position		      [400, 98, 475, 172]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Bit Width of Sample In|Bit Width of Sam"
"ple Out|Accumulation Length|Mult Latency|Add Latency|Use Dedicated Multiplier"
"s"
	      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "BitWidthIn=@1;BitWidthOut=@2;AccLen=@3;"
"MultLatency=@4;AddLatency=@5;use_mult_core=@6;"
	      MaskInitialization      "myname = gcb;\nfor i=1:4\n	if i "
"== 1\n		thisblk = '/cmac';\n	elseif i == 2\n	"
"	thisblk = '/cmac1';\n	elseif i == 3\n		thisblk ="
" '/cmac2';\n	elseif i == 4\n		thisblk = '/cmac3';\n"
"	end\n	if use_mult_core\n		set_param([myname, thi"
"sblk], 'use_mult_core', 'on');\n	else\n		set_param([myna"
"me, thisblk], 'use_mult_core', 'off');\n	end\nend"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "BitWidthIn|BitWidthOut|AccLen|MultLaten"
"cy|AddLatency|off"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"dual_pol_cmac"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [20, 518, 50, 532]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [100, 553, 130, 567]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [100, 583, 130, 597]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-6*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-2*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "-2*BitWidthIn"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthOut"
		  bit1			  "-4*BitWidthOut"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*BitWidthIn"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 115, 305, 135]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [285, 255, 305, 275]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [285, 395, 305, 415]
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac"
		  Ports			  [5, 2]
		  Position		  [170, 34, 265, 156]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac1"
		  Ports			  [5, 2]
		  Position		  [170, 174, 265, 296]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac2"
		  Ports			  [5, 2]
		  Position		  [170, 314, 265, 436]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmac3"
		  Ports			  [5, 2]
		  Position		  [170, 454, 265, 576]
		  SourceBlock		  "correlator_library/cmac"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidthIn		  "BitWidthIn"
		  BitWidthOut		  "BitWidthOut"
		  AccLen		  "AccLen"
		  MultLatency		  "MultLatency"
		  AddLatency		  "AddLatency"
		  use_conj		  "on"
		  use_mult_core		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [440, 298, 470, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [285, 538, 315, 552]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [5, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac"
		    DstPort		    4
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [70, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [80, 89, 120, 131]
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "AccLen + 1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay1"
	      Ports		      [1, 1]
	      Position		      [410, 384, 450, 426]
	      SourceBlock	      "fft_library/sync_delay"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      DelayLen		      "2 * AccLen"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      Position		      [370, 38, 400, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      Position		      [250, 313, 280, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_loop_out"
	      Position		      [475, 328, 505, 342]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      Position		      [250, 433, 280, 447]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [500, 113, 530, 127]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [500, 148, 530, 162]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      Position		      [140, 103, 170, 117]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [470, 398, 500, 412]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "rst_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "a_del_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop_delay"
	      SrcPort		      1
	      DstBlock		      "a_loop_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop"
	      SrcPort		      1
	      DstBlock		      "a_loop_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"Delay8"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 50]
		DstBlock		"Delay7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "a_del_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -30]
		Branch {
		  Points		  [0, -40]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [40, 0; 0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del_delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, -100]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc"
	  Position		  [545, 158, 575, 172]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [545, 188, 575, 202]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [545, 218, 575, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "ant"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [15, 0; 0, 5]
	    DstBlock		    "auto_tap"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 20]
	    DstBlock		    "auto_tap"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "auto_tap"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "auto_tap"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "auto_tap"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  3
	  Points		  [5, 0; 0, -40; -125, 0; 0, 65]
	  DstBlock		  "auto_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  3
	  Points		  [5, 0; 0, -40; -260, 0; 0, 50]
	  DstBlock		  "auto_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  1
	  DstBlock		  "baseline_tap1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  2
	  DstBlock		  "baseline_tap1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  4
	  DstBlock		  "baseline_tap1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  5
	  DstBlock		  "baseline_tap1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  6
	  DstBlock		  "baseline_tap1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  7
	  DstBlock		  "baseline_tap1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  8
	  DstBlock		  "baseline_tap1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  3
	  Points		  [5, 0; 0, -40; -260, 0; 0, 40]
	  DstBlock		  "baseline_tap1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  1
	  DstBlock		  "baseline_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  2
	  DstBlock		  "baseline_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  4
	  DstBlock		  "baseline_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  5
	  DstBlock		  "baseline_tap2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  6
	  DstBlock		  "baseline_tap2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  7
	  DstBlock		  "baseline_tap2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  8
	  DstBlock		  "baseline_tap2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  1
	  Points		  [0, -10; -120, 0; 0, 40]
	  DstBlock		  "baseline_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  2
	  Points		  [15, 0; 0, -40]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  4
	  Points		  [10, 0; 0, -25; 10, 0]
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  5
	  Points		  [10, 0; 0, 45]
	  DstBlock		  "acc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  6
	  Points		  [10, 0; 0, 60]
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  7
	  Points		  [10, 0; 0, -35]
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  8
	  Points		  [0, 60]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
  }
}
