
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_7C9 | 0.039 | 0.39 | 12.50 | 1.00 | 0.5 |  [[Verilog](add8se_7C9.v)]  [[C](add8se_7C9.c)] |
| add8se_72D | 0.14 | 0.39 | 62.40 | 2.88 | 1.0 |  [[Verilog](add8se_72D.v)]  [[C](add8se_72D.c)] |
| add8se_7LN | 0.23 | 0.59 | 62.50 | 4.89 | 2.8 |  [[Verilog](add8se_7LN.v)]  [[C](add8se_7LN.c)] |
| add8se_7J7 | 0.41 | 1.37 | 84.38 | 8.19 | 7.2 |  [[Verilog](add8se_7J7.v)]  [[C](add8se_7J7.c)] |
| add8se_7GE | 0.86 | 2.73 | 93.36 | 15.04 | 29 |  [[Verilog](add8se_7GE.v)]  [[C](add8se_7GE.c)] |
| add8se_7EB | 1.78 | 5.86 | 96.78 | 26.88 | 122 |  [[Verilog](add8se_7EB.v)]  [[C](add8se_7EB.c)] |
| add8se_7F3 | 3.44 | 8.79 | 98.44 | 82.31 | 446 |  [[Verilog](add8se_7F3.v)]  [[C](add8se_7F3.c)] |
| add8se_74Q | 6.56 | 17.97 | 99.56 | 148.60 | 1575 |  [[Verilog](add8se_74Q.v)]  [[C](add8se_74Q.c)] |
| add8se_7NX | 12.46 | 25.00 | 99.98 | 250.03 | 4749 |  [[Verilog](add8se_7NX.v)]  [[C](add8se_7NX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             