/*
 * stm32f767xx.h
 *
 *  Created on: Mar 16, 2024
 *      Author: hojoon
 */

#ifndef DRIVERS_STM32F767XX_H_
#define DRIVERS_STM32F767XX_H_

#define FLASH_AXIM_BASEADDR	0x08000000U
#define FLASH_ICTM_BASEADDR	0x00200000U
#define ROM_BASEADDR		0x00100000U
#define SRAM1_BASEADDR		0x20020000U
#define SRAM2_BASEADDR		0x2007C000U
#define SRAM				SRAM1_BASEADDR

#define PERIPH_BASE			0x40000000U
#define APB1PERIPH_BASE		PERIPH_BASE
#define APB2PERIPH_BASE		0x40010000U
#define AHB1PERIPH_BASE		0x40020000U
#define AHB2PERIPH_BASE		0x50000000U
#define AHB3PERIPH_BASE		0x60000000U
#define INTERNALPERIPH_BASE	0xE0000000U

// GPIO BASE ADDRESS
#define GPIOA_BASEADDR		(AHB1PERIPH_BASE + 0x0000U)
#define GPIOB_BASEADDR		(AHB1PERIPH_BASE + 0x0400U)
#define GPIOC_BASEADDR		(AHB1PERIPH_BASE + 0x0800U)
#define GPIOD_BASEADDR		(AHB1PERIPH_BASE + 0x0C00U)
#define GPIOE_BASEADDR		(AHB1PERIPH_BASE + 0x1000U)
#define GPIOF_BASEADDR		(AHB1PERIPH_BASE + 0x1400U)
#define GPIOG_BASEADDR		(AHB1PERIPH_BASE + 0x1800U)
#define GPIOH_BASEADDR		(AHB1PERIPH_BASE + 0x1C00U)
#define GPIOI_BASEADDR		(AHB1PERIPH_BASE + 0x2000U)
#define GPIOJ_BASEADDR		(AHB1PERIPH_BASE + 0x2400U)
#define GPIOK_BASEADDR		(AHB1PERIPH_BASE + 0x2800U)



#endif /* DRIVERS_STM32F767XX_H_ */
