#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x555836367650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5558363677e0 .scope module, "split_L1_cache" "split_L1_cache" 3 4;
 .timescale 0 0;
P_0x5558363fc620 .param/l "ADDRESS_WIDTH" 0 3 12, +C4<00000000000000000000000000100000>;
P_0x5558363fc660 .param/l "BYTE_SELECT_WIDTH" 0 3 11, +C4<00000000000000000000000000000110>;
P_0x5558363fc6a0 .param/l "D_WAYS" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x5558363fc6e0 .param/l "INDEX_WIDTH" 0 3 10, +C4<00000000000000000000000000001110>;
P_0x5558363fc720 .param/l "I_WAYS" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5558363fc760 .param/l "SETS" 0 3 6, +C4<00000000000000000100000000000000>;
P_0x5558363fc7a0 .param/l "TAG_WIDTH" 0 3 9, +C4<00000000000000000000000000001100>;
v0x55583641d300_0 .var "DONE", 0 0;
v0x55583641d3e0 .array "D_LRUBits", 65535 0, 1 0;
v0x55583641d4a0 .array "D_StoredC", 65535 0, 1 0;
v0x55583641d570 .array "D_StoredHit", 65535 0, 0 0;
v0x55583641d610 .array "D_Tag", 32767 0, 11 0;
v0x55583641d720 .array "D_Valid", 65535 0, 0 0;
v0x55583641d7c0 .array "I_LRUBits", 32767 0, 0 0;
v0x55583641d860 .array "I_StoredC", 32767 0, 1 0;
v0x55583641d920 .array "I_StoredHit", 32767 0, 0 0;
v0x55583641d9c0 .array "I_Tag", 65535 0, 11 0;
v0x55583641da80 .array "I_Valid", 32767 0, 0 0;
v0x55583641db20_0 .net/s "MODE", 31 0, v0x55583641c8c0_0;  1 drivers
v0x55583641dbe0_0 .var/i "N", 31 0;
v0x55583641dca0_0 .var "address", 31 0;
v0x55583641dd80_0 .var "byteSelect", 5 0;
v0x55583641de60_0 .var/i "cacheMiss", 31 0;
v0x55583641df40_0 .var/i "cacheReads", 31 0;
v0x55583641e020_0 .var/real "cacheReferences", 0 0;
v0x55583641e0e0_0 .var/i "cacheWrites", 31 0;
v0x55583641e1c0_0 .net/s "file", 31 0, v0x55583641c7c0_0;  1 drivers
v0x55583641e2b0_0 .var/real "hitCount", 0 0;
v0x55583641e350_0 .var/real "hitRate", 0 0;
v0x55583641e410_0 .var/i "i", 31 0;
v0x55583641e4f0_0 .var "index", 13 0;
v0x55583641e5d0_0 .var/i "j", 31 0;
v0x55583641e6b0_0 .var/i "matchedNums", 31 0;
v0x55583641e790_0 .var "tag", 11 0;
v0x55583641e870_0 .var/i "temp", 31 0;
v0x55583641e950_0 .var "tempAddress", 31 0;
v0x55583641ea30_0 .var/i "totalOperations", 31 0;
S_0x5558363db6d0 .scope task, "D_LRU_replacement" "D_LRU_replacement" 3 436, 3 436 0, S_0x5558363677e0;
 .timescale 0 0;
TD_split_L1_cache.D_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55583641e5d0_0;
    %load/vec4 v0x55583641e410_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d3e0, 4, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d3e0, 4, 0;
T_0.4 ;
T_0.3 ;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d3e0, 4, 0;
    %end;
S_0x5558363db860 .scope task, "I_LRU_replacement" "I_LRU_replacement" 3 447, 3 447 0, S_0x5558363677e0;
 .timescale 0 0;
TD_split_L1_cache.I_LRU_replacement ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d7c0, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d7c0, 4, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d7c0, 4;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d7c0, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d7c0, 4;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d7c0, 4, 0;
T_1.10 ;
T_1.9 ;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e4f0_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d7c0, 4, 0;
    %end;
S_0x5558363fd3a0 .scope begin, "file_block" "file_block" 3 70, 3 70 0, S_0x5558363677e0;
 .timescale 0 0;
S_0x5558363fd530 .scope task, "initialize" "initialize" 3 146, 3 146 0, S_0x5558363677e0;
 .timescale 0 0;
TD_split_L1_cache.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641da80, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d9c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d7c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d920, 4, 0;
    %pushi/vec4 3, 3, 2;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d860, 4, 0;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d3e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %pushi/vec4 3, 3, 2;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55583641d4a0, 4, 0;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
S_0x5558363fd6c0 .scope module, "inputHandler" "input_arguments" 3 65, 4 1 0, S_0x5558363677e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "file";
    .port_info 1 /OUTPUT 32 "mode";
v0x55583641c7c0_0 .var/i "file", 31 0;
v0x55583641c8c0_0 .var/i "mode", 31 0;
S_0x5558363fd850 .scope begin, "$unm_blk_64" "$unm_blk_64" 4 5, 4 5 0, S_0x5558363fd6c0;
 .timescale 0 0;
v0x5558363f0280_0 .var/str "fileName";
S_0x55583641ca00 .scope task, "request_setup" "request_setup" 3 172, 3 172 0, S_0x5558363677e0;
 .timescale 0 0;
TD_split_L1_cache.request_setup ;
    %vpi_func 3 175 "$fscanf" 32, v0x55583641e1c0_0, " %h:\012", v0x55583641dca0_0 {0 0 0};
    %store/vec4 v0x55583641e6b0_0, 0, 32;
    %load/vec4 v0x55583641dca0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55583641e790_0, 0, 12;
    %load/vec4 v0x55583641dca0_0;
    %parti/s 14, 6, 4;
    %store/vec4 v0x55583641e4f0_0, 0, 14;
    %load/vec4 v0x55583641dca0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55583641dd80_0, 0, 6;
    %load/vec4 v0x55583641ea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641ea30_0, 0, 32;
    %load/real v0x55583641e020_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55583641e020_0;
    %end;
S_0x55583641cbe0 .scope task, "set" "set" 3 190, 3 190 0, S_0x5558363677e0;
 .timescale 0 0;
v0x55583641cdc0_0 .var/i "N", 31 0;
v0x55583641cea0_0 .var "byteSelect", 5 0;
v0x55583641cf80_0 .var "index", 13 0;
v0x55583641d040_0 .var "tag", 11 0;
TD_split_L1_cache.set ;
    %load/vec4 v0x55583641cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.23 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.24, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.23;
T_4.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.26, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d720, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d610, 4;
    %load/vec4 v0x55583641d040_0;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/real v0x55583641e2b0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55583641e2b0_0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.31 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %vpi_call/w 3 228 "$display", "[Data] Read from L2 by Address: %h", v0x55583641e950_0 {0 0 0};
T_4.33 ;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.37 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.38, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.39, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.41, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.43, 4;
    %vpi_call/w 3 252 "$display", "[Data] Read from L2 by Address: %h", v0x55583641e950_0 {0 0 0};
T_4.43 ;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.41 ;
T_4.39 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.37;
T_4.38 ;
T_4.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.45 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.46, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.45;
T_4.46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.47 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.48, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.49, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d720, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.51, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d610, 4;
    %load/vec4 v0x55583641d040_0;
    %cmp/e;
    %jmp/0xz  T_4.53, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/real v0x55583641e2b0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %add/wr;
    %store/real v0x55583641e2b0_0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.53 ;
    %jmp T_4.52;
T_4.51 ;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.55, 4;
    %vpi_call/w 3 292 "$display", "[Data] Write through to L2 by address %h", v0x55583641e950_0 {0 0 0};
T_4.55 ;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.52 ;
T_4.49 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.47;
T_4.48 ;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.57, 4;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.59 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.60, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.61, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d3e0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.65, 4;
    %vpi_call/w 3 317 "$display", "[Data] Write back to L2" {0 0 0};
    %vpi_call/w 3 318 "$display", "[Data] Read from L2 by Address: %h", v0x55583641e950_0 {0 0 0};
T_4.65 ;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %fork TD_split_L1_cache.D_LRU_replacement, S_0x5558363db6d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.63 ;
T_4.61 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.59;
T_4.60 ;
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.67 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.68, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d920, 4, 0;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.67;
T_4.68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.69 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.70, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.71, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641da80, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.73, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d9c0, 4;
    %load/vec4 v0x55583641d040_0;
    %cmp/e;
    %jmp/0xz  T_4.75, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d920, 4, 0;
    %load/real v0x55583641e2b0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0x55583641e2b0_0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x5558363db860;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.75 ;
    %jmp T_4.74;
T_4.73 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d920, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.77, 4;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.79, 4;
    %vpi_call/w 3 361 "$display", "[Instruction] Read from L2 by Address: %h", v0x55583641e950_0 {0 0 0};
T_4.79 ;
T_4.77 ;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d9c0, 4, 0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x5558363db860;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641da80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.74 ;
T_4.71 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.69;
T_4.70 ;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.81, 4;
    %load/vec4 v0x55583641de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.83 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.84, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.85, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d7c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d920, 4, 0;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55583641cea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55583641e950_0, 0, 32;
    %load/vec4 v0x55583641db20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.89, 4;
    %vpi_call/w 3 391 "$display", "[Instruction] Read from L2 by Address: %h", v0x55583641e950_0 {0 0 0};
T_4.89 ;
    %load/vec4 v0x55583641d040_0;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d9c0, 4, 0;
    %fork TD_split_L1_cache.I_LRU_replacement, S_0x5558363db860;
    %join;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641da80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
T_4.87 ;
T_4.85 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.83;
T_4.84 ;
T_4.81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55583641d300_0, 0, 1;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_4.91 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.92, 5;
    %load/vec4 v0x55583641d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.93, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d720, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.95, 4;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55583641d610, 4;
    %load/vec4 v0x55583641d040_0;
    %cmp/e;
    %jmp/0xz  T_4.97, 4;
    %vpi_call/w 3 416 "$display", "Block in L1 cache is evicted" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d720, 4, 0;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 18;
    %pad/u 19;
    %muli 2, 0, 19;
    %pad/u 20;
    %load/vec4 v0x55583641e410_0;
    %pad/s 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d610, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d3e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d570, 4, 0;
    %pushi/vec4 3, 3, 2;
    %load/vec4 v0x55583641cf80_0;
    %pad/u 19;
    %pad/u 21;
    %muli 4, 0, 21;
    %pad/u 22;
    %load/vec4 v0x55583641e410_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55583641d4a0, 4, 0;
T_4.97 ;
T_4.95 ;
T_4.93 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_4.91;
T_4.92 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %end;
S_0x55583641d120 .scope task, "write_out" "write_out" 3 460, 3 460 0, S_0x5558363677e0;
 .timescale 0 0;
TD_split_L1_cache.write_out ;
    %vpi_call/w 3 463 "$display", "\012------------- Data cache -------------" {0 0 0};
    %vpi_call/w 3 464 "$display", "WAYS     D_Tag    D_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_5.99 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.100, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_5.101 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.102, 5;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641d720, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.103, 4;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641d610, 4;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641d3e0, 4;
    %vpi_call/w 3 468 "$display", "%-8d %-8h %b ", P_0x5558363fc6a0, S<1,vec4,u12>, S<0,vec4,u2> {2 0 0};
T_5.103 ;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_5.101;
T_5.102 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_5.99;
T_5.100 ;
    %vpi_call/w 3 472 "$display", "(End)" {0 0 0};
    %vpi_call/w 3 475 "$display", "\012------------- Instruction cache -------------" {0 0 0};
    %vpi_call/w 3 476 "$display", "WAYS     I_Tag    I_LRU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
T_5.105 ;
    %load/vec4 v0x55583641e410_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_5.106, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
T_5.107 ;
    %load/vec4 v0x55583641e5d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.108, 5;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641da80, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.109, 4;
    %load/vec4 v0x55583641e410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641d9c0, 4;
    %load/vec4 v0x55583641e410_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x55583641e5d0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55583641d7c0, 4;
    %vpi_call/w 3 480 "$display", "%-8d %-8h %b ", P_0x5558363fc720, S<1,vec4,u12>, S<0,vec4,u1> {2 0 0};
T_5.109 ;
    %load/vec4 v0x55583641e5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e5d0_0, 0, 32;
    %jmp T_5.107;
T_5.108 ;
    %load/vec4 v0x55583641e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e410_0, 0, 32;
    %jmp T_5.105;
T_5.106 ;
    %vpi_call/w 3 484 "$display", "(End)\012" {0 0 0};
    %end;
    .scope S_0x5558363fd6c0;
T_6 ;
    %fork t_1, S_0x5558363fd850;
    %jmp t_0;
    .scope S_0x5558363fd850;
t_1 ;
    %vpi_func 4 8 "$value$plusargs" 32, "FILE=%s", v0x5558363f0280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 4 8 "$display", "File name is: %s", v0x5558363f0280_0 {0 0 0};
T_6.0 ;
    %vpi_func 4 10 "$value$plusargs" 32, "MODE=%0d", v0x55583641c8c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 4 10 "$display", "Mode: %9d\012", v0x55583641c8c0_0 {0 0 0};
T_6.2 ;
    %vpi_func 4 12 "$fopen" 32, v0x5558363f0280_0, "r" {0 0 0};
    %store/vec4 v0x55583641c7c0_0, 0, 32;
    %end;
    .scope S_0x5558363fd6c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0x5558363677e0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641ea30_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55583641e020_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641df40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e0e0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x5558363677e0;
T_8 ;
    %fork t_3, S_0x5558363fd3a0;
    %jmp t_2;
    .scope S_0x5558363fd3a0;
t_3 ;
    %fork TD_split_L1_cache.initialize, S_0x5558363fd530;
    %join;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55583641e2b0_0;
    %load/vec4 v0x55583641e1c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %disable S_0x5558363fd3a0;
T_8.0 ;
T_8.2 ;
    %vpi_func 3 80 "$feof" 32, v0x55583641e1c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 3 84 "$fscanf" 32, v0x55583641e1c0_0, "%s ", v0x55583641dbe0_0 {0 0 0};
    %store/vec4 v0x55583641e870_0, 0, 32;
    %load/vec4 v0x55583641dbe0_0;
    %subi 48, 0, 32;
    %store/vec4 v0x55583641dbe0_0, 0, 32;
    %load/vec4 v0x55583641dbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %vpi_call/w 3 125 "$display", "\000" {0 0 0};
    %jmp T_8.11;
T_8.4 ;
    %fork TD_split_L1_cache.request_setup, S_0x55583641ca00;
    %join;
    %load/vec4 v0x55583641df40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641df40_0, 0, 32;
    %load/vec4 v0x55583641dbe0_0;
    %store/vec4 v0x55583641cdc0_0, 0, 32;
    %load/vec4 v0x55583641e790_0;
    %store/vec4 v0x55583641d040_0, 0, 12;
    %load/vec4 v0x55583641e4f0_0;
    %store/vec4 v0x55583641cf80_0, 0, 14;
    %load/vec4 v0x55583641dd80_0;
    %store/vec4 v0x55583641cea0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55583641cbe0;
    %join;
    %jmp T_8.11;
T_8.5 ;
    %fork TD_split_L1_cache.request_setup, S_0x55583641ca00;
    %join;
    %load/vec4 v0x55583641e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641e0e0_0, 0, 32;
    %load/vec4 v0x55583641dbe0_0;
    %store/vec4 v0x55583641cdc0_0, 0, 32;
    %load/vec4 v0x55583641e790_0;
    %store/vec4 v0x55583641d040_0, 0, 12;
    %load/vec4 v0x55583641e4f0_0;
    %store/vec4 v0x55583641cf80_0, 0, 14;
    %load/vec4 v0x55583641dd80_0;
    %store/vec4 v0x55583641cea0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55583641cbe0;
    %join;
    %jmp T_8.11;
T_8.6 ;
    %fork TD_split_L1_cache.request_setup, S_0x55583641ca00;
    %join;
    %load/vec4 v0x55583641df40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641df40_0, 0, 32;
    %load/vec4 v0x55583641dbe0_0;
    %store/vec4 v0x55583641cdc0_0, 0, 32;
    %load/vec4 v0x55583641e790_0;
    %store/vec4 v0x55583641d040_0, 0, 12;
    %load/vec4 v0x55583641e4f0_0;
    %store/vec4 v0x55583641cf80_0, 0, 14;
    %load/vec4 v0x55583641dd80_0;
    %store/vec4 v0x55583641cea0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55583641cbe0;
    %join;
    %jmp T_8.11;
T_8.7 ;
    %fork TD_split_L1_cache.request_setup, S_0x55583641ca00;
    %join;
    %load/vec4 v0x55583641dbe0_0;
    %store/vec4 v0x55583641cdc0_0, 0, 32;
    %load/vec4 v0x55583641e790_0;
    %store/vec4 v0x55583641d040_0, 0, 12;
    %load/vec4 v0x55583641e4f0_0;
    %store/vec4 v0x55583641cf80_0, 0, 14;
    %load/vec4 v0x55583641dd80_0;
    %store/vec4 v0x55583641cea0_0, 0, 6;
    %fork TD_split_L1_cache.set, S_0x55583641cbe0;
    %join;
    %jmp T_8.11;
T_8.8 ;
    %fork TD_split_L1_cache.initialize, S_0x5558363fd530;
    %join;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55583641e020_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641df40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641e0e0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55583641e2b0_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55583641de60_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %fork TD_split_L1_cache.write_out, S_0x55583641d120;
    %join;
    %load/vec4 v0x55583641ea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55583641ea30_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call/w 3 130 "$display", "Total operations: %16d", v0x55583641ea30_0 {0 0 0};
    %vpi_call/w 3 131 "$display", "Total number of cache reads: %5d", v0x55583641df40_0 {0 0 0};
    %vpi_call/w 3 132 "$display", "Total number of cache writes: %4d", v0x55583641e0e0_0 {0 0 0};
    %vpi_call/w 3 133 "$display", "Total number of cache hits: %6d", v0x55583641e2b0_0 {0 0 0};
    %vpi_call/w 3 134 "$display", "Total number of cache miss: %6d", v0x55583641de60_0 {0 0 0};
    %load/real v0x55583641e020_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/real v0x55583641e2b0_0;
    %load/real v0x55583641e2b0_0;
    %load/vec4 v0x55583641de60_0;
    %cvt/rv/s;
    %add/wr;
    %div/wr;
    %store/real v0x55583641e350_0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x55583641e350_0;
T_8.13 ;
    %vpi_call/w 3 139 "$display", "Hit rate: %f \012", v0x55583641e350_0 {0 0 0};
    %vpi_call/w 3 141 "$fclose", v0x55583641e1c0_0 {0 0 0};
    %end;
    .scope S_0x5558363677e0;
t_2 %join;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "final.v";
    "input.v";
