# This is a sample makefile using GNU make
# Name: example.make

# Set variables
CC = gcc
CFLAGS = -g -Wall

# Define targets and dependencies
main: main.o foo.o bar.o
	$(CC) $(CFLAGS) -o main main.o foo.o bar.o

main.o: main.c
	$(CC) $(CFLAGS) -c main.c

foo.o: foo.c foo.h
	$(CC) $(CFLAGS) -c foo.c

bar.o: bar.c bar.h
	$(CC) $(CFLAGS) -c bar.c

clean: 
	rm -f main main.o foo.o bar.o