/// Auto-generated register definitions for CRC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::crc {

// ============================================================================
// CRC - Cyclic redundancy check calculation unit
// Base Address: 0x40023000
// ============================================================================

/// CRC Register Structure
struct CRC_Registers {

    /// Data register
    /// Offset: 0x0000
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t CRC_DR;

    /// Independent data register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CRC_IDR;

    /// Control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CRC_CR;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// Initial CRC value
    /// Offset: 0x0010
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t CRC_INIT;

    /// polynomial
    /// Offset: 0x0014
    /// Reset value: 0x04C11DB7
    /// Access: read-write
    volatile uint32_t CRC_POL;
};

static_assert(sizeof(CRC_Registers) >= 24, "CRC_Registers size mismatch");

/// CRC peripheral instance
inline CRC_Registers* CRC() {
    return reinterpret_cast<CRC_Registers*>(0x40023000);
}

}  // namespace alloy::hal::st::stm32g0::crc
