{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663942101249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663942101257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 10:08:21 2022 " "Processing started: Fri Sep 23 10:08:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663942101257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942101257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off style -c style " "Command: quartus_map --read_settings_files=on --write_settings_files=off style -c style" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942101257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663942101565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663942101565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "style.v(26) " "Verilog HDL information at style.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663942109183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "style.v 1 1 " "Found 1 design units, including 1 entities, in source file style.v" { { "Info" "ISGN_ENTITY_NAME" "1 style " "Found entity 1: style" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663942109184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942109184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "style_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file style_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 style_tb " "Found entity 1: style_tb" {  } { { "style_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663942109186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942109186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "style " "Elaborating entity \"style\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663942109213 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(58) " "Verilog HDL Always Construct warning at style.v(58): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942109214 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(72) " "Verilog HDL Always Construct warning at style.v(72): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942109214 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(86) " "Verilog HDL Always Construct warning at style.v(86): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942109214 "|style"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag style.v(100) " "Verilog HDL Always Construct warning at style.v(100): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663942109214 "|style"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "stateMoore_reg\[0\] style.v(35) " "Can't infer register for \"stateMoore_reg\[0\]\" at style.v(35) because it does not hold its value outside the clock edge" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 35 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1663942109215 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "stateMoore_reg\[1\] style.v(35) " "Can't infer register for \"stateMoore_reg\[1\]\" at style.v(35) because it does not hold its value outside the clock edge" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 35 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1663942109215 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "stateMoore_reg\[2\] style.v(35) " "Can't infer register for \"stateMoore_reg\[2\]\" at style.v(35) because it does not hold its value outside the clock edge" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 35 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1663942109215 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "style.v(35) " "HDL error at style.v(35): couldn't implement registers for assignments on this clock edge" {  } { { "style.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/Lab_4/style.v" 35 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1663942109215 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663942109215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGALite/quartus/work_ece550/Lab_4/output_files/style.map.smsg " "Generated suppressed messages file D:/intelFPGALite/quartus/work_ece550/Lab_4/output_files/style.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942109227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663942109262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 23 10:08:29 2022 " "Processing ended: Fri Sep 23 10:08:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663942109262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663942109262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663942109262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942109262 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663942109869 ""}
