================================================================================ 
Commit: 7d3f71c6334d99bf1f082046273d5d95656f14b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 11:22:14 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and LICENSE files
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 271d2d2af9b744e01d290804ed69b3dd0bb40d9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_91

Hsd-es-id: N/A"
Original commit date: Wed Jan 31 00:39:14 2024 -0800
Original commit hash: fac91ac89d973826962fbf365c6e604ccf074d7e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 39df72e2d1074860c715fcadfcf0e86af0af69b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:58 2024 +0530 
-------------------------------------------------------------------------------- 
Adjust SBR PG hysteresis

[Issue Description]
There is screen flicker present on MTL-H platforms.

[Resolution]
Adjust SoC SBR PG hysteresis to 128us.

Package/Module: ClientOneSiliconPkg/MtlSocPmc

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18036652348
Original commit date: Wed Jan 31 08:32:23 2024 +0100
Change-Id: I7e17f0c16ba6b76631345201a577f4b6047850c8
Original commit hash: 4c6ab1acea8b8e7ead0a0c4b5ebc069acc65c60a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: d8977a784925a91220f85d155fcb29b767493d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:57 2024 +0530 
-------------------------------------------------------------------------------- 
PMC IPC1 command failure on chrome platforms

[Issue Description]
PMC IPC1 Write command fail at end of PEI on chrome platform (MTL-P)

[Resolution]
PMC IPC command is now sent only on MTL-S

Package/Module:
ClientOneSiliconPkg/Fru

[Impacted Platform]
MTL-S, MTL-P

Hsd-es-id: 16022773259
Original commit date: Mon Dec 11 16:22:58 2023 +0100
Change-Id: If749ebd1feffa06f55a4b86442495ecadbd471fa
Original commit hash: 19bbb9b584c29b02b640253fd2d4c5a9ec45e497

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 917dc48bf930d3c767a5e8aab15bbfff60c0ae55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:56 2024 +0530 
-------------------------------------------------------------------------------- 
Enable Light Early Display (SOL) before MRC

[Feature Description]
Enable Light Early Display (SOL) before MRC

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022718224
Original commit date: Wed Dec 20 21:01:04 2023 +0530
Change-Id: Ic337faa99aca13dcfca991cc63e9c1f83efc86e3
Original commit hash: 2526b1b00097009ce7ec61b263e621f1580b0f4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/prep.bat
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 6aa9d5213e0dca5ec66246c906e2127e90bfd7f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:54 2024 +0530 
-------------------------------------------------------------------------------- 
Add Acoustic Noise Mitigation UPDs to Partial Header List

[Issue Description]
Expose UPDs for Acoustic Noise Mitigation

[Resolution]
Add AcousticNoiseMitigation, FastPkgCRampDisable
SlowSlewRate FSPM UPDs to partial header list.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 15014782783
Original commit date: Wed Nov 29 15:32:15 2023 +0530
Change-Id: Ia2c2c56a220c18e45f7c94c70e573bfa094e017c
Original commit hash: 2f319868aa5eef8be4245a37821a129d729365a2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: b8d62d27a723f2abe583178dde716f00c3dec9eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 29 11:11:16 2024 -0800
Change-Id: I0119c8da9b7ee21529a7dfc2c36b83ba1d5ba7c5
Original commit hash: 84ef3c280321b5adacf8580ad3ad074b8c55efb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8a24b22248bc4a60466aa48fb415dbcb09b25d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5]SAGV Save TxVrefDq.

[Issue Description]
Vendor specific check was not saved to apply to other sagv points.
This check must be saved/restored for the vendor fix to apply
properly.

[Resolution]
Added member to the SPD static structure. This new struct member is
saved/restored in the relevant SPD static save/restore functions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019415164
Original commit date: Mon Jan 29 08:35:03 2024 -0800
Change-Id: Icfcc36b35f2b86db6ef88e79725723650cbd4c9c
Original commit hash: eb16fb32a50498b4f4c2ab1b727ee72aff4a9d4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: e53fe4fad34e7cbe799cdd5f4a9ba71494399b4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 29 11:06:24 2024 -0800
Change-Id: I12b85a282e91ed7b543ac019079cef4a2e4c70f6
Original commit hash: 04892417d9803d557b0047a561c992768beb5357

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 014c0d66d273b622cace8006028ede6546286c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5]Optimize Vendor TxVrefDq

[Feature Description]
Adjust the initial TX vref dq value to 72% only for vendor
specific changes. This change has been shown to mitigate
unmatched write centering failures via the vendors tests.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019289844
Original commit date: Thu Jan 25 14:56:03 2024 -0800
Change-Id: I8f10ddc9a13b3595d631128c45280f8686d82580
Original commit hash: d0d6c5242121bfb20e13df524afb0afd5b246df7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: be5081f46d03ec132e75dc13795eeedf956caa3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 29 11:05:42 2024 -0800
Change-Id: I129efaddd3c18e194e96e8f3b90f750a00596098
Original commit hash: c966215e4d6ca510f32b5e911b3cdb4e2c6212d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0043dff6f4fd52f9e3a82a353eba7923f74abce0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:47 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add RefPi4XOver FSM run at target VccSA...

[Feature Description]
While doing the 1D RefPi sweep at Vmin and Vmax,
run the RefPi4XOver FSM at local voltage before doing the sweep.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019404819
Original commit date: Mon Jan 22 19:25:58 2024 -0800
Change-Id: Ib5a957716f9e57b95e8bcf4412cae4a9ea7093d0
Original commit hash: 75d3eba4ab5fcb5631a0c2bc44af766f6d2dfe46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: b4f99f4ff66e612ea7c7bee0e515c192d761c39c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 29 11:05:14 2024 -0800
Change-Id: I255b0e6a8e19517ece80cb3f47611e57aac3a899
Original commit hash: 33846214248b3236224be4a43687e9db3829aa55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48607903504c0b0b83dd6ffd40f756bf227fc1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRC change the setting method for Force DLL Reset...

[Feature Description]
MRC code change the Toggle Force DLL Reset from using GetSet Mode to
write the register bit field using direct register access.

The reason for this change is because when running with SAGV Disabled
at any frequency higher than 5600-G2/G4 or with SAGV Enabled and
setting all points to same frequencies higher than 5600-G2/G4
the InitVref (RxVref) cache values get corrupted during
"Read Voltage Centering 2D" after writing the
DllControl1.ForceDLLReset bit using ForceWriteCached GSM Mode
to Force DLL Reset toggle.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019405611
Original commit date: Tue Jan 23 22:11:15 2024 -0800
Change-Id: If764531b2004c704dc766414b67cc5fecd3dd2aa
Original commit hash: 8b3feebc35660b4abae8e6b1088770b29228a707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d98ba9c8a18b30df89288bd93fb7ba81d22f520b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 26 09:26:47 2024 -0800
Change-Id: Idbbfcd05062cf63f951ed6afc60c555b79ee1b99
Original commit hash: 2941bcefefc7dbbec4c8da37175dbced4c32c733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc43a03b23cbb7ee93479ce82f24e0658024773c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Remove LP5 TAT +3 Offset WA Rd2Rd SG and DG

[Issue Description]
2667G4 is unstable.

[Resolution]
Allow WorkPoint 0 to achieve different frequency without any WA
and to cascade the change to ARL

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
M, P, H

Hsd-es-id: 22019386015
Original commit date: Mon Jan 22 12:57:49 2024 -0800
Change-Id: Ibe6eeb1face3cce40137071f10c90e2f81e524bc
Original commit hash: b5f5db7bfcdd42c2a2d961e794cb97cdc8a79d05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: fa89870b2b77e424c8de719e6b175850c8e2873f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:41 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 16:53:25 2024 -0800
Change-Id: Ic0bbc82e100adf349021f4bee5784f4eb76b4075
Original commit hash: ecc92082db901ceeb44e99ec9a5b9e120b99e570

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ab003f0f74021e605b2a14f4de2750c669de18d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PerBit ReadMPR to resolve Unmatch Timing Centering

[Issue Description]
Unmathcing Write Timing Centering Failures were due to
per-byte Read MPR and could cause the eye to be too small.

[Resolution]
Change Read MPR to per bit

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019352966
Original commit date: Thu Jan 18 13:13:26 2024 -0800
Change-Id: I0115a4ce88b7e10cd8ea1d404856be3c79c7d150
Original commit hash: b0b211805ad944f3a1b748d9d258fa35f16c559e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 6394f8890a52965e4d3bf6beb76957de8262a40f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 16:44:09 2024 -0800
Change-Id: I93cb7220add65f296fe49eeb5b2291599193d51b
Original commit hash: b442424f9f1a5a45eb7541e9713d99b2e0a445b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8bfe8136f49301d2cea9fc51defdd6cafb75f86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Optimize Early ReadMPR 2D

[Feature Description]
During cold boot, Early ReadMPR 2D spends too much time
With one DDR5 ECC memory module, MRC finishes trainings
in 88785ms for freq 4800. Early ReadMPR 2D uses 79599ms.

Optimize by:
1) Sweep in 2 directions from the initial RxVref value.
At the beginning of sweep, search the first successful
Vref where all bytes have non-zero margin. Then, continue
search.
2) Stop when the line shows all zero margin;
3) Stop when (the max byte margin + 20) is smaller
than the min byte magrin of the best line.

Early ReadMPR Timing Centering 2D, Early Write Timing
Centering 2D, Early Read Timing Centering 2D can benefit
from it.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL ALL.

Hsd-es-id: 16022806343
Original commit date: Wed Dec 13 10:23:11 2023 +0800
Change-Id: I8c6b5d48c41ec5404c86f5bd568c4eafccb2e348
Original commit hash: 1a2a7c7f80f16720569bbbd65cf7f5ae507b1f26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: caaae3486f54d0280a53f5f450ce9647af5cd261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:28:09 2024 -0800
Change-Id: I9a1ea9a205ed0ba99ebeb6b188b014536c362084
Original commit hash: f569ed1c65aacd01a25641558accfc2234938935

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc495a2b6398f24896688a2ad5ca943709d94586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:34 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Early RdTC is failing for some memory combinations

[Issue Description]
When MC1CH0 is disabled but MC0CH0 is still enabled,
FirstPopCh for MC1 should be CH1.
ReadB2BTATOverride is using FirstPopCh from FirstController in
Controller loop causing non-populated channel (CH0) being selected for
MC1 when restoring the CR.

[Resolution]
Remove looping of Controller when reading RDRDsg and RDRDdg.
Read from FirstController, FirstChannel since we only need to save
one CR.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 16023099744
Original commit date: Tue Jan 9 16:38:30 2024 +0800
Change-Id: I497f9b9f4ea083adf57454d2bf7329c838381d55
Original commit hash: e8b95f5cf38750497c45a172d1e8cdafdd93350d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7dcf8934480955f05edfc5d11fb246cb57f9ea47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:27:28 2024 -0800
Change-Id: I8b57397df908d24df72282a5e14961b5450c8756
Original commit hash: daa2da754f0b2eb1f98f6ecf472a9bb3d0645dba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9dd8383d7bca3478662eebbb6d1f61ab42d22b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:31 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Update Vendor 16GB P-die to 5600

[Feature Description]
Vendor requested that their 16Gb 1anm 2R DIMM be enabled at 5600.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019281431
Original commit date: Thu Jan 4 08:40:02 2024 -0800
Change-Id: Id7537f361c451cfcec477460d9b8fcbdc47895ca
Original commit hash: b7e0400bdba35e3d2af9f4dcc780a8724924d7a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fdb00182568d827510dafe1e0f9120640b7747df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:21:24 2024 -0800
Change-Id: If8c8b3453bde8a6706ebb5a3171aad882019e7fd
Original commit hash: 750846e91454036f3b429f27d303b727737e0c38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4654d8701ebc558099eaf6977f838516d339b6ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Count & print CPGC run/busy bit set iterations

[Feature Description]
Count and print CPGC run/busy bit set count at MRC task completion
on both debug & boot-time instrumented BIOS builds.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019173443
Original commit date: Tue Jan 9 08:51:21 2024 -0800
Change-Id: Ic333758044d9a1b5f4c4c6488be0f76db666f957
Original commit hash: 1944f70c396239fbbd4a3e73e85932d7ebfeefb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: b0cd8f0bd83db34db24714dcd267586f349449c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:20:13 2024 -0800
Change-Id: Ifebee192f371abdd71bc9f02bc839328078681e6
Original commit hash: 2cd39a49f6143969e8cf1c587ecf370d7e45e95b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a202c00d8c7c8a5eaffff04c2a9cce092cd27fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:26 2024 +0530 
-------------------------------------------------------------------------------- 
Add SaMemCfgCrcForSave to process PPR auto disable

[Feature Description]
MTL MemConfig has only one copy. Both Inputs and
the original one points to it.
When PprRunOnce=TRUE, PPR might be auto disabled.

MRC need ColdBootRequired can detect the change in
the original MemConfig, and also records the new
CRC after PPR might be auto disabled.

Later on, other fields might have similar use cases.

Add SaMemCfgCrcForSave to record the CRC of MemConfig
after it's overridden before ColdBootRequired is called.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL.

Hsd-es-id: 22019181502
Original commit date: Thu Nov 30 11:15:28 2023 +0800
Change-Id: If1aff1b90c1efba693cebd47c4faf01c7006b3d9
Original commit hash: 200bc31fb9ac831158667d889e9f333291867b50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: e434a1c9d3d5772139d85b7ecdecb9dc06798aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:19:08 2024 -0800
Change-Id: Ideae4cbe2478f2201f095044c94a2e4d98e9e40d
Original commit hash: eb47262c2739a350afd2f2e8d6e085a242967752

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b5b2694017a354381451d4cb592b0f03b0f4fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Duplication of memory cleaning in Cold Boot

[Issue Description]
MrcIbecc for cold boot is run after MrcEccClean, causing
MrcEccClean is still being triggered even though IsIbeccInitFsm is set.
This will add additional cold boot time.

[Resolution]
Separate MrcIbecc into cold boot flow and warm reset / fast boot flow.
Move MrcIbecc task for cold boot before MrcEccClean for cold boot.
MrcIbecc for warm reset / fast boot remain the same since MrcEccClean
for fast boot is run later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14021341933
Original commit date: Wed Jan 10 14:07:03 2024 +0800
Change-Id: Ib92ba72bf0f45aec7b194c18b0d2043170c8eced
Original commit hash: 1b3a4ac1bceb88eb1fe793161d07b9aa7b5cb529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c09d91ae41a34d2b0778ca0c60d17e737dd633f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:17:17 2024 -0800
Change-Id: Id152f43c030b5f6b78eca7d2c3c3f9f7f0f3364a
Original commit hash: 9d00b3d91e56a977b807b45cdefa062ebe5098e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfa483298dce6b1b302b8dfb836f509705525d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add 2R feedback to CCC Training

[Issue Description]
Power Training Margin Rank Index Fix:
Power Training assumes that margin results are always stored in the
first rank index of the margin array. This assumption is incorrect in
the following conditions:

When IsSerializeRanks == TRUE, the margin results are stored in the
current rank loop (RankRepIndex) index.

When Pram == RdV, the margin results are always stored in rank index 0.

The incorrect margin data rank indexing causes some power training algos
to select final settings which negatively impact margins on ranks which
are not the first numerical rank index on the channel. This primarily
impacts:

1. Power trainings using the CmdT and CmdV margin
2. Power trainings using the OPT_SERIALIZE_RANKS flag and RdV test

[Resolution]
Updated power training (TrainDDROptParam) to use the correct rank index
based on the value of the Param and IsSerializeRanks variables.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019368017
Original commit date: Fri Jan 12 13:39:34 2024 -0800
Change-Id: I53fa954bbc2e21fa4ee4826fa92bcff54ad221e9
Original commit hash: 7b667b1360f5c7a40581a21b5422c696ddd32002

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 07aaeee005ed0628c255dcd20ba0e96aa63eb903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:16:50 2024 -0800
Change-Id: I9da7d3ab415b07a56e4cc42c9aaa501e68c74b65
Original commit hash: cb9f8c30d8e525f7e52adc6a9fb247d07c88960d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 514b210024f3f2a9c6b9ab1486ecebaaea3a7098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] CA Parity Boot Time Optimization Revert back to ...

[Feature Description]
CA Parity Boot Time Optimization Revert back to Pattern Rotation for
Mobile:
Set IsLegacyCaParityPointTest = TRUE on mobile platforms to revert back
to a higher stress CA Parity pattern with rotations. This is done to
resolve low and asymmetric ClkGrpPi margin issues observed on some
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367969
Original commit date: Fri Jan 19 07:20:05 2024 -0800
Change-Id: Ie83ece1acbcb80f18ddc22c200f300a33582ed4a
Original commit hash: eeafd90b051a7350e345c627d80da3c77b89722a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d22b3244b50de44ac0fef49c75e46ef63f1b88e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:16:25 2024 -0800
Change-Id: Idbb76d23507e25f40221289c524dd7973cd820c0
Original commit hash: 078e5dd2de0920b488314c43d9ad707c6ff7d2fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f12a14c5ab692e717a2c5330916542a95e3db683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P |LP5] Disable LP5 CA ODT Training by default

[Feature Description]
Disable LP5 CA ODT Training by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367934
Original commit date: Fri Jan 19 07:51:51 2024 -0800
Change-Id: Ieee9bbea62f0a7921cd32878b15db429ffa1160d
Original commit hash: a6c14f995446f77912ed8ece461e1d93383964ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0c6e69a82eee15739e427e1393a55769e443c74e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Jan 19 12:14:40 2024 -0800
Change-Id: I6f9189c589a102e6e6d8e9ec2480e96c91f870c2
Original commit hash: 7262032504d716fedd08560a7ece4c87da437e1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d642678719d5ee4c69ae9865383d2ea75df6fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:13 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] Add 2R feedback to REFPI training sweeps

[Feature Description]
Updated RefPi & RefPi4Xover Offset sweeps to utilize feedback from all
ranks in the channel instead of just rank 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367852
Original commit date: Tue Jan 9 17:34:32 2024 -0800
Change-Id: Ia1bdd581c5c66e21cd87c2c8b033ad513913127b
Original commit hash: 1cdf9fa29590b463d947987a527e2d9b5110ef0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6b581eaf45f599e5f1e2615d6f9e7dce1a9891f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:12 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3471_90

Hsd-es-id: N/A"
Original commit date: Thu Jan 11 02:36:41 2024 -0800
Original commit hash: e4c767fa126f0f96ed2c4049b175dec837339c13

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d0df803cb80e8c612c82f09ffb5d55a3c14d4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.8.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 10:21:39 2024 -0800
Change-Id: I128048bbe4bd4d9855b22a99b15841f5c4906480
Original commit hash: f8761838bc3ba3fe55dcb3d6341809da18cb124a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6afd26b2eae9c6dabadc37d8bb98d9eeb3a5fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 10:21:19 2024 -0800
Change-Id: I5f7eeeb01970ca46ae83ec7e0234dc9c5330f9f5
Original commit hash: 13911fb78d7e11726a88d1ad14615fbcc36d6c6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cd663d100dc4af91d7c93473fc321581450767f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Ca Parity Pattern Rotation Mrc Input

[Feature Description]
For validation to balance between CMD-T margins and boot time, an
MRC input knob for Ca parity pattern rotation has been requested. This
will determine whether or not the legacy ca parity pattern will be used
when finding the ca edges. The knob will be implemented in MRC set
overrides.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019294138
Original commit date: Fri Jan 5 10:11:12 2024 -0800
Change-Id: Icfb646d4cdf3f6955b8a585ab88644cf976cf37c
Original commit hash: 4a2ca39835d451780b63105e25ce99d507852e7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3fc95ce125af2ae72ebe02bf7db91126adab3b40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 10:04:35 2024 -0800
Change-Id: I140f50ee91a83893c621ae3e81166910e05cdefb
Original commit hash: 7b43fa2dedad27caaf90b93f53714a901c91d99e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fa89778e1fc7c3345279ca17db1349b1c3d14a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PPV Kill Checks Option

[Feature Description]
Added an option to enable PPV Kill condition checks.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018946067
Original commit date: Mon Oct 9 16:03:11 2023 -0700
Change-Id: I2b1e84d6b4ca6a5101d837b20a45081247d8cf37
Original commit hash: 17e18e0d7a51d5d431cdad1ae59f6f8322d1894d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 6690eacc77c02436979c9a157f119689f7a99b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 10:01:05 2024 -0800
Change-Id: I58eef1a27302cfa4cd6bd494db0ace9824541b00
Original commit hash: 892d7abc20adb0326b58c8b141966d56cd43d2a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f8ffd64ecb7a860bd4448484897c9ca6d628f25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL | DDR5 LP5] Default disable RMT and RMT per bit

[Feature Description]
Disabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for release builds.
Enabling RMT and RMT per bit by default to align with ADR/ RPL and
previous platforms for debug builds.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 22019205566
Original commit date: Wed Dec 13 15:44:15 2023 -0700
Change-Id: Icb2ea68f932f4abef850e773de8b9b5ac27ce2b4
Original commit hash: 338e4165b80a82b38b6cb662c5aefa530f5f4c03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 22de759db2734ac13f3d4894d0559c4109ddfd2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 10:00:11 2024 -0800
Change-Id: I4f156ecb6c5cbc478feb8bf091abd0147cffe389
Original commit hash: d4606ad505de4268b846cb50a542fbf2e25754d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 933ed0d574a1307e90bba361b0cbdfcb8062c671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:41:00 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] pTRR Removed from Row Hammer Flow

[Issue Description]
Setting Inputs->ExtInputs->RhSelect to RhPtrr does not configure pTRR
in the row hammer flow.

[Resolution]
Restore programming flow for pTTR back into the Row Hammer flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019172143
Original commit date: Sun Dec 10 23:36:15 2023 -0700
Change-Id: Iad9550f522832d5b0169a237363ff75f20c9f052
Original commit hash: 966502a092a3a272c21d9c6ea87d052d3966baba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.h

================================================================================ 
Commit: 2c7f1fa6e207084642d66596bf91274aa542fb1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:59:47 2024 -0800
Change-Id: I1c3247d4133e777df270425f3a0aad0370187d00
Original commit hash: fa8b278f08f9a164330c83df15b4ae7948b0a0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6b57610cd351d1a1e59dc4444c59badb4000909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | LP5] Remove CKE_ON toggle WCK Always_on mode when freq switches

[Feature Description]
MRC should be using the function WCK mode instead of the MrcSafeMode
bits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019084511
Original commit date: Tue Nov 14 10:28:04 2023 -0800
Change-Id: I110f0122ee7939089af49619b89654e7538a98c3
Original commit hash: 2656c4c9aa3b2afdd31486e10ba2c58dfc24a333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 5cde69dedc05d76b217393c6e7214a6139f2e1b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:59:22 2024 -0800
Change-Id: Icc23e8bbc3757dcc0e598220926fa5d48e029e2e
Original commit hash: 7ab26dcbc2b0d69fdc5d54a5015320fd087c5e45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7e50c134f95ae7d6d4c69c4d42f021b078d57be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Add new Power Meter Override config

[Feature Description]
Added a new configuration for the Power Meter Constant
override table for 5200 G2 1R and 2R

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099241
Original commit date: Tue Nov 14 15:58:24 2023 -0800
Change-Id: Id7242a6592e1bd9e993353c239802fff19bd4ee9
Original commit hash: 0ee8e5cd74883041dc8fe90be4526aeacff51b0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1f7dd5a40cc6a0a7d372fe684a8da67e194f0641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:58:57 2024 -0800
Change-Id: If48f3ec77e95d002f72f48dea3c26e861acebba2
Original commit hash: 876d9e5a304666b38f450aeb2bd8b5c9926384f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cf961031da1f0765b709c0007a22ca8dc174ce0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5] PwrMeter Overrides reports invalid values on SAGV

[Issue Description]
When SAGV is enabled, the Power Meter constant overrides are not
being applied properly for Sagv points 1,2 and 3. Rank information
being wiped out on every sagv iteration.

[Resolution]
Save and Restore the rank information for every sagv transistion.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019099267
Original commit date: Mon Nov 13 13:12:46 2023 -0800
Change-Id: If2ddf27cc55665bcdb4e7981282802a413b6d496
Original commit hash: 57911cfac8450d24e99769443255b98c5c09d7a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: fa504ac5af2c8c44bc6fe9a6a3b1738e6fbbec25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.7.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:58:09 2024 -0800
Change-Id: I68aa552e53c539073a25a34682f82c92099c582c
Original commit hash: eb22237d7feca25ca2159521093dbf3987082434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d7153bee87356dc37bd0c02d9ed0a0dffa700e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.6.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:57:49 2024 -0800
Change-Id: I1cf636526e5c4188a5d456667e41996fa4436212
Original commit hash: 570512b731b49d8cea3c4ddbd827a96cf790a2f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4997ee6898940d90ecf08e044a8b0d8de5fefeff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.5.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Jan 8 09:57:30 2024 -0800
Change-Id: Icc67b528ac3621fbfd0a07257ffe06d8e425d381
Original commit hash: 4657142901e8886831e1ab7475a090408938e79f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93720f3201f81bdecbed280b486916f9695ae6bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.2.4.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Dec 26 14:40:36 2023 -0800
Change-Id: I6e2b6c86e714db7fa13726fedf779d90165864c8
Original commit hash: 569a835260c707f425047eb08a974d32c77a2817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2861ecc3b399899e28a4822b911369fae992e5de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 16 09:40:40 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] DDR5 CCC ODT revert from previous check-in

[Feature Description]
Revert previously changed DDR5 CCC ODT due to unexpected failures

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22019253174
Original commit date: Tue Dec 26 12:45:25 2023 -0800
Change-Id: I720c6022f134da488bce4596b973d613907026e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
