#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56062a42ae20 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x56062a40bef0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x56062a481ce0_0 .var "Clk", 0 0;
v0x56062a481e90_0 .var "Reset", 0 0;
v0x56062a481fa0_0 .var "Start", 0 0;
v0x56062a482090_0 .var/i "counter", 31 0;
v0x56062a482130_0 .var/i "flush", 31 0;
v0x56062a482260_0 .var/i "i", 31 0;
v0x56062a482340_0 .var/i "outfile", 31 0;
v0x56062a482420_0 .var/i "stall", 31 0;
S_0x56062a430f60 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x56062a42ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x56062a481740_0 .net *"_s12", 6 0, L_0x56062a495dd0;  1 drivers
v0x56062a481840_0 .net *"_s13", 2 0, L_0x56062a495eb0;  1 drivers
v0x56062a481920_0 .net *"_s4", 30 0, L_0x56062a4928c0;  1 drivers
L_0x7f2b095e4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56062a4819e0_0 .net *"_s6", 0 0, L_0x7f2b095e4060;  1 drivers
v0x56062a481ac0_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  1 drivers
v0x56062a481b60_0 .net "rst_i", 0 0, v0x56062a481e90_0;  1 drivers
v0x56062a481c00_0 .net "start_i", 0 0, v0x56062a481fa0_0;  1 drivers
L_0x56062a492960 .concat [ 1 31 0 0], L_0x7f2b095e4060, L_0x56062a4928c0;
L_0x56062a495f50 .concat [ 3 7 0 0], L_0x56062a495eb0, L_0x56062a495dd0;
S_0x56062a42f7e0 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x56062a45b660_0 .net "ALUCtrl_i", 2 0, v0x56062a4460f0_0;  1 drivers
v0x56062a4319f0_0 .net/s "data1_i", 31 0, v0x56062a47d960_0;  1 drivers
v0x56062a448ec0_0 .net/s "data2_i", 31 0, v0x56062a47e130_0;  1 drivers
v0x56062a444f90_0 .var/s "data_o", 31 0;
E_0x56062a3cc0d0 .event edge, v0x56062a45b660_0, v0x56062a4319f0_0, v0x56062a448ec0_0;
S_0x56062a472840 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x56062a4460f0_0 .var "ALUCtrl_o", 2 0;
v0x56062a4483c0_0 .net "ALUOp_i", 1 0, v0x56062a477e00_0;  1 drivers
v0x56062a472b20_0 .net *"_s1", 2 0, L_0x56062a495440;  1 drivers
v0x56062a472be0_0 .net "funct3", 0 0, L_0x56062a495530;  1 drivers
v0x56062a472ca0_0 .net "funct_i", 9 0, v0x56062a479090_0;  1 drivers
E_0x56062a3cbc50 .event edge, v0x56062a4483c0_0, v0x56062a472be0_0, v0x56062a472ca0_0;
L_0x56062a495440 .part v0x56062a479090_0, 0, 3;
L_0x56062a495530 .part L_0x56062a495440, 0, 1;
S_0x56062a472e50 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x56062a473070_0 .net/s "data1_i", 31 0, v0x56062a47fdd0_0;  1 drivers
L_0x7f2b095e4018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56062a473150_0 .net/s "data2_i", 31 0, L_0x7f2b095e4018;  1 drivers
v0x56062a473230_0 .net/s "data_o", 31 0, L_0x56062a4825f0;  1 drivers
L_0x56062a4825f0 .arith/sum 32, v0x56062a47fdd0_0, L_0x7f2b095e4018;
S_0x56062a4733a0 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x56062a4735c0_0 .net/s "data1_i", 31 0, L_0x56062a492960;  1 drivers
v0x56062a4736c0_0 .net/s "data2_i", 31 0, v0x56062a479b80_0;  1 drivers
v0x56062a4737a0_0 .net/s "data_o", 31 0, L_0x56062a492780;  1 drivers
L_0x56062a492780 .arith/sum 32, L_0x56062a492960, v0x56062a479b80_0;
S_0x56062a473910 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x56062a473ba0_0 .var "ALUOp_o", 1 0;
v0x56062a473ca0_0 .var "ALUSrc_o", 0 0;
v0x56062a473d60_0 .var "Branch_o", 0 0;
v0x56062a473e00_0 .var "MemRead_o", 0 0;
v0x56062a473ec0_0 .var "MemWrite_o", 0 0;
v0x56062a473fd0_0 .var "MemtoReg_o", 0 0;
v0x56062a474090_0 .net "NoOp_i", 0 0, v0x56062a4772f0_0;  1 drivers
v0x56062a474150_0 .net "Op_i", 6 0, L_0x56062a482500;  1 drivers
v0x56062a474230_0 .var "RegWrite_o", 0 0;
E_0x56062a3cbe90 .event edge, v0x56062a474090_0, v0x56062a474150_0;
S_0x56062a474410 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x56062a474670_0 .net "MemRead_i", 0 0, v0x56062a475960_0;  1 drivers
v0x56062a474750_0 .net "MemWrite_i", 0 0, v0x56062a475aa0_0;  1 drivers
v0x56062a474810_0 .net *"_s0", 31 0, L_0x56062a495620;  1 drivers
v0x56062a4748d0_0 .net *"_s2", 31 0, L_0x56062a495760;  1 drivers
v0x56062a4749b0_0 .net *"_s4", 29 0, L_0x56062a4956c0;  1 drivers
L_0x7f2b095e4258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56062a474ae0_0 .net *"_s6", 1 0, L_0x7f2b095e4258;  1 drivers
L_0x7f2b095e42a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56062a474bc0_0 .net/2u *"_s8", 31 0, L_0x7f2b095e42a0;  1 drivers
v0x56062a474ca0_0 .net "addr_i", 31 0, v0x56062a4755e0_0;  1 drivers
v0x56062a474d80_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
v0x56062a474ed0_0 .net "data_i", 31 0, v0x56062a475780_0;  1 drivers
v0x56062a474fb0_0 .net "data_o", 31 0, L_0x56062a4958a0;  1 drivers
v0x56062a475090 .array "memory", 1023 0, 31 0;
E_0x56062a45b130 .event posedge, v0x56062a474d80_0;
L_0x56062a495620 .array/port v0x56062a475090, L_0x56062a495760;
L_0x56062a4956c0 .part v0x56062a4755e0_0, 2, 30;
L_0x56062a495760 .concat [ 30 2 0 0], L_0x56062a4956c0, L_0x7f2b095e4258;
L_0x56062a4958a0 .functor MUXZ 32, L_0x7f2b095e42a0, L_0x56062a495620, v0x56062a475960_0, C4<>;
S_0x56062a475210 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /OUTPUT 1 "RegWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
    .port_info 12 /OUTPUT 32 "ALUResult_o"
    .port_info 13 /OUTPUT 32 "MUX_B_o"
    .port_info 14 /OUTPUT 5 "RDaddr_o"
v0x56062a475500_0 .net/s "ALUResult_i", 31 0, v0x56062a444f90_0;  1 drivers
v0x56062a4755e0_0 .var/s "ALUResult_o", 31 0;
v0x56062a4756b0_0 .net/s "MUX_B_i", 31 0, v0x56062a47e860_0;  1 drivers
v0x56062a475780_0 .var/s "MUX_B_o", 31 0;
v0x56062a475870_0 .net "MemRead_i", 0 0, v0x56062a478160_0;  1 drivers
v0x56062a475960_0 .var "MemRead_o", 0 0;
v0x56062a475a00_0 .net "MemWrite_i", 0 0, v0x56062a4782f0_0;  1 drivers
v0x56062a475aa0_0 .var "MemWrite_o", 0 0;
v0x56062a475b70_0 .net "MemtoReg_i", 0 0, v0x56062a478520_0;  1 drivers
v0x56062a475ca0_0 .var "MemtoReg_o", 0 0;
v0x56062a475d60_0 .net "RDaddr_i", 4 0, v0x56062a478690_0;  1 drivers
v0x56062a475e40_0 .var "RDaddr_o", 4 0;
v0x56062a475f20_0 .net "RegWrite_i", 0 0, v0x56062a478ad0_0;  1 drivers
v0x56062a475fe0_0 .var "RegWrite_o", 0 0;
v0x56062a4760a0_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
S_0x56062a476330 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x56062a476630_0 .net "EXRs1_i", 4 0, v0x56062a4787d0_0;  1 drivers
v0x56062a476730_0 .net "EXRs2_i", 4 0, v0x56062a478910_0;  1 drivers
v0x56062a476810_0 .var "ForwardA_o", 1 0;
v0x56062a476900_0 .var "ForwardB_o", 1 0;
v0x56062a4769e0_0 .net "MemRd_i", 4 0, v0x56062a475e40_0;  1 drivers
v0x56062a476af0_0 .net "MemRegWrite_i", 0 0, v0x56062a475fe0_0;  1 drivers
v0x56062a476bc0_0 .net "WBRd_i", 4 0, v0x56062a47ceb0_0;  1 drivers
v0x56062a476c60_0 .net "WBRegWrite_i", 0 0, v0x56062a47d170_0;  1 drivers
E_0x56062a3cc310/0 .event edge, v0x56062a475fe0_0, v0x56062a475e40_0, v0x56062a476630_0, v0x56062a476730_0;
E_0x56062a3cc310/1 .event edge, v0x56062a476c60_0, v0x56062a476bc0_0;
E_0x56062a3cc310 .event/or E_0x56062a3cc310/0, E_0x56062a3cc310/1;
S_0x56062a476e70 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x56062a477200_0 .net "MemRead_i", 0 0, v0x56062a478160_0;  alias, 1 drivers
v0x56062a4772f0_0 .var "NoOp_o", 0 0;
v0x56062a4773c0_0 .var "PCWrite_o", 0 0;
v0x56062a477490_0 .var "Stall_o", 0 0;
v0x56062a477530_0 .net "data1_i", 4 0, L_0x56062a495a80;  1 drivers
v0x56062a4775f0_0 .net "data2_i", 4 0, L_0x56062a495b20;  1 drivers
v0x56062a4776d0_0 .net "data3_i", 4 0, v0x56062a478690_0;  alias, 1 drivers
E_0x56062a477170 .event edge, v0x56062a475870_0, v0x56062a477530_0, v0x56062a475d60_0, v0x56062a4775f0_0;
S_0x56062a477890 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /OUTPUT 2 "ALUOp_o"
    .port_info 15 /OUTPUT 1 "ALUSrc_o"
    .port_info 16 /OUTPUT 1 "RegWrite_o"
    .port_info 17 /OUTPUT 1 "MemtoReg_o"
    .port_info 18 /OUTPUT 1 "MemRead_o"
    .port_info 19 /OUTPUT 1 "MemWrite_o"
    .port_info 20 /OUTPUT 32 "data1_o"
    .port_info 21 /OUTPUT 32 "data2_o"
    .port_info 22 /OUTPUT 32 "imm_o"
    .port_info 23 /OUTPUT 10 "funct_o"
    .port_info 24 /OUTPUT 5 "RS1addr_o"
    .port_info 25 /OUTPUT 5 "RS2addr_o"
    .port_info 26 /OUTPUT 5 "RDaddr_o"
v0x56062a477cf0_0 .net "ALUOp_i", 1 0, v0x56062a473ba0_0;  1 drivers
v0x56062a477e00_0 .var "ALUOp_o", 1 0;
v0x56062a477ed0_0 .net "ALUSrc_i", 0 0, v0x56062a473ca0_0;  1 drivers
v0x56062a477fd0_0 .var "ALUSrc_o", 0 0;
v0x56062a478070_0 .net "MemRead_i", 0 0, v0x56062a473e00_0;  1 drivers
v0x56062a478160_0 .var "MemRead_o", 0 0;
v0x56062a478250_0 .net "MemWrite_i", 0 0, v0x56062a473ec0_0;  1 drivers
v0x56062a4782f0_0 .var "MemWrite_o", 0 0;
v0x56062a4783c0_0 .net "MemtoReg_i", 0 0, v0x56062a473fd0_0;  1 drivers
v0x56062a478520_0 .var "MemtoReg_o", 0 0;
v0x56062a4785f0_0 .net "RDaddr_i", 4 0, L_0x56062a496220;  1 drivers
v0x56062a478690_0 .var "RDaddr_o", 4 0;
v0x56062a478730_0 .net "RS1addr_i", 4 0, L_0x56062a496090;  1 drivers
v0x56062a4787d0_0 .var "RS1addr_o", 4 0;
v0x56062a478870_0 .net "RS2addr_i", 4 0, L_0x56062a496180;  1 drivers
v0x56062a478910_0 .var "RS2addr_o", 4 0;
v0x56062a478a00_0 .net "RegWrite_i", 0 0, v0x56062a474230_0;  1 drivers
v0x56062a478ad0_0 .var "RegWrite_o", 0 0;
v0x56062a478ba0_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
v0x56062a478c90_0 .net/s "data1_i", 31 0, L_0x56062a493230;  1 drivers
v0x56062a478d30_0 .var/s "data1_o", 31 0;
v0x56062a478df0_0 .net/s "data2_i", 31 0, L_0x56062a4937f0;  1 drivers
v0x56062a478ed0_0 .var/s "data2_o", 31 0;
v0x56062a478fb0_0 .net "funct_i", 9 0, L_0x56062a495f50;  1 drivers
v0x56062a479090_0 .var "funct_o", 9 0;
v0x56062a479150_0 .net/s "imm_i", 31 0, L_0x56062a494e10;  1 drivers
v0x56062a479210_0 .var/s "imm_o", 31 0;
S_0x56062a479730 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /OUTPUT 32 "PC_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x56062a4799b0_0 .net "Flush_i", 0 0, v0x56062a47a640_0;  1 drivers
v0x56062a479a90_0 .net "PC_i", 31 0, v0x56062a47fdd0_0;  alias, 1 drivers
v0x56062a479b80_0 .var "PC_o", 31 0;
v0x56062a479c80_0 .net "Stall_i", 0 0, v0x56062a477490_0;  1 drivers
v0x56062a479d50_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
v0x56062a479e40_0 .net "instr_i", 31 0, L_0x56062a482690;  1 drivers
v0x56062a479ee0_0 .var "instr_o", 31 0;
L_0x56062a482500 .part v0x56062a479ee0_0, 0, 7;
L_0x56062a493980 .part v0x56062a479ee0_0, 15, 5;
L_0x56062a493ab0 .part v0x56062a479ee0_0, 20, 5;
L_0x56062a495a80 .part v0x56062a479ee0_0, 15, 5;
L_0x56062a495b20 .part v0x56062a479ee0_0, 20, 5;
L_0x56062a495dd0 .part v0x56062a479ee0_0, 25, 7;
L_0x56062a495eb0 .part v0x56062a479ee0_0, 12, 3;
L_0x56062a496090 .part v0x56062a479ee0_0, 15, 5;
L_0x56062a496180 .part v0x56062a479ee0_0, 20, 5;
L_0x56062a496220 .part v0x56062a479ee0_0, 7, 5;
S_0x56062a47a0c0 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x56062a47a2e0_0 .net "Branch_i", 0 0, v0x56062a473d60_0;  1 drivers
v0x56062a47a3d0_0 .var "compare", 0 0;
v0x56062a47a470_0 .net/s "data1_i", 31 0, L_0x56062a493230;  alias, 1 drivers
v0x56062a47a570_0 .net/s "data2_i", 31 0, L_0x56062a4937f0;  alias, 1 drivers
v0x56062a47a640_0 .var "data_o", 0 0;
E_0x56062a477080 .event edge, v0x56062a478c90_0, v0x56062a478df0_0, v0x56062a47a3d0_0, v0x56062a473d60_0;
S_0x56062a47a7a0 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x56062a47a9d0_0 .net *"_s11", 0 0, L_0x56062a493d80;  1 drivers
v0x56062a47aab0_0 .net *"_s14", 11 0, L_0x56062a493e70;  1 drivers
L_0x7f2b095e4210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x56062a47ab90_0 .net/2u *"_s15", 6 0, L_0x7f2b095e4210;  1 drivers
v0x56062a47ac50_0 .net *"_s17", 0 0, L_0x56062a494060;  1 drivers
v0x56062a47ad10_0 .net *"_s20", 6 0, L_0x56062a494100;  1 drivers
v0x56062a47ae40_0 .net *"_s22", 4 0, L_0x56062a4941f0;  1 drivers
v0x56062a47af20_0 .net *"_s23", 11 0, L_0x56062a494290;  1 drivers
v0x56062a47b000_0 .net *"_s26", 0 0, L_0x56062a494430;  1 drivers
v0x56062a47b0e0_0 .net *"_s28", 0 0, L_0x56062a4944d0;  1 drivers
L_0x7f2b095e4180 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x56062a47b1c0_0 .net/2u *"_s3", 6 0, L_0x7f2b095e4180;  1 drivers
v0x56062a47b2a0_0 .net *"_s30", 5 0, L_0x56062a4945e0;  1 drivers
v0x56062a47b380_0 .net *"_s32", 3 0, L_0x56062a494680;  1 drivers
v0x56062a47b460_0 .net *"_s33", 11 0, L_0x56062a4947d0;  1 drivers
v0x56062a47b540_0 .net *"_s35", 11 0, L_0x56062a4949c0;  1 drivers
v0x56062a47b620_0 .net *"_s37", 11 0, L_0x56062a494be0;  1 drivers
v0x56062a47b700_0 .net *"_s42", 0 0, L_0x56062a494fa0;  1 drivers
v0x56062a47b7e0_0 .net *"_s43", 19 0, L_0x56062a495090;  1 drivers
v0x56062a47b8c0_0 .net *"_s5", 0 0, L_0x56062a493bf0;  1 drivers
v0x56062a47b980_0 .net *"_s8", 11 0, L_0x56062a493ce0;  1 drivers
L_0x7f2b095e41c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x56062a47ba60_0 .net/2u *"_s9", 6 0, L_0x7f2b095e41c8;  1 drivers
v0x56062a47bb40_0 .net/s "data_i", 31 0, v0x56062a479ee0_0;  1 drivers
v0x56062a47bc00_0 .net/s "data_o", 31 0, L_0x56062a494e10;  alias, 1 drivers
v0x56062a47bcd0_0 .net "imme", 11 0, L_0x56062a494d70;  1 drivers
v0x56062a47bd90_0 .net "opcode", 6 0, L_0x56062a493b50;  1 drivers
L_0x56062a4928c0 .part v0x56062a479ee0_0, 0, 31;
L_0x56062a493b50 .part v0x56062a479ee0_0, 0, 7;
L_0x56062a493bf0 .cmp/eq 7, L_0x56062a493b50, L_0x7f2b095e4180;
L_0x56062a493ce0 .part v0x56062a479ee0_0, 20, 12;
L_0x56062a493d80 .cmp/eq 7, L_0x56062a493b50, L_0x7f2b095e41c8;
L_0x56062a493e70 .part v0x56062a479ee0_0, 20, 12;
L_0x56062a494060 .cmp/eq 7, L_0x56062a493b50, L_0x7f2b095e4210;
L_0x56062a494100 .part v0x56062a479ee0_0, 25, 7;
L_0x56062a4941f0 .part v0x56062a479ee0_0, 7, 5;
L_0x56062a494290 .concat [ 5 7 0 0], L_0x56062a4941f0, L_0x56062a494100;
L_0x56062a494430 .part v0x56062a479ee0_0, 31, 1;
L_0x56062a4944d0 .part v0x56062a479ee0_0, 7, 1;
L_0x56062a4945e0 .part v0x56062a479ee0_0, 25, 6;
L_0x56062a494680 .part v0x56062a479ee0_0, 8, 4;
L_0x56062a4947d0 .concat [ 4 6 1 1], L_0x56062a494680, L_0x56062a4945e0, L_0x56062a4944d0, L_0x56062a494430;
L_0x56062a4949c0 .functor MUXZ 12, L_0x56062a4947d0, L_0x56062a494290, L_0x56062a494060, C4<>;
L_0x56062a494be0 .functor MUXZ 12, L_0x56062a4949c0, L_0x56062a493e70, L_0x56062a493d80, C4<>;
L_0x56062a494d70 .functor MUXZ 12, L_0x56062a494be0, L_0x56062a493ce0, L_0x56062a493bf0, C4<>;
L_0x56062a494fa0 .part L_0x56062a494d70, 11, 1;
LS_0x56062a495090_0_0 .concat [ 1 1 1 1], L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0;
LS_0x56062a495090_0_4 .concat [ 1 1 1 1], L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0;
LS_0x56062a495090_0_8 .concat [ 1 1 1 1], L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0;
LS_0x56062a495090_0_12 .concat [ 1 1 1 1], L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0;
LS_0x56062a495090_0_16 .concat [ 1 1 1 1], L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0, L_0x56062a494fa0;
LS_0x56062a495090_1_0 .concat [ 4 4 4 4], LS_0x56062a495090_0_0, LS_0x56062a495090_0_4, LS_0x56062a495090_0_8, LS_0x56062a495090_0_12;
LS_0x56062a495090_1_4 .concat [ 4 0 0 0], LS_0x56062a495090_0_16;
L_0x56062a495090 .concat [ 16 4 0 0], LS_0x56062a495090_1_0, LS_0x56062a495090_1_4;
L_0x56062a494e10 .concat [ 12 20 0 0], L_0x56062a494d70, L_0x56062a495090;
S_0x56062a47bed0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x56062a482690 .functor BUFZ 32, L_0x56062a492b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56062a47c090_0 .net *"_s0", 31 0, L_0x56062a492b10;  1 drivers
v0x56062a47c190_0 .net *"_s2", 31 0, L_0x56062a492c70;  1 drivers
v0x56062a47c270_0 .net *"_s4", 29 0, L_0x56062a492bd0;  1 drivers
L_0x7f2b095e40a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56062a47c360_0 .net *"_s6", 1 0, L_0x7f2b095e40a8;  1 drivers
v0x56062a47c440_0 .net "addr_i", 31 0, v0x56062a47fdd0_0;  alias, 1 drivers
v0x56062a47c5a0_0 .net "instr_o", 31 0, L_0x56062a482690;  alias, 1 drivers
v0x56062a47c660 .array "memory", 255 0, 31 0;
L_0x56062a492b10 .array/port v0x56062a47c660, L_0x56062a492c70;
L_0x56062a492bd0 .part v0x56062a47fdd0_0, 2, 30;
L_0x56062a492c70 .concat [ 30 2 0 0], L_0x56062a492bd0, L_0x7f2b095e40a8;
S_0x56062a47c760 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
    .port_info 9 /OUTPUT 32 "ReadData_o"
    .port_info 10 /OUTPUT 5 "RDaddr_o"
v0x56062a47ca40_0 .net/s "ALUResult_i", 31 0, v0x56062a4755e0_0;  alias, 1 drivers
v0x56062a47cb50_0 .var/s "ALUResult_o", 31 0;
v0x56062a47cc30_0 .net "MemtoReg_i", 0 0, v0x56062a475ca0_0;  1 drivers
v0x56062a47ccd0_0 .var "MemtoReg_o", 0 0;
v0x56062a47cd70_0 .net "RDaddr_i", 4 0, v0x56062a475e40_0;  alias, 1 drivers
v0x56062a47ceb0_0 .var "RDaddr_o", 4 0;
v0x56062a47cf70_0 .net/s "ReadData_i", 31 0, L_0x56062a4958a0;  alias, 1 drivers
v0x56062a47d010_0 .var/s "ReadData_o", 31 0;
v0x56062a47d0d0_0 .net "RegWrite_i", 0 0, v0x56062a475fe0_0;  alias, 1 drivers
v0x56062a47d170_0 .var "RegWrite_o", 0 0;
v0x56062a47d210_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
S_0x56062a47d480 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x56062a47d6c0_0 .net/s "data0_i", 31 0, v0x56062a478d30_0;  1 drivers
v0x56062a47d7d0_0 .net/s "data1_i", 31 0, v0x56062a47ef30_0;  1 drivers
v0x56062a47d890_0 .net/s "data2_i", 31 0, v0x56062a4755e0_0;  alias, 1 drivers
v0x56062a47d960_0 .var/s "data_o", 31 0;
v0x56062a47da50_0 .net "forward_i", 1 0, v0x56062a476810_0;  1 drivers
E_0x56062a47d630 .event edge, v0x56062a476810_0, v0x56062a478d30_0, v0x56062a47d7d0_0, v0x56062a474ca0_0;
S_0x56062a47dbf0 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x56062a47df50_0 .net/s "data1_i", 31 0, v0x56062a47e860_0;  alias, 1 drivers
v0x56062a47e060_0 .net/s "data2_i", 31 0, v0x56062a479210_0;  1 drivers
v0x56062a47e130_0 .var "data_o", 31 0;
v0x56062a47e230_0 .net "select_i", 0 0, v0x56062a477fd0_0;  1 drivers
E_0x56062a47ded0 .event edge, v0x56062a477fd0_0, v0x56062a479210_0, v0x56062a4756b0_0;
S_0x56062a47e350 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x56062a47e5b0_0 .net/s "data0_i", 31 0, v0x56062a478ed0_0;  1 drivers
v0x56062a47e6c0_0 .net/s "data1_i", 31 0, v0x56062a47ef30_0;  alias, 1 drivers
v0x56062a47e790_0 .net/s "data2_i", 31 0, v0x56062a4755e0_0;  alias, 1 drivers
v0x56062a47e860_0 .var/s "data_o", 31 0;
v0x56062a47e900_0 .net "forward_i", 1 0, v0x56062a476900_0;  1 drivers
E_0x56062a47e520 .event edge, v0x56062a476900_0, v0x56062a478ed0_0, v0x56062a47d7d0_0, v0x56062a474ca0_0;
S_0x56062a47ea90 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x56062a47ed50_0 .net/s "data1_i", 31 0, v0x56062a47cb50_0;  1 drivers
v0x56062a47ee60_0 .net/s "data2_i", 31 0, v0x56062a47d010_0;  1 drivers
v0x56062a47ef30_0 .var "data_o", 31 0;
v0x56062a47f050_0 .net "select_i", 0 0, v0x56062a47ccd0_0;  1 drivers
E_0x56062a47ecd0 .event edge, v0x56062a47ccd0_0, v0x56062a47d010_0, v0x56062a47cb50_0;
S_0x56062a47f160 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x56062a47f420_0 .net/s "data1_i", 31 0, L_0x56062a4825f0;  alias, 1 drivers
v0x56062a47f530_0 .net/s "data2_i", 31 0, L_0x56062a492780;  alias, 1 drivers
v0x56062a47f600_0 .var "data_o", 31 0;
v0x56062a47f6d0_0 .net "select_i", 0 0, v0x56062a47a640_0;  alias, 1 drivers
E_0x56062a47f3a0 .event edge, v0x56062a4799b0_0, v0x56062a4737a0_0, v0x56062a473230_0;
S_0x56062a47f840 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x56062a47fb70_0 .net "PCWrite_i", 0 0, v0x56062a4773c0_0;  1 drivers
v0x56062a47fc30_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
v0x56062a47fcd0_0 .net "pc_i", 31 0, v0x56062a47f600_0;  1 drivers
v0x56062a47fdd0_0 .var "pc_o", 31 0;
v0x56062a47fe70_0 .net "rst_i", 0 0, v0x56062a481e90_0;  alias, 1 drivers
v0x56062a47ff60_0 .net "start_i", 0 0, v0x56062a481fa0_0;  alias, 1 drivers
E_0x56062a47faf0 .event posedge, v0x56062a47fe70_0, v0x56062a474d80_0;
S_0x56062a480120 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x56062a430f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x56062a492f40 .functor AND 1, L_0x56062a492ea0, v0x56062a47d170_0, C4<1>, C4<1>;
L_0x56062a4934d0 .functor AND 1, L_0x56062a4933a0, v0x56062a47d170_0, C4<1>, C4<1>;
v0x56062a480410_0 .net "RDaddr_i", 4 0, v0x56062a47ceb0_0;  alias, 1 drivers
v0x56062a480540_0 .net "RDdata_i", 31 0, v0x56062a47ef30_0;  alias, 1 drivers
v0x56062a480600_0 .net "RS1addr_i", 4 0, L_0x56062a493980;  1 drivers
v0x56062a4806c0_0 .net "RS1data_o", 31 0, L_0x56062a493230;  alias, 1 drivers
v0x56062a4807d0_0 .net "RS2addr_i", 4 0, L_0x56062a493ab0;  1 drivers
v0x56062a480900_0 .net "RS2data_o", 31 0, L_0x56062a4937f0;  alias, 1 drivers
v0x56062a480a10_0 .net "RegWrite_i", 0 0, v0x56062a47d170_0;  alias, 1 drivers
v0x56062a480b00_0 .net *"_s0", 0 0, L_0x56062a492ea0;  1 drivers
v0x56062a480bc0_0 .net *"_s12", 0 0, L_0x56062a4933a0;  1 drivers
v0x56062a480d10_0 .net *"_s14", 0 0, L_0x56062a4934d0;  1 drivers
v0x56062a480dd0_0 .net *"_s16", 31 0, L_0x56062a4935d0;  1 drivers
v0x56062a480eb0_0 .net *"_s18", 6 0, L_0x56062a4936b0;  1 drivers
v0x56062a480f90_0 .net *"_s2", 0 0, L_0x56062a492f40;  1 drivers
L_0x7f2b095e4138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56062a481050_0 .net *"_s21", 1 0, L_0x7f2b095e4138;  1 drivers
v0x56062a481130_0 .net *"_s4", 31 0, L_0x56062a493000;  1 drivers
v0x56062a481210_0 .net *"_s6", 6 0, L_0x56062a4930a0;  1 drivers
L_0x7f2b095e40f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56062a4812f0_0 .net *"_s9", 1 0, L_0x7f2b095e40f0;  1 drivers
v0x56062a4814e0_0 .net "clk_i", 0 0, v0x56062a481ce0_0;  alias, 1 drivers
v0x56062a481580 .array/s "register", 31 0, 31 0;
L_0x56062a492ea0 .cmp/eq 5, L_0x56062a493980, v0x56062a47ceb0_0;
L_0x56062a493000 .array/port v0x56062a481580, L_0x56062a4930a0;
L_0x56062a4930a0 .concat [ 5 2 0 0], L_0x56062a493980, L_0x7f2b095e40f0;
L_0x56062a493230 .functor MUXZ 32, L_0x56062a493000, v0x56062a47ef30_0, L_0x56062a492f40, C4<>;
L_0x56062a4933a0 .cmp/eq 5, L_0x56062a493ab0, v0x56062a47ceb0_0;
L_0x56062a4935d0 .array/port v0x56062a481580, L_0x56062a4936b0;
L_0x56062a4936b0 .concat [ 5 2 0 0], L_0x56062a493ab0, L_0x7f2b095e4138;
L_0x56062a4937f0 .functor MUXZ 32, L_0x56062a4935d0, v0x56062a47ef30_0, L_0x56062a4934d0, C4<>;
    .scope S_0x56062a473910;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x56062a473910;
T_1 ;
    %wait E_0x56062a3cbe90;
    %load/vec4 v0x56062a474090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x56062a474150_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56062a473ba0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a474230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a473ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a473d60_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56062a47f840;
T_2 ;
    %wait E_0x56062a47faf0;
    %load/vec4 v0x56062a47fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56062a47fdd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56062a47fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56062a47ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x56062a47fcd0_0;
    %assign/vec4 v0x56062a47fdd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x56062a47fdd0_0;
    %assign/vec4 v0x56062a47fdd0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56062a480120;
T_3 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a480a10_0;
    %load/vec4 v0x56062a480410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56062a480540_0;
    %load/vec4 v0x56062a480410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56062a481580, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56062a47dbf0;
T_4 ;
    %wait E_0x56062a47ded0;
    %load/vec4 v0x56062a47e230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x56062a47df50_0;
    %store/vec4 v0x56062a47e130_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56062a47e060_0;
    %store/vec4 v0x56062a47e130_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56062a47ea90;
T_5 ;
    %wait E_0x56062a47ecd0;
    %load/vec4 v0x56062a47f050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x56062a47ed50_0;
    %store/vec4 v0x56062a47ef30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56062a47ee60_0;
    %store/vec4 v0x56062a47ef30_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56062a47f160;
T_6 ;
    %wait E_0x56062a47f3a0;
    %load/vec4 v0x56062a47f6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x56062a47f420_0;
    %store/vec4 v0x56062a47f600_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56062a47f530_0;
    %store/vec4 v0x56062a47f600_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56062a47d480;
T_7 ;
    %wait E_0x56062a47d630;
    %load/vec4 v0x56062a47da50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x56062a47d6c0_0;
    %store/vec4 v0x56062a47d960_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x56062a47d7d0_0;
    %store/vec4 v0x56062a47d960_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56062a47d890_0;
    %store/vec4 v0x56062a47d960_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56062a47e350;
T_8 ;
    %wait E_0x56062a47e520;
    %load/vec4 v0x56062a47e900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x56062a47e5b0_0;
    %store/vec4 v0x56062a47e860_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x56062a47e6c0_0;
    %store/vec4 v0x56062a47e860_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56062a47e790_0;
    %store/vec4 v0x56062a47e860_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56062a42f7e0;
T_9 ;
    %wait E_0x56062a3cc0d0;
    %load/vec4 v0x56062a45b660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %and;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %xor;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %add;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %sub;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %mul;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %add;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x56062a4319f0_0;
    %load/vec4 v0x56062a448ec0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56062a444f90_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56062a472840;
T_10 ;
    %wait E_0x56062a3cbc50;
    %load/vec4 v0x56062a4483c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x56062a472be0_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x56062a472be0_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x56062a472ca0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x56062a4460f0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56062a474410;
T_11 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a474750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56062a474ed0_0;
    %load/vec4 v0x56062a474ca0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56062a475090, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56062a476e70;
T_12 ;
    %wait E_0x56062a477170;
    %load/vec4 v0x56062a477200_0;
    %load/vec4 v0x56062a477530_0;
    %load/vec4 v0x56062a4776d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56062a4775f0_0;
    %load/vec4 v0x56062a4776d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56062a4773c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56062a477490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56062a4772f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56062a4773c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56062a477490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56062a4772f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56062a476330;
T_13 ;
    %wait E_0x56062a3cc310;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a476810_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a476900_0, 0, 2;
    %load/vec4 v0x56062a476af0_0;
    %load/vec4 v0x56062a4769e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a4769e0_0;
    %load/vec4 v0x56062a476630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56062a476810_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x56062a476af0_0;
    %load/vec4 v0x56062a4769e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a4769e0_0;
    %load/vec4 v0x56062a476730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56062a476900_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x56062a476c60_0;
    %load/vec4 v0x56062a476c60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a476af0_0;
    %load/vec4 v0x56062a4769e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a4769e0_0;
    %load/vec4 v0x56062a476630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x56062a476bc0_0;
    %load/vec4 v0x56062a476630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56062a476810_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x56062a476c60_0;
    %load/vec4 v0x56062a476c60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a476af0_0;
    %load/vec4 v0x56062a4769e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x56062a4769e0_0;
    %load/vec4 v0x56062a476730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x56062a476bc0_0;
    %load/vec4 v0x56062a476730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56062a476900_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56062a479730;
T_14 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a479c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56062a479b80_0, 0;
    %load/vec4 v0x56062a479ee0_0;
    %assign/vec4 v0x56062a479ee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56062a479a90_0;
    %assign/vec4 v0x56062a479b80_0, 0;
    %load/vec4 v0x56062a4799b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56062a479ee0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x56062a479e40_0;
    %assign/vec4 v0x56062a479ee0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56062a477890;
T_15 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a477cf0_0;
    %assign/vec4 v0x56062a477e00_0, 0;
    %load/vec4 v0x56062a477ed0_0;
    %assign/vec4 v0x56062a477fd0_0, 0;
    %load/vec4 v0x56062a478a00_0;
    %assign/vec4 v0x56062a478ad0_0, 0;
    %load/vec4 v0x56062a4783c0_0;
    %assign/vec4 v0x56062a478520_0, 0;
    %load/vec4 v0x56062a478070_0;
    %assign/vec4 v0x56062a478160_0, 0;
    %load/vec4 v0x56062a478250_0;
    %assign/vec4 v0x56062a4782f0_0, 0;
    %load/vec4 v0x56062a478c90_0;
    %assign/vec4 v0x56062a478d30_0, 0;
    %load/vec4 v0x56062a478df0_0;
    %assign/vec4 v0x56062a478ed0_0, 0;
    %load/vec4 v0x56062a479150_0;
    %assign/vec4 v0x56062a479210_0, 0;
    %load/vec4 v0x56062a478fb0_0;
    %assign/vec4 v0x56062a479090_0, 0;
    %load/vec4 v0x56062a478730_0;
    %assign/vec4 v0x56062a4787d0_0, 0;
    %load/vec4 v0x56062a478870_0;
    %assign/vec4 v0x56062a478910_0, 0;
    %load/vec4 v0x56062a4785f0_0;
    %assign/vec4 v0x56062a478690_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56062a475210;
T_16 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a475f20_0;
    %assign/vec4 v0x56062a475fe0_0, 0;
    %load/vec4 v0x56062a475b70_0;
    %assign/vec4 v0x56062a475ca0_0, 0;
    %load/vec4 v0x56062a475870_0;
    %assign/vec4 v0x56062a475960_0, 0;
    %load/vec4 v0x56062a475a00_0;
    %assign/vec4 v0x56062a475aa0_0, 0;
    %load/vec4 v0x56062a475500_0;
    %assign/vec4 v0x56062a4755e0_0, 0;
    %load/vec4 v0x56062a4756b0_0;
    %assign/vec4 v0x56062a475780_0, 0;
    %load/vec4 v0x56062a475d60_0;
    %assign/vec4 v0x56062a475e40_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56062a47c760;
T_17 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a47d0d0_0;
    %assign/vec4 v0x56062a47d170_0, 0;
    %load/vec4 v0x56062a47cc30_0;
    %assign/vec4 v0x56062a47ccd0_0, 0;
    %load/vec4 v0x56062a47ca40_0;
    %assign/vec4 v0x56062a47cb50_0, 0;
    %load/vec4 v0x56062a47cf70_0;
    %assign/vec4 v0x56062a47d010_0, 0;
    %load/vec4 v0x56062a47cd70_0;
    %assign/vec4 v0x56062a47ceb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56062a47a0c0;
T_18 ;
    %wait E_0x56062a477080;
    %load/vec4 v0x56062a47a470_0;
    %load/vec4 v0x56062a47a570_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56062a47a3d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56062a47a3d0_0, 0;
T_18.1 ;
    %load/vec4 v0x56062a47a3d0_0;
    %load/vec4 v0x56062a47a2e0_0;
    %and;
    %assign/vec4 v0x56062a47a640_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56062a42ae20;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x56062a481ce0_0;
    %inv;
    %store/vec4 v0x56062a481ce0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56062a42ae20;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x56062a482260_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56062a482260_0;
    %store/vec4a v0x56062a47c660, 4, 0;
    %load/vec4 v0x56062a482260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x56062a482260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56062a482260_0;
    %store/vec4a v0x56062a475090, 4, 0;
    %load/vec4 v0x56062a482260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56062a475090, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x56062a482260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56062a482260_0;
    %store/vec4a v0x56062a481580, 4, 0;
    %load/vec4 v0x56062a482260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482260_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a479b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a479ee0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56062a477e00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a477fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a478ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a478520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a478160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a4782f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a478d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a478ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a479210_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56062a479090_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56062a4787d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56062a478910_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56062a478690_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a475fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a475ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a475960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a475aa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a4755e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a475780_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56062a475e40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a47d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a47ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a47cb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56062a47d010_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56062a47ceb0_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_3.txt", v0x56062a47c660 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x56062a482340_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a481ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a481e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a481fa0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56062a481e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56062a481fa0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x56062a42ae20;
T_21 ;
    %wait E_0x56062a45b130;
    %load/vec4 v0x56062a482090_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x56062a477490_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56062a473d60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x56062a482420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482420_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x56062a47a640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x56062a482130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482130_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x56062a482340_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x56062a482090_0, v0x56062a481fa0_0, v0x56062a482420_0, v0x56062a482130_0, v0x56062a47fdd0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x56062a482340_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x56062a482340_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x56062a481580, 0>, &A<v0x56062a481580, 8>, &A<v0x56062a481580, 16>, &A<v0x56062a481580, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x56062a482340_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x56062a481580, 1>, &A<v0x56062a481580, 9>, &A<v0x56062a481580, 17>, &A<v0x56062a481580, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x56062a482340_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x56062a481580, 2>, &A<v0x56062a481580, 10>, &A<v0x56062a481580, 18>, &A<v0x56062a481580, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x56062a482340_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x56062a481580, 3>, &A<v0x56062a481580, 11>, &A<v0x56062a481580, 19>, &A<v0x56062a481580, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x56062a482340_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x56062a481580, 4>, &A<v0x56062a481580, 12>, &A<v0x56062a481580, 20>, &A<v0x56062a481580, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x56062a482340_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x56062a481580, 5>, &A<v0x56062a481580, 13>, &A<v0x56062a481580, 21>, &A<v0x56062a481580, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x56062a482340_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x56062a481580, 6>, &A<v0x56062a481580, 14>, &A<v0x56062a481580, 22>, &A<v0x56062a481580, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x56062a482340_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x56062a481580, 7>, &A<v0x56062a481580, 15>, &A<v0x56062a481580, 23>, &A<v0x56062a481580, 31> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x56062a482340_0, "CPU.Instruction_Memory.instr_o = %b\012", v0x56062a47c5a0_0 {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x56062a482340_0, "IFID.instr_o = %b\012", v0x56062a479ee0_0 {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x00 = %10d", &A<v0x56062a475090, 0> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x04 = %10d", &A<v0x56062a475090, 1> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x08 = %10d", &A<v0x56062a475090, 2> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x0C = %10d", &A<v0x56062a475090, 3> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x10 = %10d", &A<v0x56062a475090, 4> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x14 = %10d", &A<v0x56062a475090, 5> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x18 = %10d", &A<v0x56062a475090, 6> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x56062a482340_0, "Data Memory: 0x1C = %10d", &A<v0x56062a475090, 7> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x56062a482340_0, "\012" {0 0 0};
    %load/vec4 v0x56062a482090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56062a482090_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
