-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:50:46 EST 2021                        

Solution Settings: fir.v9
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          85      46         47           65  0          
    Design Total:                      85      46         47           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(2,0,1,0,3)                     3.000     0.000      3.000 1.227          0           1 
    mgc_add(2,0,2,0,2)                     3.000     0.000      3.000 1.238          1           0 
    mgc_add(2,0,2,1,3)                     3.000     0.000      3.000 1.291          1           0 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          9           7 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           7 
    mgc_add(5,0,1,0,6)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          9           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          6           0 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           4 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           2 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0           1 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(2,2)                           0.709     0.000      0.709 1.279          0           3 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           5 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           7 
    mgc_mux(16,4,16)                      82.034     0.000     82.034 2.461          3           3 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          6           2 
    mgc_mux(2,1,2)                         1.017     0.000      1.017 1.312          0           2 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           4 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           1 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           2 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_mux1hot(5,6)                      10.765     0.000     10.765 1.972          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           4 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           6 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0          10 
    mgc_nor(1,7)                           1.379     0.000      1.379 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          13 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          14 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           2 
    mgc_or(1,7)                            1.379     0.000      1.379 1.487          0           1 
    mgc_or(1,8)                            1.584     0.000      1.584 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          9           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          10 
    mgc_reg_pos(2,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(448,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(6,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      2680.081     5.000   1130.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1803.8          4452.8          2680.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1803.8 (100%)   4452.8 (100%)   2680.1 (100%) 
      MUX:              1245.0  (69%)   1355.4  (30%)    883.9  (33%) 
      FUNC:              541.0  (30%)   3021.0  (68%)   1730.5  (65%) 
      LOGIC:              17.7   (1%)     76.4   (2%)     65.6   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(511:64)        448                            MAC:io_read(coeffs:rsc.@).cse.sva(511:64)             
    MAC-2:mul.itm                                     30         Y           Y      MAC-2:mul.itm                                         
                                                                                    MAC:acc#10.itm                                        
                                                                                    MAC:acc#5.itm                                         
                                                                                    MAC:acc#8.itm                                         
    MAC-5:mul.itm                                     30         Y           Y      MAC-5:mul.itm                                         
                                                                                    MAC-7:mul.itm                                         
                                                                                    MAC:acc#4.itm                                         
                                                                                    MAC:acc#9.itm                                         
    MAC-9:mul.itm                                     30         Y           Y      MAC-9:mul.itm                                         
                                                                                    MAC:acc#6.itm                                         
    acc(32:3)#1.sva                                   30         Y           Y      acc(32:3)#1.sva                                       
                                                                                    acc(32:3)#6.sva                                       
    MAC:mux#10.itm                                    16         Y           Y      MAC:mux#10.itm                                        
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#3.itm                  
    MAC:mux#11.itm                                    16         Y           Y      MAC:mux#11.itm                                        
                                                                                    MAC:mux.itm                                           
                                                                                    MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                   
    MAC:mux#13.itm                                    16         Y           Y      MAC:mux#13.itm                                        
    MAC:mux#14.itm                                    16         Y           Y      MAC:mux#14.itm                                        
    MAC:mux#15.itm                                    16         Y           Y      MAC:mux#15.itm                                        
    MAC:mux#16.itm                                    16         Y           Y      MAC:mux#16.itm                                        
    MAC:mux#9.itm                                     16         Y           Y      MAC:mux#9.itm                                         
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm               16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                                    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    MAC:slc(regs:rsci.qa_d)(15-0)#3.itm               16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
                                                                                    MAC:mux#12.itm                                        
    out1:rsci.idat                                    16         Y           Y      out1:rsci.idat                                        
    MAC:i(5:0)#6.sva                                   6         Y           Y      MAC:i(5:0)#6.sva                                      
    regs:acc.itm                                       5         Y           Y      regs:acc.itm                                          
                                                                                    regs:vinit.ndx(4:0).sva                               
                                                                                    rptr(4:0).sva                                         
    wptr(4:0)#1.sva                                    5                            wptr(4:0)#1.sva                                       
                                                                                    wptr(4:0)#6.lpi#2.dfm                                 
                                                                                    MAC:MAC:or#8.itm                                      
    wptr(4:0)#3.lpi#2.dfm                              5         Y           Y      wptr(4:0)#3.lpi#2.dfm                                 
                                                                                    wptr(4:0)#8.lpi#2.dfm                                 
    wptr(4:0)#4.sva#1                                  5                            wptr(4:0)#4.sva#1                                     
                                                                                    wptr(4:0).sva#1                                       
    MAC:acc#3.itm                                      2         Y           Y      MAC:acc#3.itm                                         
                                                                                    MAC:i(1:0).sva                                        
    MAC:i(4:3).sva                                     2         Y           Y      MAC:i(4:3).sva                                        
    reg(MAC-4:acc#2.psp).ftd                           2         Y           Y      reg(MAC-4:acc#2.psp).ftd                              
    reg(MAC-4:acc#2.psp).ftd#1(1:0)                    2                            reg(MAC-4:acc#2.psp).ftd#1(1:0)                       
    MAC:MAC:nor#10.itm                                 1                            MAC:MAC:nor#10.itm                                    
                                                                                    MAC:MAC:nor#13.itm                                    
                                                                                    MAC:MAC:nor#15.itm                                    
                                                                                    nand.itm                                              
    reg(out1:rsc.triosy:obj.ld).cse                    1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                                  1                            regs:regs:nor.itm                                     
                                                                                                                                          
    Total:                                           765            302         302 (Total Gating Ratio: 0.39, CG Opt Gating Ratio: 0.39) 
    
  Timing Report
    Critical Path
      Max Delay:  10.384675000000001
      Slack:      -0.38467500000000143
      
      Path                                                     Startpoint                Endpoint                     Delay   Slack   
      -------------------------------------------------------- ------------------------- ---------------------------- ------- -------
      1                                                        fir:core/reg(MAC:acc#3)   fir:core/MAC:i:MAC:i:and.itm 10.3847 -0.3847 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(MAC:acc#3)                                mgc_reg_pos_2_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC:acc#3.itm                                                                                        0.0000  0.0000  
        fir:core/MAC:asn                                                                                              0.0000  0.0000  
        fir:core/MAC:asn.itm                                                                                          0.0000  0.0000  
        fir:core/MAC:acc                                       mgc_addc_2_0_1_0_3                                     1.2270  1.2270  
        fir:core/MAC:acc.psp.sva#1                                                                                    0.0000  1.2270  
        fir:core/MAC:conc#69                                                                                          0.0000  1.2270  
        fir:core/MAC:conc#69.itm                                                                                      0.0000  1.2270  
        fir:core/MAC-2:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  2.8686  
        fir:core/MAC-2:acc#2.psp.sva#1                                                                                0.0000  2.8686  
        fir:core/MAC-3:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  4.5103  
        fir:core/MAC-3:acc#2.psp.sva#1                                                                                0.0000  4.5103  
        fir:core/MAC-4:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  6.1519  
        fir:core/MAC-4:acc#2.psp.sva:mx0w0                                                                            0.0000  6.1519  
        fir:core/MAC:slc(MAC-4:acc#2.psp.sva:mx0w0)(1-0)                                                              0.0000  6.1519  
        fir:core/MAC:slc(MAC-4:acc#2.psp.sva:mx0w0)(1-0).itm                                                          0.0000  6.1519  
        fir:core/MAC:mux#22                                    mgc_mux_2_1_2                                          1.3121  7.4640  
        fir:core/MAC:mux#22.itm                                                                                       0.0000  7.4640  
        fir:core/MAC:conc#70                                                                                          0.0000  7.4640  
        fir:core/MAC:conc#70.itm                                                                                      0.0000  7.4640  
        fir:core/MAC-5:acc#2:rg                                mgc_addc_5_0_1_0_6                                     1.6417  9.1057  
        fir:core/z.out#1                                                                                              0.0000  9.1057  
        fir:core/MAC:slc(z.out#1)(1-0)                                                                                0.0000  9.1057  
        fir:core/MAC:slc(z.out#1)(1-0).itm                                                                            0.0000  9.1057  
        fir:core/MAC:i:MAC:i:and                               mgc_and_2_2                                            1.2790  10.3847 
        fir:core/MAC:i:MAC:i:and.itm                                                                                  0.0000  10.3847 
                                                                                                                                      
      2                                                        fir:core/reg(MAC:acc#3)   fir:core/MAC:i:MAC:i:and.itm 10.3515 -0.3515 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(MAC:acc#3)                                mgc_reg_pos_2_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC:acc#3.itm                                                                                        0.0000  0.0000  
        fir:core/MAC:asn                                                                                              0.0000  0.0000  
        fir:core/MAC:asn.itm                                                                                          0.0000  0.0000  
        fir:core/MAC:acc                                       mgc_addc_2_0_1_0_3                                     1.2270  1.2270  
        fir:core/MAC:acc.psp.sva#1                                                                                    0.0000  1.2270  
        fir:core/MAC:conc#69                                                                                          0.0000  1.2270  
        fir:core/MAC:conc#69.itm                                                                                      0.0000  1.2270  
        fir:core/MAC-2:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  2.8686  
        fir:core/MAC-2:acc#2.psp.sva#1                                                                                0.0000  2.8686  
        fir:core/MAC-3:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  4.5103  
        fir:core/MAC-3:acc#2.psp.sva#1                                                                                0.0000  4.5103  
        fir:core/MAC-4:acc#2                                   mgc_addc_5_0_1_0_5                                     1.6417  6.1519  
        fir:core/MAC-4:acc#2.psp.sva:mx0w0                                                                            0.0000  6.1519  
        fir:core/MAC:slc(MAC-4:acc#2.psp.sva:mx0w0)(4-3)#2                                                            0.0000  6.1519  
        fir:core/MAC:slc(MAC-4:acc#2.psp.sva:mx0w0)(4-3)#2.itm                                                        0.0000  6.1519  
        fir:core/MAC:MAC:and                                   mgc_and_2_2                                            1.2790  7.4309  
        fir:core/MAC:MAC:and.itm                                                                                      0.0000  7.4309  
        fir:core/MAC:conc#70                                                                                          0.0000  7.4309  
        fir:core/MAC:conc#70.itm                                                                                      0.0000  7.4309  
        fir:core/MAC-5:acc#2:rg                                mgc_addc_5_0_1_0_6                                     1.6417  9.0726  
        fir:core/z.out#1                                                                                              0.0000  9.0726  
        fir:core/MAC:slc(z.out#1)(1-0)                                                                                0.0000  9.0726  
        fir:core/MAC:slc(z.out#1)(1-0).itm                                                                            0.0000  9.0726  
        fir:core/MAC:i:MAC:i:and                               mgc_and_2_2                                            1.2790  10.3515 
        fir:core/MAC:i:MAC:i:and.itm                                                                                  0.0000  10.3515 
                                                                                                                                      
      3                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                              0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(4)                                                                 0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(4).itm                                                             0.0000  7.3039  
        fir:core/MAC:MAC:nor#10                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#10.itm#2                                                                                 0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      4                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#6                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#8.lpi#2.dfm:mx0w1                                                                          0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(4)                                                             0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(4).itm                                                         0.0000  7.3039  
        fir:core/MAC:MAC:nor#15                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#15.itm                                                                                   0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      5                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                              0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(3)                                                                 0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(3).itm                                                             0.0000  7.3039  
        fir:core/MAC:MAC:nor#10                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#10.itm#2                                                                                 0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      6                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                              0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(1)                                                                 0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(1).itm                                                             0.0000  7.3039  
        fir:core/MAC:MAC:nor#10                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#10.itm#2                                                                                 0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      7                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#6                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#8.lpi#2.dfm:mx0w1                                                                          0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(1)                                                             0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(1).itm                                                         0.0000  7.3039  
        fir:core/MAC:MAC:nor#15                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#15.itm                                                                                   0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      8                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#6                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#8.lpi#2.dfm:mx0w1                                                                          0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(3)                                                             0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#8.lpi#2.dfm:mx0w1)(3).itm                                                         0.0000  7.3039  
        fir:core/MAC:MAC:nor#15                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#15.itm                                                                                   0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      9                                                        fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                              0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(2)                                                                 0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(2).itm                                                             0.0000  7.3039  
        fir:core/MAC:MAC:nor#10                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#10.itm#2                                                                                 0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      10                                                       fir:core/reg(wptr(4:0)#1) fir:core/reg(MAC:MAC:nor#10) 10.2589 -0.2589 
                                                                                                                                      
        Instance                                               Component                                              Delta   Delay   
        --------                                               ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                              mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#7                                  mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#7.itm                                                                                     0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg                             mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out#2                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                  mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                              0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(0)                                                                 0.0000  7.3039  
        fir:core/wptr:slc(wptr(4:0)#3.lpi#2.dfm#1)(0).itm                                                             0.0000  7.3039  
        fir:core/MAC:MAC:nor#10                                mgc_nor_1_5                                            1.2679  8.5718  
        fir:core/MAC:MAC:nor#10.itm#2                                                                                 0.0000  8.5718  
        fir:core/MAC:mux1h#9                                   mgc_mux1hot_1_4                                        1.6872  10.2589 
        fir:core/MAC:mux1h#9.itm                                                                                      0.0000  10.2589 
        fir:core/reg(MAC:MAC:nor#10)                           mgc_reg_pos_1_0_0_1_1_0_0                              0.0000  10.2589 
                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                              Slack (Delay) Messages                
      --------------------------------------------- ----------------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                            8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#6.sva#1)(29-14).itm            3.5910  6.4090                         
      fir:core/reg(regs:acc)                        and.itm                                          1.3729  8.6271                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                              8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#5.itm                                 1.2258  8.7742                         
      fir:core/reg(acc(32:3)#1)                     acc:acc:and.itm                                  1.0000  9.0000                         
      fir:core/reg(MAC:i(4:3))                      MAC:i:MAC:i:MAC:i:and.itm                        8.7210  1.2790                         
      fir:core/reg(MAC:acc#3)                       MAC:i:MAC:i:and.itm                             -0.3847 10.3847 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#4)                     z.out#3                                         -0.2577 10.2577 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#3.lpi#2.dfm)           wptr:wptr:mux.itm                                1.3840  8.6160                         
      fir:core/reg(MAC:i(5:0)#6)                    z.out#1                                         -0.3847 10.3847 (clock period exceeded) 
      fir:core/reg(MAC:mux#9)                       z.out#4                                          2.5604  7.4396                         
      fir:core/reg(MAC:mux#10)                      MAC:mux1h#4.itm                                  1.0987  8.9013                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))       coeffs:slc(coeffs:rsci.d)(511-64).itm           10.0000  0.0000                         
      fir:core/reg(MAC:MAC:nor#10)                  MAC:mux1h#9.itm                                 -0.2589 10.2589 (clock period exceeded) 
      fir:core/reg(MAC:mux#11)                      MAC:mux1h#12.itm                                 4.4441  5.5559                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#3) MAC:mux1h#14.itm                                 6.0152  3.9848                         
      fir:core/reg(MAC-2:mul)                       MAC:mux1h#15.itm                                -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:mux#15)                      MAC:MAC:mux1h#1.itm                              8.5152  1.4848                         
      fir:core/reg(MAC:mux#13)                      z.out#4                                          2.5604  7.4396                         
      fir:core/reg(MAC:mux#14)                      MAC:mux#19.itm                                   1.3018  8.6982                         
      fir:core/reg(MAC:mux#16)                      MAC:MAC:mux1h.itm                                6.8736  3.1264                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:MAC:mux#1.itm                                6.1879  3.8121                         
      fir:core/reg(MAC-9:mul)                       MAC:MAC:mux.itm                                  1.5395  8.4605                         
      fir:core/reg(MAC-5:mul)                       MAC:mux1h#28.itm                                -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC-4:acc#2.psp)                 MAC:MAC:mux#2.itm                                2.5360  7.4640                         
      fir:core/reg(MAC-4:acc#2.psp)#1               MAC:MAC:slc(MAC-4:acc#2.psp.sva:mx0w0)(2-0).itm  3.8481  6.1519                         
      fir                                           coeffs:rsc.triosy.lz                            10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                               10.0000  0.0000                         
      fir                                           out1:rsc.dat                                    10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                              10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5    12 
    -                   30     7 
    -                    3     1 
    and                          
    -                    5     1 
    -                   30     1 
    -                    2     3 
    -                   16     1 
    -                    1     8 
    mul                          
    -                   30     5 
    mux                          
    -                    5     4 
    -                   30     3 
    -                    2     2 
    -                   16    12 
    mux1h                        
    -                    5     4 
    -                   30     2 
    -                   16     5 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1    21 
    not                          
    -                    1    13 
    or                           
    -                    5     7 
    -                    1    21 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     4 
    -                  448     1 
    -                   30     4 
    -                    2     4 
    -                   16    10 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
