sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.sch
