Analysis & Synthesis report for NSPLD
Fri May 20 00:51:15 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Physical Synthesis Netlist Optimizations
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 20 00:51:15 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; NSPLD                                       ;
; Top-level Entity Name              ; NSPLD                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 50                                          ;
;     Total combinational functions  ; 50                                          ;
;     Dedicated logic registers      ; 36                                          ;
; Total registers                    ; 36                                          ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE75F23C8       ;                    ;
; Top-level entity name                                            ; NSPLD              ; NSPLD              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Maximum DSP Block Usage                                          ; 0                  ; -1 (Unlimited)     ;
; Auto Open-Drain Pins                                             ; Off                ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Auto ROM Replacement                                             ; Off                ; On                 ;
; Auto RAM Replacement                                             ; Off                ; On                 ;
; Maximum Number of M4K/M9K/M20K/M10K Memory Blocks                ; 0                  ; -1 (Unlimited)     ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                               ;
+----------------------------------+-----------------+------------------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------+---------+
; ../NSPLD.v                       ; yes             ; User Verilog HDL File  ; E:/Works/NSPLD/NSPLD.v       ;         ;
+----------------------------------+-----------------+------------------------+------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 50        ;
;                                             ;           ;
; Total combinational functions               ; 50        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 14        ;
;     -- 3 input functions                    ; 1         ;
;     -- <=2 input functions                  ; 35        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 19        ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 36        ;
;     -- Dedicated logic registers            ; 36        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 36        ;
; Total fan-out                               ; 238       ;
; Average fan-out                             ; 2.53      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |NSPLD                     ; 50 (50)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |NSPLD              ; NSPLD       ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                 ;
+-------------------------+----------+---------------------+
; Node                    ; Action   ; Reason              ;
+-------------------------+----------+---------------------+
; LessThan0~0             ; Deleted  ; Timing optimization ;
; LessThan0~1             ; Deleted  ; Timing optimization ;
; LessThan0~2             ; Modified ; Timing optimization ;
; LessThan0~2_RESYN0_BDD1 ; Created  ; Timing optimization ;
; LessThan0~2_RESYN2_BDD3 ; Created  ; Timing optimization ;
+-------------------------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NSPLD|counter[17]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 36                          ;
;     SCLR              ; 32                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 52                          ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 21                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 20 00:51:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NSPLD -c NSPLD
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /works/nspld/nspld.v
    Info (12023): Found entity 1: NSPLD File: E:/Works/NSPLD/NSPLD.v Line: 1
Info (12021): Found 51 design units, including 51 entities, in source file d:/dev/supra/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 28
    Info (12023): Found entity 2: alta_clkenctrl_rst File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 70
    Info (12023): Found entity 3: alta_clkenctrl File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 86
    Info (12023): Found entity 4: alta_asyncctrl File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 103
    Info (12023): Found entity 5: alta_syncctrl File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 117
    Info (12023): Found entity 6: alta_io_gclk File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 131
    Info (12023): Found entity 7: alta_gclksel File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 144
    Info (12023): Found entity 8: alta_gclkgen File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 156
    Info (12023): Found entity 9: alta_gclkgen0 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 169
    Info (12023): Found entity 10: alta_gclkgen2 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 179
    Info (12023): Found entity 11: alta_io File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 194
    Info (12023): Found entity 12: alta_rio File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 255
    Info (12023): Found entity 13: alta_srff File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 323
    Info (12023): Found entity 14: alta_dff File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 346
    Info (12023): Found entity 15: alta_ufm_gddd File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 353
    Info (12023): Found entity 16: alta_dff_stall File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 357
    Info (12023): Found entity 17: alta_srlat File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 364
    Info (12023): Found entity 18: alta_dio File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 382
    Info (12023): Found entity 19: alta_ufms File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 477
    Info (12023): Found entity 20: alta_ufms_sim File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 503
    Info (12023): Found entity 21: alta_pll File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 859
    Info (12023): Found entity 22: alta_pllx File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 917
    Info (12023): Found entity 23: pll_clk_trim File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 1942
    Info (12023): Found entity 24: alta_pllv File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 1956
    Info (12023): Found entity 25: alta_pllve File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2059
    Info (12023): Found entity 26: alta_sram File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2264
    Info (12023): Found entity 27: alta_dpram16x4 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2303
    Info (12023): Found entity 28: alta_spram16x4 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2321
    Info (12023): Found entity 29: alta_wram File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2338
    Info (12023): Found entity 30: alta_bram_pulse_generator File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2377
    Info (12023): Found entity 31: alta_bram File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2394
    Info (12023): Found entity 32: alta_ram4k File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2565
    Info (12023): Found entity 33: alta_boot File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2742
    Info (12023): Found entity 34: alta_osc File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2756
    Info (12023): Found entity 35: alta_ufml File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2771
    Info (12023): Found entity 36: alta_jtag File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2780
    Info (12023): Found entity 37: alta_mult File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2813
    Info (12023): Found entity 38: alta_dff_en File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2885
    Info (12023): Found entity 39: alta_multm_add File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2893
    Info (12023): Found entity 40: alta_multm File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2916
    Info (12023): Found entity 41: alta_i2c File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3151
    Info (12023): Found entity 42: alta_spi File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3188
    Info (12023): Found entity 43: alta_irda File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3235
    Info (12023): Found entity 44: alta_bram9k File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3255
    Info (12023): Found entity 45: alta_ram9k File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3496
    Info (12023): Found entity 46: alta_mcu File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3704
    Info (12023): Found entity 47: alta_mcu_m3 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3833
    Info (12023): Found entity 48: alta_remote File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 3996
    Info (12023): Found entity 49: alta_saradc File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 4007
    Info (12023): Found entity 50: alta_gclksw File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 4022
    Info (12023): Found entity 51: alta_rv32 File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 4039
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 190
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for "outreg_h" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 455
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for "outreg_l" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 456
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for "oe_reg_h" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 464
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for "oe_reg_l" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 465
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for "dffOut" File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2889
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/Dev/Supra/etc/arch/rodinia/alta_sim.v Line: 2382
Info (12127): Elaborating entity "NSPLD" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at NSPLD.v(27): truncated value with size 32 to match size of target (2) File: E:/Works/NSPLD/NSPLD.v Line: 27
Warning (10230): Verilog HDL assignment warning at NSPLD.v(31): truncated value with size 32 to match size of target (2) File: E:/Works/NSPLD/NSPLD.v Line: 31
Warning (10230): Verilog HDL assignment warning at NSPLD.v(35): truncated value with size 32 to match size of target (2) File: E:/Works/NSPLD/NSPLD.v Line: 35
Warning (10230): Verilog HDL assignment warning at NSPLD.v(39): truncated value with size 32 to match size of target (2) File: E:/Works/NSPLD/NSPLD.v Line: 39
Info (270000): Limiting DSP block usage to 0 DSP block(s) for the partition Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'NSPLD_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          CLK
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 208 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file E:/Works/NSPLD/AGM/quartus_logs/NSPLD.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 54 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 50 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Fri May 20 00:51:15 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Works/NSPLD/AGM/quartus_logs/NSPLD.map.smsg.


