from frail import *
print_verilog(design_b)
print_verilog(design_a)
