{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652499718563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652499718587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 22:41:58 2022 " "Processing started: Fri May 13 22:41:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652499718587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499718587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499718588 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1652499719134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_RegBACKGTYPE.v(86) " "Verilog HDL information at SC_RegBACKGTYPE.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652499729022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpointtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPOINTTYPE " "Found entity 1: SC_RegPOINTTYPE" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "rtl/CC_BOTTOMSIDECOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652499729121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652499729121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinegame.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinegame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEGAME " "Found entity 1: SC_STATEMACHINEGAME" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_registercomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_registercomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REGISTERCOMPARATOR " "Found entity 1: CC_REGISTERCOMPARATOR" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX " "Found entity 1: CC_MUX" {  } { { "rtl/CC_MUX.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_MUX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652499729158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WIN_FROG BB_SYSTEM.v(570) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(570): created implicit net for \"WIN_FROG\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 570 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CN4_ BB_SYSTEM.v(664) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(664): created implicit net for \"CN4_\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 664 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_GAME_signal BB_SYSTEM.v(856) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(856): created implicit net for \"BB_SYSTEM_ST_GAME_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 856 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_BACK_signal BB_SYSTEM.v(857) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(857): created implicit net for \"BB_SYSTEM_ST_BACK_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 857 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_ST_POINT_signal BB_SYSTEM.v(858) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(858): created implicit net for \"BB_SYSTEM_ST_POINT_signal\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 858 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652499729292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_GAME_signal BB_SYSTEM.v(856) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(856): object \"BB_SYSTEM_ST_GAME_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652499729304 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_BACK_signal BB_SYSTEM.v(857) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(857): object \"BB_SYSTEM_ST_BACK_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652499729304 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_ST_POINT_signal BB_SYSTEM.v(858) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(858): object \"BB_SYSTEM_ST_POINT_signal\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652499729304 "|BB_SYSTEM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "GAME_Signal BB_SYSTEM.v(273) " "Verilog HDL warning at BB_SYSTEM.v(273): object GAME_Signal used but never assigned" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 273 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652499729305 "|BB_SYSTEM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BACK_Signal BB_SYSTEM.v(274) " "Verilog HDL warning at BB_SYSTEM.v(274): object BACK_Signal used but never assigned" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 274 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652499729305 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(856) " "Verilog HDL assignment warning at BB_SYSTEM.v(856): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729313 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(857) " "Verilog HDL assignment warning at BB_SYSTEM.v(857): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729313 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BB_SYSTEM.v(858) " "Verilog HDL assignment warning at BB_SYSTEM.v(858): truncated value with size 4 to match size of target (1)" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729313 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_point_1 BB_SYSTEM.v(179) " "Output port \"BB_SYSTEM_point_1\" at BB_SYSTEM.v(179) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652499729315 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BB_SYSTEM_back_1 BB_SYSTEM.v(180) " "Output port \"BB_SYSTEM_back_1\" at BB_SYSTEM.v(180) has no driver" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652499729315 "|BB_SYSTEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729391 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u7" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEPOINT SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0 " "Elaborating entity \"SC_STATEMACHINEPOINT\" for hierarchy \"SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEPOINT_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(95) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(95): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(96) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(96): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(97) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(97): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(98) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(98): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(99) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(99): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(100) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(100): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(101) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(101): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(102) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(102): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(103) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(103): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(104) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(104): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(105) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(105): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(106) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(106): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(107) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(107): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(109) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(109): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(110) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(110): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729421 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(111) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(111): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(112) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(112): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(113) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(113): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(114) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(114): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(116) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(116): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(118) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(118): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATE_Signal SC_STATEMACHINEPOINT.v(94) " "Verilog HDL Always Construct warning at SC_STATEMACHINEPOINT.v(94): inferring latch(es) for variable \"STATE_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(125) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(125): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(127) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(127): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SC_STATEMACHINEPOINT.v(129) " "Verilog HDL assignment warning at SC_STATEMACHINEPOINT.v(129): truncated value with size 32 to match size of target (4)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[0\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[0\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[1\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[1\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[2\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[2\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE_Signal\[3\] SC_STATEMACHINEPOINT.v(94) " "Inferred latch for \"STATE_Signal\[3\]\" at SC_STATEMACHINEPOINT.v(94)" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729422 "|BB_SYSTEM|SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u7" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 SC_RegBACKGTYPE.v(75) " "Verilog HDL assignment warning at SC_RegBACKGTYPE.v(75): truncated value with size 15 to match size of target (8)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729433 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEBACKG SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0 " "Elaborating entity \"SC_STATEMACHINEBACKG\" for hierarchy \"SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEBACKG_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729436 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SC_STATEMACHINEBACKG.v(138) " "Verilog HDL Case Statement information at SC_STATEMACHINEBACKG.v(138): all case item expressions in this case statement are onehot" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEBACKG.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652499729456 "|BB_SYSTEM|SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEGAME SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0 " "Elaborating entity \"SC_STATEMACHINEGAME\" for hierarchy \"SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEGAME_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(96) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(96): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729478 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(97) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(97): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729478 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(98) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(98): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(99) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(99): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(101) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(101): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(102) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(102): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(103) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(103): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(104) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(104): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729479 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(105) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(105): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(106) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(106): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(107) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(107): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(108) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(108): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(110) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(110): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(111) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(111): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(112) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(112): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(113) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(113): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729480 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(115) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(115): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729481 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(116) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(116): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729481 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(117) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(117): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729481 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(118) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(118): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729481 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(120) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(120): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729482 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(121) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(121): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729483 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(122) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(122): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729483 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(123) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(123): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729483 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(124) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(124): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729483 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(125) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(125): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729483 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(126) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(126): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(127) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(127): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(129) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(129): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(130) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(130): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(133) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(133): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(134) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(134): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(135) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(135): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(136) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(136): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(138) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(138): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(139) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(139): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729484 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(140) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(140): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(141) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(141): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(143) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(143): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(144) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(144): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(145) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(145): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(146) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(146): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729485 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(148) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(148): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(149) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(149): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(150) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(150): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(151) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(151): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(153) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(153): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(154) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(154): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(157) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(157): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SC_STATEMACHINEGAME.v(164) " "Verilog HDL assignment warning at SC_STATEMACHINEGAME.v(164): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SC_STATEMACHINEGAME.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEGAME.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729486 "|BB_SYSTEM|SC_STATEMACHINEGAME:SC_STATEMACHINEGAME_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_REGISTERCOMPARATOR CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1 " "Elaborating entity \"CC_REGISTERCOMPARATOR\" for hierarchy \"CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\"" {  } { { "BB_SYSTEM.v" "CC_REGISTERCOMPARATOR_1" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_NN_Outlow CC_REGISTERCOMPARATOR.v(89) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(89): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_NN_Outlow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_WinF_OutLow CC_REGISTERCOMPARATOR.v(89) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(89): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_WinF_OutLow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_REGISTERCOMPARATOR_WinL_OutLow CC_REGISTERCOMPARATOR.v(89) " "Verilog HDL Always Construct warning at CC_REGISTERCOMPARATOR.v(89): inferring latch(es) for variable \"CC_REGISTERCOMPARATOR_WinL_OutLow\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinL_OutLow CC_REGISTERCOMPARATOR.v(114) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinL_OutLow\" at CC_REGISTERCOMPARATOR.v(114)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[0\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[0\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[1\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[1\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[2\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[2\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[3\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[3\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729513 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[4\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[4\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[5\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[5\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[6\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[6\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_NN_Outlow\[7\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_NN_Outlow\[7\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[0\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[1\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[2\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[3\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[4\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[5\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[6\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] CC_REGISTERCOMPARATOR.v(107) " "Inferred latch for \"CC_REGISTERCOMPARATOR_WinF_OutLow\[7\]\" at CC_REGISTERCOMPARATOR.v(107)" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729514 "|BB_SYSTEM|CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX CC_MUX:CC_MUX_r0 " "Elaborating entity \"CC_MUX\" for hierarchy \"CC_MUX:CC_MUX_r0\"" {  } { { "BB_SYSTEM.v" "CC_MUX_r0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729560 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CC_SPEEDCOMPARATOR_LENTO CC_SPEEDCOMPARATOR.v(46) " "Verilog HDL Always Construct warning at CC_SPEEDCOMPARATOR.v(46): variable \"CC_SPEEDCOMPARATOR_LENTO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SPEEDCOMPARATOR.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652499729574 "|BB_SYSTEM|CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BOTTOMSIDECOMPARATOR CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0 " "Elaborating entity \"CC_BOTTOMSIDECOMPARATOR\" for hierarchy \"CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_BOTTOMSIDECOMPARATOR_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499729594 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729621 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BIN2BCD1 CC_BIN2BCD1:CC_BIN2BCD1_u0 " "Elaborating entity \"CC_BIN2BCD1\" for hierarchy \"CC_BIN2BCD1:CC_BIN2BCD1_u0\"" {  } { { "BB_SYSTEM.v" "CC_BIN2BCD1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(36) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729655 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(42) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729655 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(44) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_BIN2BCD1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729655 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SEVENSEG1 CC_SEVENSEG1:CC_SEVENSEG1_u0 " "Elaborating entity \"CC_SEVENSEG1\" for hierarchy \"CC_SEVENSEG1:CC_SEVENSEG1_u0\"" {  } { { "BB_SYSTEM.v" "CC_SEVENSEG1_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CC_SEVENSEG1.v(40) " "Verilog HDL assignment warning at CC_SEVENSEG1.v(40): truncated value with size 32 to match size of target (15)" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_SEVENSEG1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652499729672 "|BB_SYSTEM|CC_SEVENSEG1:CC_SEVENSEG1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u0 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u0" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499729673 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729774 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729774 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729775 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729775 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729776 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729776 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729776 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729776 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729776 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729776 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729777 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729777 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729777 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729778 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729778 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729778 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729778 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729778 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729778 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729779 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729779 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729779 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729779 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729779 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729779 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729780 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729780 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729780 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729780 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729780 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729780 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729780 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729780 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "power_up\[1\] " "Net \"power_up\[1\]\" is missing source, defaulting to GND" {  } { { "BB_SYSTEM.v" "power_up\[1\]" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 288 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652499729781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652499729781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652499730921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_NN_Outlow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|WideOr2" {  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[0\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[1\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[2\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[3\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[4\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[5\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730951 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[6\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] " "Latch CC_REGISTERCOMPARATOR:CC_REGISTERCOMPARATOR_1\|CC_REGISTERCOMPARATOR_WinF_OutLow\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\] " "Ports D and ENA on the latch are fed by the same signal SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\|RegPOINTTYPE_Register\[7\]" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_RegPOINTTYPE.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/CC_REGISTERCOMPARATOR.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/CC_REGISTERCOMPARATOR.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[2\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[1\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[3\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] " "Latch SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[2\] " "Ports D and ENA on the latch are fed by the same signal SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\|STATE_Register\[2\]" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652499730952 ""}  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/rtl/SC_STATEMACHINEPOINT.v" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652499730952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_display_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_display_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_display_OutBUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_state\[5\] GND " "Pin \"BB_SYSTEM_state\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_point_1 GND " "Pin \"BB_SYSTEM_point_1\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_point_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_back_1 GND " "Pin \"BB_SYSTEM_back_1\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_back_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[1\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[2\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[3\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[4\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[5\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[6\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_COMP_anidado\[7\] GND " "Pin \"BB_SYSTEM_COMP_anidado\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652499731575 "|BB_SYSTEM|BB_SYSTEM_COMP_anidado[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652499731575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652499731691 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652499732589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/U/2022-01/digitales/PRJ0_GOD/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499732776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652499733124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652499733124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "941 " "Implemented 941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652499733367 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652499733367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "865 " "Implemented 865 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652499733367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652499733367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652499733397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 22:42:13 2022 " "Processing ended: Fri May 13 22:42:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652499733397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652499733397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652499733397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652499733397 ""}
