Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Fri Jun 29 02:00:43 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.596        0.000                      0                  790        0.076        0.000                      0                  790        3.500        0.000                       0                   271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.596        0.000                      0                  790        0.076        0.000                      0                  790        3.500        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 3.436ns (46.866%)  route 3.896ns (53.134%))
  Logic Levels:           17  (CARRY4=11 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.678     5.346    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.478     5.824 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/Q
                         net (fo=3, routed)           0.780     6.605    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[59]
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.301     6.906 r  SKINNY_128_DUT/INST_IS_REG/Q[109]_i_3/O
                         net (fo=7, routed)           0.607     7.513    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[18]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.637 r  SKINNY_128_DUT/INST_IS_REG/Q[111]_i_3/O
                         net (fo=5, routed)           0.600     8.237    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[63]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  SKINNY_128_DUT/INST_IS_REG/Q[40]_i_3/O
                         net (fo=3, routed)           0.713     9.073    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[56]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.116     9.189 r  SKINNY_128_DUT/INST_IS_REG/Q[8]_i_1/O
                         net (fo=2, routed)           0.746     9.936    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[8]
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.328    10.264 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_54/O
                         net (fo=1, routed)           0.000    10.264    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_54_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.662 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.662    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_48_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.776    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.890    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.004    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    11.118    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.232    SKINNY_128_DUT/INST_TW_REG/CO[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.346    SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.460    SKINNY_128_DUT/INST_IS_REG/Q_reg[126]_0[0]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.574    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.688    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.916 f  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[2]
                         net (fo=2, routed)           0.448    12.365    SKINNY_128_DUT/INST_LFSR/Q_reg[22][0]
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.313    12.678 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    12.678    SKINNY_128_DUT_n_1
    SLICE_X38Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)        0.079    13.274    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 3.436ns (47.859%)  route 3.743ns (52.141%))
  Logic Levels:           17  (CARRY4=11 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.678     5.346    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDSE (Prop_fdse_C_Q)         0.478     5.824 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[59]/Q
                         net (fo=3, routed)           0.780     6.605    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[59]
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.301     6.906 r  SKINNY_128_DUT/INST_IS_REG/Q[109]_i_3/O
                         net (fo=7, routed)           0.607     7.513    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[18]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.637 r  SKINNY_128_DUT/INST_IS_REG/Q[111]_i_3/O
                         net (fo=5, routed)           0.600     8.237    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[63]
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  SKINNY_128_DUT/INST_IS_REG/Q[40]_i_3/O
                         net (fo=3, routed)           0.713     9.073    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[56]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.116     9.189 r  SKINNY_128_DUT/INST_IS_REG/Q[8]_i_1/O
                         net (fo=2, routed)           0.746     9.936    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[8]
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.328    10.264 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_54/O
                         net (fo=1, routed)           0.000    10.264    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_54_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.662 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.662    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_48_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.776 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.776    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_43_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.890 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.890    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_38_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.004 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.004    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_33_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.118 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.001    11.118    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_28_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.232 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.232    SKINNY_128_DUT/INST_TW_REG/CO[0]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.346 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.346    SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_18_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.460 r  SKINNY_128_DUT/INST_TW_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.460    SKINNY_128_DUT/INST_IS_REG/Q_reg[126]_0[0]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.574 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.574    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_7_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.688 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.688    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.916 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[2]
                         net (fo=2, routed)           0.296    12.213    SKINNY_128_DUT/INST_LFSR/Q_reg[22][0]
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.313    12.526 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    12.526    SKINNY_128_DUT_n_0
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562    12.953    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.031    13.226    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[104]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.182ns (24.747%)  route 3.594ns (75.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.756     5.424    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/Q
                         net (fo=3, routed)           0.971     6.852    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[0]
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.150     7.002 r  SKINNY_128_DUT/INST_IS_REG/Q[109]_i_2/O
                         net (fo=3, routed)           0.644     7.645    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.328     7.973 r  SKINNY_128_DUT/INST_IS_REG/Q[111]_i_2/O
                         net (fo=3, routed)           0.376     8.349    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[7]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.473 r  SKINNY_128_DUT/INST_IS_REG/Q[104]_i_2/O
                         net (fo=1, routed)           0.965     9.438    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[0]
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.562 r  SKINNY_128_DUT/INST_IS_REG/Q[104]_i_1/O
                         net (fo=2, routed)           0.639    10.201    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[104]
    SLICE_X32Y53         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.487    12.878    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X32Y53         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[104]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X32Y53         FDSE (Setup_fdse_C_D)       -0.031    13.089    SKINNY_128_DUT/INST_IS_REG/Q_reg[104]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.180ns (24.052%)  route 3.726ns (75.948%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.738     5.406    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[114]/Q
                         net (fo=6, routed)           0.943     6.806    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[114]
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.150     6.956 r  SKINNY_128_DUT/INST_IS_REG/Q[117]_i_2/O
                         net (fo=5, routed)           0.443     7.399    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[38]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     7.725 r  SKINNY_128_DUT/INST_IS_REG/Q[119]_i_2/O
                         net (fo=6, routed)           0.723     8.448    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[40]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.572 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_2/O
                         net (fo=4, routed)           0.648     9.219    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[34]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.124     9.343 r  SKINNY_128_DUT/INST_IS_REG/Q[17]_i_1/O
                         net (fo=2, routed)           0.969    10.312    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[17]
    SLICE_X40Y52         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.564    12.955    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.081    13.230    SKINNY_128_DUT/INST_IS_REG/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[105]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.182ns (25.149%)  route 3.518ns (74.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.756     5.424    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/Q
                         net (fo=3, routed)           0.971     6.852    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[0]
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.150     7.002 r  SKINNY_128_DUT/INST_IS_REG/Q[109]_i_2/O
                         net (fo=3, routed)           0.644     7.645    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.328     7.973 r  SKINNY_128_DUT/INST_IS_REG/Q[111]_i_2/O
                         net (fo=3, routed)           0.476     8.449    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[7]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.573 r  SKINNY_128_DUT/INST_IS_REG/Q[105]_i_2/O
                         net (fo=1, routed)           0.802     9.375    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[1]
    SLICE_X35Y49         LUT4 (Prop_lut4_I2_O)        0.124     9.499 r  SKINNY_128_DUT/INST_IS_REG/Q[105]_i_1/O
                         net (fo=2, routed)           0.625    10.124    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[105]
    SLICE_X34Y51         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.488    12.879    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y51         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[105]/C
                         clock pessimism              0.277    13.156    
                         clock uncertainty           -0.035    13.121    
    SLICE_X34Y51         FDSE (Setup_fdse_C_D)       -0.031    13.090    SKINNY_128_DUT/INST_IS_REG/Q_reg[105]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.244ns (26.474%)  route 3.455ns (73.526%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.678     5.346    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[40]/Q
                         net (fo=3, routed)           0.817     6.682    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[40]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.152     6.834 r  SKINNY_128_DUT/INST_IS_REG/Q[125]_i_4/O
                         net (fo=4, routed)           0.449     7.283    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[45]
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.326     7.609 r  SKINNY_128_DUT/INST_IS_REG/Q[63]_i_3/O
                         net (fo=7, routed)           0.653     8.262    SKINNY_128_DUT/INST_IS_REG/Q_reg[95]_0[14]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  SKINNY_128_DUT/INST_IS_REG/Q[120]_i_4/O
                         net (fo=4, routed)           0.806     9.192    SKINNY_128_DUT/INST_IS_REG/SUBCELLS_OUT[40]
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  SKINNY_128_DUT/INST_IS_REG/Q[120]_i_1/O
                         net (fo=2, routed)           0.729    10.045    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[120]
    SLICE_X39Y53         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.562    12.953    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[120]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.101    13.094    SKINNY_128_DUT/INST_IS_REG/Q_reg[120]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.668ns (15.378%)  route 3.676ns (84.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.738     5.406    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.542     6.466    SKINNY_128_DUT/INST_IS_REG/out[0]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.150     6.616 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_2__0/O
                         net (fo=256, routed)         3.134     9.750    SKINNY_128_DUT/INST_IS_REG/regs_ce
    SLICE_X33Y50         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.488    12.879    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.235    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.429    12.806    SKINNY_128_DUT/INST_IS_REG/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[60]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.668ns (15.378%)  route 3.676ns (84.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.738     5.406    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.542     6.466    SKINNY_128_DUT/INST_IS_REG/out[0]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.150     6.616 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_2__0/O
                         net (fo=256, routed)         3.134     9.750    SKINNY_128_DUT/INST_IS_REG/regs_ce
    SLICE_X33Y50         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.488    12.879    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[60]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.235    
    SLICE_X33Y50         FDSE (Setup_fdse_C_CE)      -0.429    12.806    SKINNY_128_DUT/INST_IS_REG/Q_reg[60]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.668ns (15.378%)  route 3.676ns (84.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.738     5.406    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.542     6.466    SKINNY_128_DUT/INST_IS_REG/out[0]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.150     6.616 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_2__0/O
                         net (fo=256, routed)         3.134     9.750    SKINNY_128_DUT/INST_TW_REG/regs_ce
    SLICE_X33Y50         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.488    12.879    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y50         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[26]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.235    
    SLICE_X33Y50         FDSE (Setup_fdse_C_CE)      -0.429    12.806    SKINNY_128_DUT/INST_TW_REG/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.668ns (15.378%)  route 3.676ns (84.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.738     5.406    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.542     6.466    SKINNY_128_DUT/INST_IS_REG/out[0]
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.150     6.616 r  SKINNY_128_DUT/INST_IS_REG/Q[127]_i_2__0/O
                         net (fo=256, routed)         3.134     9.750    SKINNY_128_DUT/INST_TW_REG/regs_ce
    SLICE_X33Y50         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.488    12.879    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[42]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.235    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.429    12.806    SKINNY_128_DUT/INST_TW_REG/Q_reg[42]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.565     1.477    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y46         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[103]/Q
                         net (fo=2, routed)           0.263     1.881    SKINNY_128_DUT/INST_TW_REG/TW_REG_OUT[103]
    SLICE_X34Y50         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.989    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[39]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.805    SKINNY_128_DUT/INST_TW_REG/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.814%)  route 0.233ns (61.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.560     1.472    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.148     1.620 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[74]/Q
                         net (fo=2, routed)           0.233     1.853    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[10]
    SLICE_X34Y47         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.835     1.994    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X34Y47         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[10]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X34Y47         FDSE (Hold_fdse_C_D)         0.006     1.753    SKINNY_128_DUT/INST_TW_REG/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[100]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.594%)  route 0.305ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.566     1.478    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y49         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[100]/Q
                         net (fo=2, routed)           0.305     1.924    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[36]
    SLICE_X33Y51         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.988    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y51         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[36]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X33Y51         FDSE (Hold_fdse_C_D)         0.070     1.811    SKINNY_128_DUT/INST_TW_REG/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.566     1.478    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[30]/Q
                         net (fo=1, routed)           0.056     1.675    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[30]
    SLICE_X35Y48         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.835     1.994    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[78]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.078     1.556    SKINNY_128_DUT/INST_TW_REG/Q_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[83]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.504    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y46         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[11]/Q
                         net (fo=1, routed)           0.056     1.701    SKINNY_128_DUT/INST_TW_REG/Q_reg_n_0_[11]
    SLICE_X39Y46         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.861     2.020    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y46         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[83]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X39Y46         FDSE (Hold_fdse_C_D)         0.075     1.579    SKINNY_128_DUT/INST_TW_REG/Q_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.560     1.472    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/Q
                         net (fo=2, routed)           0.068     1.681    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[7]
    SLICE_X35Y51         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.830     1.989    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y51         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[7]/C
                         clock pessimism             -0.517     1.472    
    SLICE_X35Y51         FDSE (Hold_fdse_C_D)         0.078     1.550    SKINNY_128_DUT/INST_TW_REG/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[70]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TW_REG/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.528%)  route 0.353ns (71.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.566     1.478    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y47         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[70]/Q
                         net (fo=2, routed)           0.353     1.972    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[6]
    SLICE_X36Y53         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.856     2.015    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[6]/C
                         clock pessimism             -0.247     1.768    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.072     1.840    SKINNY_128_DUT/INST_TW_REG/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[116]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.766%)  route 0.081ns (30.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.560     1.472    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X33Y51         FDSE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[116]/Q
                         net (fo=5, routed)           0.081     1.693    SKINNY_128_DUT/INST_TW_REG/Q_reg[62]_0[48]
    SLICE_X32Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.738 r  SKINNY_128_DUT/INST_TW_REG/Q[84]_i_1/O
                         net (fo=1, routed)           0.000     1.738    SKINNY_128_DUT/INST_IS_REG/Q_reg[127]_0[18]
    SLICE_X32Y51         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.829     1.988    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[84]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.121     1.606    SKINNY_128_DUT/INST_IS_REG/Q_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.394%)  route 0.298ns (61.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.560     1.472    SKINNY_128_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SKINNY_128_DUT/INST_TW_REG/Q_reg[71]/Q
                         net (fo=2, routed)           0.231     1.844    SKINNY_128_DUT/INST_IS_REG/TW_REG_OUT[7]
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  SKINNY_128_DUT/INST_IS_REG/Q[63]_i_1/O
                         net (fo=2, routed)           0.068     1.956    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[63]
    SLICE_X34Y49         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.835     1.994    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[63]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.063     1.810    SKINNY_128_DUT/INST_IS_REG/Q_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[98]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.928%)  route 0.332ns (64.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.589     1.501    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[26]/Q
                         net (fo=6, routed)           0.332     1.974    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[26]
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.019 r  SKINNY_128_DUT/INST_IS_REG/Q[98]_i_1/O
                         net (fo=2, routed)           0.000     2.019    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[98]
    SLICE_X40Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.864     2.023    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[98]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDSE (Hold_fdse_C_D)         0.092     1.868    SKINNY_128_DUT/INST_IS_REG/Q_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y54    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y54    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y55    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y53    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y53    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y53    SKINNY_128_DUT/INST_IS_REG/Q_reg[114]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    SKINNY_128_DUT/INST_IS_REG/Q_reg[127]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    SKINNY_128_DUT/INST_IS_REG/Q_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    SKINNY_128_DUT/INST_IS_REG/Q_reg[29]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    SKINNY_128_DUT/INST_IS_REG/Q_reg[30]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    SKINNY_128_DUT/INST_IS_REG/Q_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SKINNY_128_DUT/INST_IS_REG/Q_reg[90]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SKINNY_128_DUT/INST_IS_REG/Q_reg[94]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    SKINNY_128_DUT/INST_IS_REG/Q_reg[97]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    SKINNY_128_DUT/INST_TW_REG/Q_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    SKINNY_128_DUT/INST_TW_REG/Q_reg[69]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y54    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y54    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y55    FSM_onehot_current_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y53    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y53    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    SKINNY_128_DUT/INST_IS_REG/Q_reg[114]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y53    SKINNY_128_DUT/INST_IS_REG/Q_reg[115]/C



