/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [6:0] _04_;
  wire [4:0] _05_;
  reg [16:0] _06_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_33z ? celloutsig_0_5z[1] : celloutsig_0_24z[1]);
  assign celloutsig_1_8z = !(celloutsig_1_3z[0] ? celloutsig_1_2z[7] : celloutsig_1_4z[5]);
  assign celloutsig_0_22z = !(celloutsig_0_19z[7] ? celloutsig_0_1z[1] : celloutsig_0_3z[3]);
  assign celloutsig_0_40z = ~(celloutsig_0_24z[0] | celloutsig_0_36z);
  assign celloutsig_0_77z = ~(celloutsig_0_8z | celloutsig_0_43z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[6] | celloutsig_1_2z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_6z | celloutsig_0_13z[6]);
  assign celloutsig_0_26z = ~(celloutsig_0_23z[2] | celloutsig_0_7z);
  assign celloutsig_0_38z = celloutsig_0_13z[0] | celloutsig_0_26z;
  assign celloutsig_0_46z = celloutsig_0_12z[4] | celloutsig_0_36z;
  assign celloutsig_0_7z = celloutsig_0_1z[1] | celloutsig_0_0z[6];
  assign celloutsig_0_8z = celloutsig_0_6z | celloutsig_0_2z[5];
  assign celloutsig_1_9z = celloutsig_1_0z[4] | celloutsig_1_8z;
  assign celloutsig_0_15z = celloutsig_0_3z[2] | celloutsig_0_4z[5];
  assign celloutsig_0_21z = _02_ | celloutsig_0_20z;
  assign celloutsig_0_30z = celloutsig_0_24z[3] | celloutsig_0_22z;
  assign celloutsig_0_31z = celloutsig_0_23z[5] | celloutsig_0_30z;
  assign celloutsig_0_20z = ~(celloutsig_0_4z[2] ^ celloutsig_0_4z[1]);
  assign celloutsig_0_32z = ~(in_data[87] ^ celloutsig_0_6z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_6z };
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 7'h00;
    else _27_ <= { celloutsig_1_0z[4:3], celloutsig_1_0z };
  assign { _04_[6:1], _01_ } = _27_;
  reg [4:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 5'h00;
    else _28_ <= { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _05_[4:2], _02_, _00_ } = _28_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 17'h00000;
    else _06_ <= { celloutsig_0_5z[1], celloutsig_0_0z, _05_[4:2], _02_, _00_, celloutsig_0_14z };
  assign celloutsig_1_12z = { celloutsig_1_3z[3:2], celloutsig_1_5z, celloutsig_1_9z, _04_[6:1], _01_, celloutsig_1_6z, celloutsig_1_6z } / { 1'h1, celloutsig_1_11z[11:5], 5'h00 };
  assign celloutsig_1_18z = celloutsig_1_12z[7:4] / { 1'h1, celloutsig_1_15z[3:1] };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z } / { 1'h1, celloutsig_0_0z[6:2], celloutsig_0_6z };
  assign celloutsig_0_24z = _06_[16:10] / { 1'h1, celloutsig_0_2z[5:0] };
  assign celloutsig_0_0z = in_data[67:58] * in_data[71:62];
  assign celloutsig_0_3z = celloutsig_0_0z[5:2] * celloutsig_0_2z[7:4];
  assign celloutsig_1_0z = in_data[125:121] * in_data[191:187];
  assign celloutsig_1_2z = in_data[125:111] * in_data[139:125];
  assign celloutsig_1_10z = { celloutsig_1_3z[2:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z } * celloutsig_1_2z[10:1];
  assign celloutsig_0_12z = { celloutsig_0_0z[4:0], celloutsig_0_3z, celloutsig_0_6z } * { celloutsig_0_0z[9:4], celloutsig_0_3z };
  assign celloutsig_0_19z = in_data[44:34] * { in_data[57:48], celloutsig_0_17z };
  assign celloutsig_0_33z = { celloutsig_0_4z[6:1], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_31z } != { celloutsig_0_23z[3:2], celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[179:174], celloutsig_1_4z[8:5], celloutsig_1_4z[8:5], celloutsig_1_4z[0] } != celloutsig_1_2z;
  assign celloutsig_0_35z = - { celloutsig_0_24z[6:4], celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_47z = - { celloutsig_0_1z, celloutsig_0_46z, _03_ };
  assign celloutsig_0_5z = - celloutsig_0_4z[7:4];
  assign celloutsig_0_76z = - celloutsig_0_47z[5:3];
  assign celloutsig_1_3z = - celloutsig_1_2z[12:8];
  assign celloutsig_0_23z = - { celloutsig_0_2z[6:1], celloutsig_0_21z };
  assign celloutsig_0_25z = - { celloutsig_0_2z[4:3], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_14z = { celloutsig_0_2z[4:0], _05_[4:2], _02_, _00_ } !== celloutsig_0_0z;
  assign celloutsig_1_15z = ~ { celloutsig_1_12z[12:4], celloutsig_1_3z };
  assign celloutsig_1_19z = ~ celloutsig_1_11z[8:6];
  assign celloutsig_0_6z = & celloutsig_0_2z[8:6];
  assign celloutsig_0_11z = & { celloutsig_0_10z, in_data[93:87] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_4z[8:5], celloutsig_1_4z[8:5], celloutsig_1_4z[0] };
  assign celloutsig_0_10z = ~^ in_data[19:13];
  assign celloutsig_0_4z = celloutsig_0_2z[7:0] <<< { celloutsig_0_2z[7:4], celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] <<< in_data[94:92];
  assign celloutsig_0_2z = { celloutsig_0_0z[9:4], celloutsig_0_1z } ^ in_data[69:61];
  assign celloutsig_0_43z = ~((celloutsig_0_35z[11] & celloutsig_0_15z) | (celloutsig_0_38z & celloutsig_0_31z));
  assign { celloutsig_1_4z[8:5], celloutsig_1_4z[0] } = ~ celloutsig_1_0z;
  assign celloutsig_1_11z[12:5] = celloutsig_1_10z[9:2] ^ celloutsig_1_2z[11:4];
  assign _04_[0] = _01_;
  assign _05_[1:0] = { _02_, _00_ };
  assign celloutsig_1_11z[4:0] = 5'h00;
  assign celloutsig_1_4z[4:1] = celloutsig_1_4z[8:5];
  assign { out_data[131:128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
