INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul/fp_mul.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul/fp_mul.srcs/sim_1/new/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul/fp_mul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
