Timing Analyzer report for rgb_display
Sat May 25 16:06:15 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rgb_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 131.44 MHz ; 131.44 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 192.392 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.717 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 192.392 ; fifo:sync_fifo|d_reg[0]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.407     ; 7.202      ;
; 193.019 ; fifo:sync_fifo|d_reg[1]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.407     ; 6.575      ;
; 193.239 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.684      ;
; 193.250 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.679      ;
; 193.343 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.580      ;
; 193.350 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.573      ;
; 193.372 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.551      ;
; 193.456 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.467      ;
; 193.511 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.412      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.520 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.400      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.535 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.385      ;
; 193.587 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.336      ;
; 193.592 ; spi_tx:spi_interface|cnt1_reg[6]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.331      ;
; 193.604 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.319      ;
; 193.615 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.317      ;
; 193.615 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.314      ;
; 193.617 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.315      ;
; 193.619 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.313      ;
; 193.619 ; spi_tx:spi_interface|cnt3_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.310      ;
; 193.634 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.298      ;
; 193.636 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.296      ;
; 193.637 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.295      ;
; 193.638 ; spi_tx:spi_interface|cnt1_reg[4]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.285      ;
; 193.638 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.294      ;
; 193.639 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.293      ;
; 193.641 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.291      ;
; 193.644 ; spi_tx:spi_interface|cnt1_reg[10]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.279      ;
; 193.648 ; spi_tx:spi_interface|state.ST_SEND_PIXELS ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.047     ; 6.306      ;
; 193.700 ; spi_tx:spi_interface|cnt3_reg[1]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.229      ;
; 193.708 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.215      ;
; 193.715 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.208      ;
; 193.721 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.211      ;
; 193.723 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.209      ;
; 193.725 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.207      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.730 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.190      ;
; 193.737 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.186      ;
; 193.738 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.194      ;
; 193.740 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.192      ;
; 193.742 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.190      ;
; 193.748 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.119     ; 6.134      ;
; 193.748 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.119     ; 6.134      ;
; 193.750 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.119     ; 6.132      ;
; 193.784 ; spi_tx:spi_interface|cnt1_reg[5]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.139      ;
; 193.821 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.102      ;
; 193.839 ; spi_tx:spi_interface|cnt3_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.090      ;
; 193.852 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.080      ;
; 193.854 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.078      ;
; 193.856 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 6.076      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.862 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.058      ;
; 193.873 ; spi_tx:spi_interface|cnt2_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.048      ;
; 193.876 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 6.047      ;
; 193.881 ; spi_tx:spi_interface|cnt2_reg[1]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.040      ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.434 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.165      ;
; 0.439 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.172      ;
; 0.444 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.175      ;
; 0.448 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.452 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.191      ;
; 0.463 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.194      ;
; 0.465 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.479 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.210      ;
; 0.483 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.493 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.495 ; encoder:colour_encoder|ascii_reg[1]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.787      ;
; 0.503 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.239      ;
; 0.513 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.245      ;
; 0.514 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.806      ;
; 0.525 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.527 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.259      ;
; 0.534 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.542 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.651 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.683 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.687 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.419      ;
; 0.700 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.702 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.717 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|state.ST_BPP_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.009      ;
; 0.725 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; spi_tx:spi_interface|state.ST_RGB_SETTING             ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.732 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.464      ;
; 0.735 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.737 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|state.ST_DONE                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.741 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|state.ST_RGB_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.745 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; uart_rx:uart_interface|clks_reg[6]                    ; uart_rx:uart_interface|clks_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.751 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.754 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.755 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.757 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|cnt1_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt2_reg[4]                      ; spi_tx:spi_interface|cnt2_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 138.06 MHz ; 138.06 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 192.757 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.716 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 192.757 ; fifo:sync_fifo|d_reg[0]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.363     ; 6.882      ;
; 193.349 ; fifo:sync_fifo|d_reg[1]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.363     ; 6.290      ;
; 193.570 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.362      ;
; 193.605 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 6.334      ;
; 193.632 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.300      ;
; 193.642 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.290      ;
; 193.656 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.276      ;
; 193.743 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.189      ;
; 193.792 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.140      ;
; 193.867 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.065      ;
; 193.887 ; spi_tx:spi_interface|cnt1_reg[6]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.045      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.028      ;
; 193.904 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.028      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.916 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.013      ;
; 193.932 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 6.008      ;
; 193.934 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 6.006      ;
; 193.937 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 6.003      ;
; 193.937 ; spi_tx:spi_interface|cnt3_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 6.002      ;
; 193.939 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 6.000      ;
; 193.944 ; spi_tx:spi_interface|state.ST_SEND_PIXELS ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.042     ; 6.016      ;
; 193.946 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.994      ;
; 193.948 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.992      ;
; 193.951 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.989      ;
; 193.961 ; spi_tx:spi_interface|cnt1_reg[4]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.971      ;
; 193.965 ; spi_tx:spi_interface|cnt1_reg[10]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.967      ;
; 193.966 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.966      ;
; 193.976 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.956      ;
; 193.986 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.954      ;
; 193.988 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.952      ;
; 193.990 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.942      ;
; 193.991 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.949      ;
; 194.006 ; spi_tx:spi_interface|cnt3_reg[1]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 5.933      ;
; 194.033 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.907      ;
; 194.035 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.905      ;
; 194.038 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.902      ;
; 194.048 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.892      ;
; 194.050 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.890      ;
; 194.053 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.887      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.852      ;
; 194.077 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.855      ;
; 194.082 ; spi_tx:spi_interface|cnt1_reg[5]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.850      ;
; 194.126 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.806      ;
; 194.133 ; spi_tx:spi_interface|cnt3_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 5.806      ;
; 194.152 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.105     ; 5.745      ;
; 194.152 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.105     ; 5.745      ;
; 194.154 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.105     ; 5.743      ;
; 194.157 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.783      ;
; 194.159 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.781      ;
; 194.162 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.778      ;
; 194.201 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.731      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.204 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.725      ;
; 194.208 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 5.732      ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.063      ;
; 0.415 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.070      ;
; 0.416 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.420 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.075      ;
; 0.432 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.087      ;
; 0.437 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.089      ;
; 0.449 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.104      ;
; 0.457 ; encoder:colour_encoder|ascii_reg[1]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.458 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.471 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.126      ;
; 0.479 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.135      ;
; 0.481 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.487 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.492 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.147      ;
; 0.503 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.509 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.608 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.617 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.885      ;
; 0.626 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.637 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.292      ;
; 0.646 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.649 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.651 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.919      ;
; 0.653 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.665 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|state.ST_BPP_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.670 ; spi_tx:spi_interface|state.ST_RGB_SETTING             ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.673 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.328      ;
; 0.684 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|state.ST_RGB_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.691 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|state.ST_DONE                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; uart_rx:uart_interface|clks_reg[6]                    ; uart_rx:uart_interface|clks_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.701 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|cnt1_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 196.554 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.150 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.735 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 196.554 ; fifo:sync_fifo|d_reg[0]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.199     ; 3.234      ;
; 196.850 ; fifo:sync_fifo|d_reg[1]                   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.199     ; 2.938      ;
; 196.915 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 3.045      ;
; 197.071 ; spi_tx:spi_interface|cnt3_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.889      ;
; 197.079 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.875      ;
; 197.082 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.872      ;
; 197.101 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.853      ;
; 197.126 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.828      ;
; 197.129 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.828      ;
; 197.132 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.825      ;
; 197.133 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.824      ;
; 197.136 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.821      ;
; 197.142 ; spi_tx:spi_interface|state.ST_SEND_PIXELS ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.020     ; 2.825      ;
; 197.142 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.812      ;
; 197.157 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.800      ;
; 197.160 ; spi_tx:spi_interface|cnt3_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.800      ;
; 197.160 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.797      ;
; 197.165 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.789      ;
; 197.192 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.765      ;
; 197.196 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.761      ;
; 197.199 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.758      ;
; 197.203 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.754      ;
; 197.214 ; spi_tx:spi_interface|cnt3_reg[1]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.746      ;
; 197.218 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.736      ;
; 197.220 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.737      ;
; 197.221 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.711      ;
; 197.222 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.710      ;
; 197.222 ; uart_rx:uart_interface|clks_reg[4]        ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.710      ;
; 197.224 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.733      ;
; 197.227 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.730      ;
; 197.228 ; uart_rx:uart_interface|state.ST_RECEIVE   ; uart_rx:uart_interface|data_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.711      ;
; 197.228 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.729      ;
; 197.235 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.719      ;
; 197.238 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.716      ;
; 197.248 ; uart_rx:uart_interface|state.ST_RECEIVE   ; uart_rx:uart_interface|data_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.691      ;
; 197.252 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.705      ;
; 197.257 ; spi_tx:spi_interface|cnt1_reg[2]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.697      ;
; 197.263 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.694      ;
; 197.267 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.690      ;
; 197.268 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.689      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.269 ; spi_tx:spi_interface|cnt1_reg[7]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.682      ;
; 197.272 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.685      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.275 ; spi_tx:spi_interface|cnt1_reg[12]         ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.676      ;
; 197.280 ; spi_tx:spi_interface|cnt1_reg[6]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.674      ;
; 197.282 ; spi_tx:spi_interface|cnt1_reg[3]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.672      ;
; 197.285 ; spi_tx:spi_interface|cnt3_reg[3]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.675      ;
; 197.291 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.666      ;
; 197.296 ; spi_tx:spi_interface|cnt1_reg[8]          ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 2.661      ;
; 197.296 ; uart_rx:uart_interface|clks_reg[6]        ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.636      ;
; 197.297 ; uart_rx:uart_interface|clks_reg[6]        ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.635      ;
; 197.297 ; uart_rx:uart_interface|clks_reg[6]        ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.055     ; 2.635      ;
; 197.298 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.656      ;
; 197.302 ; spi_tx:spi_interface|cnt1_reg[10]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.652      ;
; 197.303 ; spi_tx:spi_interface|index_reg[1]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.640      ;
; 197.305 ; spi_tx:spi_interface|cnt1_reg[4]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.649      ;
; 197.315 ; spi_tx:spi_interface|index_reg[2]         ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.044     ; 2.628      ;
; 197.316 ; spi_tx:spi_interface|cnt3_reg[0]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.644      ;
; 197.321 ; spi_tx:spi_interface|cnt1_reg[0]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.633      ;
; 197.344 ; uart_rx:uart_interface|state.ST_RECEIVE   ; uart_rx:uart_interface|data_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.595      ;
; 197.346 ; uart_rx:uart_interface|state.ST_RECEIVE   ; uart_rx:uart_interface|data_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.593      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.359 ; spi_tx:spi_interface|cnt1_reg[9]          ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.592      ;
; 197.360 ; spi_tx:spi_interface|cnt1_reg[5]          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.033     ; 2.594      ;
; 197.361 ; uart_rx:uart_interface|state.ST_RECEIVE   ; uart_rx:uart_interface|data_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.578      ;
; 197.370 ; spi_tx:spi_interface|cnt3_reg[1]          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.027     ; 2.590      ;
+---------+-------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.150 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.153 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.155 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.157 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.162 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.164 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.169 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.177 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.182 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.511      ;
; 0.187 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.516      ;
; 0.194 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.201 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; encoder:colour_encoder|ascii_reg[1]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck2_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.258 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.263 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.592      ;
; 0.266 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.279 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD        ; spi_tx:spi_interface|state.ST_BPP_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; spi_tx:spi_interface|state.ST_RGB_SETTING             ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.612      ;
; 0.289 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD          ; spi_tx:spi_interface|state.ST_RGB_SETTING                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.298 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_rx:uart_interface|clks_reg[6]                    ; uart_rx:uart_interface|clks_reg[6]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; spi_tx:spi_interface|cnt2_reg[3]                      ; spi_tx:spi_interface|cnt2_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|cnt1_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|state.ST_SEND_PIXELS             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 192.392 ; 0.150 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 192.392 ; 0.150 ; N/A      ; N/A     ; 99.716              ;
; Design-wide TNS                                  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2955     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2955     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 25 16:06:13 2024
Info: Command: quartus_sta rgb_display -c rgb_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rgb_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 192.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   192.392               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    99.717               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 192.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   192.757               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    99.716               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 196.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   196.554               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    99.735               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Sat May 25 16:06:15 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


