<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>L4Re Operating System Framework: x86/l4/sys/__vcpu-arch.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="l4re-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="L4Re_rgb_logo_quer_hg_h55.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">L4Re Operating System Framework
   </div>
   <div id="projectbrief">Interface and Usage Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('x86_2l4_2sys_2____vcpu-arch_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">__vcpu-arch.h</div></div>
</div><!--header-->
<div class="contents">
<a href="x86_2l4_2sys_2____vcpu-arch_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * (c) 2009 Adam Lackorzynski &lt;adam@os.inf.tu-dresden.de&gt;,</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *          Alexander Warg &lt;warg@os.inf.tu-dresden.de&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *     economic rights: Technische Universit√§t Dresden (Germany)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * This file is part of TUD:OS and distributed under the terms of the</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * GNU General Public License 2.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Please see the COPYING-GPL-2 file for details.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * As a special exception, you may use this file as part of a free software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * library without restriction.  Specifically, if other files instantiate</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * templates or use macros or inline functions from this file, or you compile</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * this file and link it with other files to produce an executable, this</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * file does not by itself cause the resulting executable to be covered by</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * the GNU General Public License.  This exception does not however</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * invalidate any other reasons why the executable file might be covered by</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * the GNU General Public License.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;<a class="code" href="l4_2sys_2types_8h.html">l4/sys/types.h</a>&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>{</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="x86_2l4_2sys_2____vcpu-arch_8h.html#a441c033e3d3f086db9e3901c0d66bd3da18f169cebe4da9364dc6e58a81184fc2">   35</a></span>  <a class="code hl_enumvalue" href="amd64_2l4_2sys_2____vcpu-arch_8h.html#abe821d0fac05333be298917dcb50ee1da18f169cebe4da9364dc6e58a81184fc2">L4_VCPU_STATE_VERSION</a> = 0x45,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  L4_VCPU_STATE_SIZE = 0x200,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  L4_VCPU_STATE_EXT_SIZE = <a class="code hl_define" href="group__l4__memory__api.html#gabecf862d8b8f39ad28af45d7fc949dd5">L4_PAGESIZE</a>,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>};</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="};">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__l4__vcpu__api.html#gaa9c9426f606dfa123ace57a1081e4e1b">   45</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__l4__vcpu__api.html#gaa9c9426f606dfa123ace57a1081e4e1b">L4_vcpu_state_offset</a></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba970100e3dd8000f263688f50d6fcbda3">   47</a></span>  <a class="code hl_enumvalue" href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba970100e3dd8000f263688f50d6fcbda3">L4_VCPU_OFFSET_EXT_STATE</a> = 0x400, </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba51d123b064652c03ed78714ec92615e5">   48</a></span>  <a class="code hl_enumvalue" href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba51d123b064652c03ed78714ec92615e5">L4_VCPU_OFFSET_EXT_INFOS</a> = 0x200, </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>};</div>
</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structl4__vcpu__regs__t.html">l4_vcpu_regs_t</a></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>{</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structl4__vcpu__regs__t.html#ad2afac5e032ce5dc0b3c7f7d5f1104ec">   57</a></span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#ad2afac5e032ce5dc0b3c7f7d5f1104ec">es</a>;     </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structl4__vcpu__regs__t.html#ab2acd159392ad670c137b7b0bf594da3">   58</a></span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#ab2acd159392ad670c137b7b0bf594da3">ds</a>;     </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structl4__vcpu__regs__t.html#aae4ea27e5cc00607e349ec5515f5b3cf">   59</a></span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#aae4ea27e5cc00607e349ec5515f5b3cf">gs</a>;     </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structl4__vcpu__regs__t.html#a1b71e072cc9cab01a5d0f6d842f4b554">   60</a></span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a1b71e072cc9cab01a5d0f6d842f4b554">fs</a>;     </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a64d2d6442a3ba78f42df2f2862420821">di</a>;     </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#ad40fc50396e2788b007b3a85cbeaea80">si</a>;     </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a4fe5cfd1c0f65372ca52287e625f0653">bp</a>;     </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a3f6687e67ef2d8eca6a9236a4c6dbcae">pfa</a>;    </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a99391c7f92f1a71e0c17a09517c7c3d7">bx</a>;     </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#aff89ffe0278c4294e251fb462b5a1da4">dx</a>;     </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a67b367032b745f2213c60c2f1244f2e9">cx</a>;     </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#aba5f038ee2752020250b2907f10f1f56">ax</a>;     </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#aa366588ec6a68ddaa5d87d87095bf44e">trapno</a>; </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a1a7a4e5198caf269f1afdcdfbf6475d4">err</a>;    </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#afa0ae8c3fa639fae83bfeaa3dfd19e6c">ip</a>;     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structl4__vcpu__regs__t.html#afb834f3811b8c41deb777c1707f280f2">   75</a></span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#afb834f3811b8c41deb777c1707f280f2">dummy1</a>; </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#ac9eb8d042f40cf3fd790f03b6c072037">flags</a>;  </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a006a9a913bbf2ca0e775897a5d494034">sp</a>;     </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="code hl_variable" href="structl4__vcpu__regs__t.html#a2f460bd254d78c51e36044f8bdefc2e7">ss</a>;     </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__l4__vcpu__api.html#gab6bd3b349dcc885ad4ebee3379966cc0">   79</a></span>} <a class="code hl_typedef" href="group__l4__vcpu__api.html#gab6bd3b349dcc885ad4ebee3379966cc0">l4_vcpu_regs_t</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="x86_2l4_2sys_2____vcpu-arch_8h.html#afa6877676ca7b547f705ef36b0ed22cf">   84</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structl4__vcpu__arch__state__t.html">l4_vcpu_arch_state_t</a> {} <a class="code hl_typedef" href="amd64_2l4_2sys_2____vcpu-arch_8h.html#afa6877676ca7b547f705ef36b0ed22cf">l4_vcpu_arch_state_t</a>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structl4__vcpu__ipc__regs__t.html">l4_vcpu_ipc_regs_t</a></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>{</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> _res[2];</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> label;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_typedef" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> _res2[3];</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_struct" href="structl4__msgtag__t.html">l4_msgtag_t</a> tag;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__l4__vcpu__api.html#ga8655f00476dd34b9030b89ec01da8fd1">   96</a></span>} <a class="code hl_typedef" href="group__l4__vcpu__api.html#ga8655f00476dd34b9030b89ec01da8fd1">l4_vcpu_ipc_regs_t</a>;</div>
<div class="ttc" id="aamd64_2l4_2sys_2____vcpu-arch_8h_html_abe821d0fac05333be298917dcb50ee1da18f169cebe4da9364dc6e58a81184fc2"><div class="ttname"><a href="amd64_2l4_2sys_2____vcpu-arch_8h.html#abe821d0fac05333be298917dcb50ee1da18f169cebe4da9364dc6e58a81184fc2">L4_VCPU_STATE_VERSION</a></div><div class="ttdeci">@ L4_VCPU_STATE_VERSION</div><div class="ttdoc">Architecture-specific version ID.</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00035">__vcpu-arch.h:35</a></div></div>
<div class="ttc" id="aamd64_2l4_2sys_2____vcpu-arch_8h_html_afa6877676ca7b547f705ef36b0ed22cf"><div class="ttname"><a href="amd64_2l4_2sys_2____vcpu-arch_8h.html#afa6877676ca7b547f705ef36b0ed22cf">l4_vcpu_arch_state_t</a></div><div class="ttdeci">struct l4_vcpu_arch_state_t l4_vcpu_arch_state_t</div><div class="ttdoc">Architecture-specific vCPU state.</div></div>
<div class="ttc" id="agroup__l4__basic__types_html_ga1c2c4b333f75b1d05b59855910f2b9cb"><div class="ttname"><a href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a></div><div class="ttdeci">unsigned long l4_umword_t</div><div class="ttdoc">Unsigned machine word.</div><div class="ttdef"><b>Definition</b> <a href="l4_2sys_2l4int_8h_source.html#l00051">l4int.h:51</a></div></div>
<div class="ttc" id="agroup__l4__memory__api_html_gabecf862d8b8f39ad28af45d7fc949dd5"><div class="ttname"><a href="group__l4__memory__api.html#gabecf862d8b8f39ad28af45d7fc949dd5">L4_PAGESIZE</a></div><div class="ttdeci">#define L4_PAGESIZE</div><div class="ttdoc">Minimal page size (in bytes).</div><div class="ttdef"><b>Definition</b> <a href="l4_2sys_2consts_8h_source.html#l00380">consts.h:380</a></div></div>
<div class="ttc" id="agroup__l4__vcpu__api_html_ga8655f00476dd34b9030b89ec01da8fd1"><div class="ttname"><a href="group__l4__vcpu__api.html#ga8655f00476dd34b9030b89ec01da8fd1">l4_vcpu_ipc_regs_t</a></div><div class="ttdeci">struct l4_vcpu_ipc_regs_t l4_vcpu_ipc_regs_t</div><div class="ttdoc">vCPU message registers.</div></div>
<div class="ttc" id="agroup__l4__vcpu__api_html_gaa9c9426f606dfa123ace57a1081e4e1b"><div class="ttname"><a href="group__l4__vcpu__api.html#gaa9c9426f606dfa123ace57a1081e4e1b">L4_vcpu_state_offset</a></div><div class="ttdeci">L4_vcpu_state_offset</div><div class="ttdoc">Offsets for vCPU state layouts.</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00046">__vcpu-arch.h:47</a></div></div>
<div class="ttc" id="agroup__l4__vcpu__api_html_gab6bd3b349dcc885ad4ebee3379966cc0"><div class="ttname"><a href="group__l4__vcpu__api.html#gab6bd3b349dcc885ad4ebee3379966cc0">l4_vcpu_regs_t</a></div><div class="ttdeci">struct l4_vcpu_regs_t l4_vcpu_regs_t</div><div class="ttdoc">vCPU registers.</div></div>
<div class="ttc" id="agroup__l4__vcpu__api_html_ggaa9c9426f606dfa123ace57a1081e4e1ba51d123b064652c03ed78714ec92615e5"><div class="ttname"><a href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba51d123b064652c03ed78714ec92615e5">L4_VCPU_OFFSET_EXT_INFOS</a></div><div class="ttdeci">@ L4_VCPU_OFFSET_EXT_INFOS</div><div class="ttdoc">Offset where extended infos begin.</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00048">__vcpu-arch.h:48</a></div></div>
<div class="ttc" id="agroup__l4__vcpu__api_html_ggaa9c9426f606dfa123ace57a1081e4e1ba970100e3dd8000f263688f50d6fcbda3"><div class="ttname"><a href="group__l4__vcpu__api.html#ggaa9c9426f606dfa123ace57a1081e4e1ba970100e3dd8000f263688f50d6fcbda3">L4_VCPU_OFFSET_EXT_STATE</a></div><div class="ttdeci">@ L4_VCPU_OFFSET_EXT_STATE</div><div class="ttdoc">Offset where extended state begins.</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00047">__vcpu-arch.h:47</a></div></div>
<div class="ttc" id="al4_2sys_2types_8h_html"><div class="ttname"><a href="l4_2sys_2types_8h.html">types.h</a></div><div class="ttdoc">Common L4 ABI Data Types.</div></div>
<div class="ttc" id="astructl4__msgtag__t_html"><div class="ttname"><a href="structl4__msgtag__t.html">l4_msgtag_t</a></div><div class="ttdoc">Message tag data structure.</div><div class="ttdef"><b>Definition</b> <a href="l4_2sys_2types_8h_source.html#l00163">types.h:164</a></div></div>
<div class="ttc" id="astructl4__vcpu__arch__state__t_html"><div class="ttname"><a href="structl4__vcpu__arch__state__t.html">l4_vcpu_arch_state_t</a></div><div class="ttdoc">Architecture-specific vCPU state.</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00085">__vcpu-arch.h:86</a></div></div>
<div class="ttc" id="astructl4__vcpu__ipc__regs__t_html"><div class="ttname"><a href="structl4__vcpu__ipc__regs__t.html">l4_vcpu_ipc_regs_t</a></div><div class="ttdoc">vCPU message registers.</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00094">__vcpu-arch.h:95</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html"><div class="ttname"><a href="structl4__vcpu__regs__t.html">l4_vcpu_regs_t</a></div><div class="ttdoc">vCPU registers.</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00066">__vcpu-arch.h:67</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a006a9a913bbf2ca0e775897a5d494034"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a006a9a913bbf2ca0e775897a5d494034">l4_vcpu_regs_t::sp</a></div><div class="ttdeci">l4_umword_t sp</div><div class="ttdoc">stack pointer</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00073">__vcpu-arch.h:73</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a1a7a4e5198caf269f1afdcdfbf6475d4"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a1a7a4e5198caf269f1afdcdfbf6475d4">l4_vcpu_regs_t::err</a></div><div class="ttdeci">l4_umword_t err</div><div class="ttdoc">error code</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00069">__vcpu-arch.h:69</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a1b71e072cc9cab01a5d0f6d842f4b554"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a1b71e072cc9cab01a5d0f6d842f4b554">l4_vcpu_regs_t::fs</a></div><div class="ttdeci">l4_umword_t fs</div><div class="ttdoc">fs register</div><div class="ttdef"><b>Definition</b> <a href="x86_2l4_2sys_2____vcpu-arch_8h_source.html#l00060">__vcpu-arch.h:60</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a2f460bd254d78c51e36044f8bdefc2e7"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a2f460bd254d78c51e36044f8bdefc2e7">l4_vcpu_regs_t::ss</a></div><div class="ttdeci">l4_umword_t ss</div><div class="ttdoc">ss register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00097">__vcpu-arch.h:97</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a3f6687e67ef2d8eca6a9236a4c6dbcae"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a3f6687e67ef2d8eca6a9236a4c6dbcae">l4_vcpu_regs_t::pfa</a></div><div class="ttdeci">l4_umword_t pfa</div><div class="ttdoc">page fault address</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00068">__vcpu-arch.h:68</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a4fe5cfd1c0f65372ca52287e625f0653"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a4fe5cfd1c0f65372ca52287e625f0653">l4_vcpu_regs_t::bp</a></div><div class="ttdeci">l4_umword_t bp</div><div class="ttdoc">rbp register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00083">__vcpu-arch.h:83</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a64d2d6442a3ba78f42df2f2862420821"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a64d2d6442a3ba78f42df2f2862420821">l4_vcpu_regs_t::di</a></div><div class="ttdeci">l4_umword_t di</div><div class="ttdoc">rdi register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00081">__vcpu-arch.h:81</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a67b367032b745f2213c60c2f1244f2e9"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a67b367032b745f2213c60c2f1244f2e9">l4_vcpu_regs_t::cx</a></div><div class="ttdeci">l4_umword_t cx</div><div class="ttdoc">rcx register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00087">__vcpu-arch.h:87</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_a99391c7f92f1a71e0c17a09517c7c3d7"><div class="ttname"><a href="structl4__vcpu__regs__t.html#a99391c7f92f1a71e0c17a09517c7c3d7">l4_vcpu_regs_t::bx</a></div><div class="ttdeci">l4_umword_t bx</div><div class="ttdoc">rbx register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00085">__vcpu-arch.h:85</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_aa366588ec6a68ddaa5d87d87095bf44e"><div class="ttname"><a href="structl4__vcpu__regs__t.html#aa366588ec6a68ddaa5d87d87095bf44e">l4_vcpu_regs_t::trapno</a></div><div class="ttdeci">l4_umword_t trapno</div><div class="ttdoc">trap number</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00090">__vcpu-arch.h:90</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_aae4ea27e5cc00607e349ec5515f5b3cf"><div class="ttname"><a href="structl4__vcpu__regs__t.html#aae4ea27e5cc00607e349ec5515f5b3cf">l4_vcpu_regs_t::gs</a></div><div class="ttdeci">l4_umword_t gs</div><div class="ttdoc">gs register</div><div class="ttdef"><b>Definition</b> <a href="x86_2l4_2sys_2____vcpu-arch_8h_source.html#l00059">__vcpu-arch.h:59</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_ab2acd159392ad670c137b7b0bf594da3"><div class="ttname"><a href="structl4__vcpu__regs__t.html#ab2acd159392ad670c137b7b0bf594da3">l4_vcpu_regs_t::ds</a></div><div class="ttdeci">l4_umword_t ds</div><div class="ttdoc">ds register</div><div class="ttdef"><b>Definition</b> <a href="x86_2l4_2sys_2____vcpu-arch_8h_source.html#l00058">__vcpu-arch.h:58</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_aba5f038ee2752020250b2907f10f1f56"><div class="ttname"><a href="structl4__vcpu__regs__t.html#aba5f038ee2752020250b2907f10f1f56">l4_vcpu_regs_t::ax</a></div><div class="ttdeci">l4_umword_t ax</div><div class="ttdoc">rax register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00088">__vcpu-arch.h:88</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_ac9eb8d042f40cf3fd790f03b6c072037"><div class="ttname"><a href="structl4__vcpu__regs__t.html#ac9eb8d042f40cf3fd790f03b6c072037">l4_vcpu_regs_t::flags</a></div><div class="ttdeci">l4_umword_t flags</div><div class="ttdoc">eflags</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00077">__vcpu-arch.h:77</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_ad2afac5e032ce5dc0b3c7f7d5f1104ec"><div class="ttname"><a href="structl4__vcpu__regs__t.html#ad2afac5e032ce5dc0b3c7f7d5f1104ec">l4_vcpu_regs_t::es</a></div><div class="ttdeci">l4_umword_t es</div><div class="ttdoc">es register</div><div class="ttdef"><b>Definition</b> <a href="x86_2l4_2sys_2____vcpu-arch_8h_source.html#l00057">__vcpu-arch.h:57</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_ad40fc50396e2788b007b3a85cbeaea80"><div class="ttname"><a href="structl4__vcpu__regs__t.html#ad40fc50396e2788b007b3a85cbeaea80">l4_vcpu_regs_t::si</a></div><div class="ttdeci">l4_umword_t si</div><div class="ttdoc">rsi register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00082">__vcpu-arch.h:82</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_afa0ae8c3fa639fae83bfeaa3dfd19e6c"><div class="ttname"><a href="structl4__vcpu__regs__t.html#afa0ae8c3fa639fae83bfeaa3dfd19e6c">l4_vcpu_regs_t::ip</a></div><div class="ttdeci">l4_umword_t ip</div><div class="ttdoc">instruction pointer</div><div class="ttdef"><b>Definition</b> <a href="arm_2l4_2sys_2____vcpu-arch_8h_source.html#l00076">__vcpu-arch.h:76</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_afb834f3811b8c41deb777c1707f280f2"><div class="ttname"><a href="structl4__vcpu__regs__t.html#afb834f3811b8c41deb777c1707f280f2">l4_vcpu_regs_t::dummy1</a></div><div class="ttdeci">l4_umword_t dummy1</div><div class="ttdoc">dummy</div><div class="ttdef"><b>Definition</b> <a href="x86_2l4_2sys_2____vcpu-arch_8h_source.html#l00075">__vcpu-arch.h:75</a></div></div>
<div class="ttc" id="astructl4__vcpu__regs__t_html_aff89ffe0278c4294e251fb462b5a1da4"><div class="ttname"><a href="structl4__vcpu__regs__t.html#aff89ffe0278c4294e251fb462b5a1da4">l4_vcpu_regs_t::dx</a></div><div class="ttdeci">l4_umword_t dx</div><div class="ttdoc">rdx register</div><div class="ttdef"><b>Definition</b> <a href="amd64_2l4_2sys_2____vcpu-arch_8h_source.html#l00086">__vcpu-arch.h:86</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d979004d17f5223e5cbcd0eb3b9cd5ac.html">x86</a></li><li class="navelem"><a class="el" href="dir_3fa9cbe562e25975b065e1d6353565fc.html">l4</a></li><li class="navelem"><a class="el" href="dir_d1a376e4e13c495211e57ea71486fb55.html">sys</a></li><li class="navelem"><a class="el" href="x86_2l4_2sys_2____vcpu-arch_8h.html">__vcpu-arch.h</a></li>
    <li class="footer">Generated on Sat Aug 24 2024 15:54:30 for L4Re Operating System Framework by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
