{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:37:47 2017 " "Info: Processing started: Mon Dec 11 10:37:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu4inst -c cpu4inst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu4inst -c cpu4inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Info: Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "F:/cpu de 4 instrucciones/alu.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "F:/cpu de 4 instrucciones/alu.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3e.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file buffer3e.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3e-beh " "Info: Found design unit 1: buffer3e-beh" {  } { { "buffer3e.vhdl" "" { Text "F:/cpu de 4 instrucciones/buffer3e.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buffer3e " "Info: Found entity 1: buffer3e" {  } { { "buffer3e.vhdl" "" { Text "F:/cpu de 4 instrucciones/buffer3e.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Info: Found design unit 1: control-beh" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu4inst.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu4inst.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu4inst-beh " "Info: Found design unit 1: cpu4inst-beh" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu4inst " "Info: Found entity 1: cpu4inst" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dl_bib.vhdl 1 0 " "Info: Found 1 design units, including 0 entities, in source file dl_bib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dl_bib " "Info: Found design unit 1: dl_bib" {  } { { "dl_bib.vhdl" "" { Text "F:/cpu de 4 instrucciones/dl_bib.vhdl" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file registro.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-beh " "Info: Found design unit 1: registro-beh" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Info: Found entity 1: registro" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobin2hex7seg.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file decobin2hex7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobin2hex7seg-beh " "Info: Found design unit 1: decobin2hex7seg-beh" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decobin2hex7seg " "Info: Found entity 1: decobin2hex7seg" {  } { { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu4inst " "Info: Elaborating entity \"cpu4inst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lcd cpu4inst.vhdl(10) " "Warning (10541): VHDL Signal Declaration warning at cpu4inst.vhdl(10): used implicit default value for signal \"lcd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont " "Info: Elaborating entity \"control\" for hierarchy \"control:cont\"" {  } { { "cpu4inst.vhdl" "cont" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done control.vhdl(45) " "Warning (10631): VHDL Process Statement warning at control.vhdl(45): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q control.vhdl(45) " "Warning (10631): VHDL Process Statement warning at control.vhdl(45): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[0\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[1\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[2\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[3\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[4\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[5\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[6\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[7\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[8\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[9\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[10\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[11\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] control.vhdl(45) " "Info (10041): Inferred latch for \"q\[12\]\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done control.vhdl(45) " "Info (10041): Inferred latch for \"done\" at control.vhdl(45)" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:r0 " "Info: Elaborating entity \"registro\" for hierarchy \"registro:r0\"" {  } { { "cpu4inst.vhdl" "r0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3e buffer3e:b0 " "Info: Elaborating entity \"buffer3e\" for hierarchy \"buffer3e:b0\"" {  } { { "cpu4inst.vhdl" "b0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "cpu4inst.vhdl" "alu0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decobin2hex7seg decobin2hex7seg:u0 " "Info: Elaborating entity \"decobin2hex7seg\" for hierarchy \"decobin2hex7seg:u0\"" {  } { { "cpu4inst.vhdl" "u0" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[3\]\" " "Warning: Converted tri-state node \"bus_alam\[3\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[2\]\" " "Warning: Converted tri-state node \"bus_alam\[2\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[1\]\" " "Warning: Converted tri-state node \"bus_alam\[1\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"bus_alam\[0\]\" " "Warning: Converted tri-state node \"bus_alam\[0\]\" into a selector" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|done " "Warning: Latch control:cont\|done has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[3\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[9\] " "Warning: Latch control:cont\|q\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[1\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[0\] " "Warning: Latch control:cont\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[12\] " "Warning: Latch control:cont\|q\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal inst\[1\]" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[10\] " "Warning: Latch control:cont\|q\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal inst\[1\]" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[8\] " "Warning: Latch control:cont\|q\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[6\] " "Warning: Latch control:cont\|q\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:cont\|q\[4\] " "Warning: Latch control:cont\|q\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:cont\|ep\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[0\] GND " "Warning (13410): Pin \"lcd\[0\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[1\] GND " "Warning (13410): Pin \"lcd\[1\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[2\] GND " "Warning (13410): Pin \"lcd\[2\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[3\] GND " "Warning (13410): Pin \"lcd\[3\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[4\] GND " "Warning (13410): Pin \"lcd\[4\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[5\] GND " "Warning (13410): Pin \"lcd\[5\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[6\] GND " "Warning (13410): Pin \"lcd\[6\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[7\] GND " "Warning (13410): Pin \"lcd\[7\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[8\] GND " "Warning (13410): Pin \"lcd\[8\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[9\] GND " "Warning (13410): Pin \"lcd\[9\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[10\] GND " "Warning (13410): Pin \"lcd\[10\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd\[11\] GND " "Warning (13410): Pin \"lcd\[11\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[0\] GND " "Warning (13410): Pin \"dt1\[0\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[1\] GND " "Warning (13410): Pin \"dt1\[1\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[2\] GND " "Warning (13410): Pin \"dt1\[2\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[3\] GND " "Warning (13410): Pin \"dt1\[3\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[4\] GND " "Warning (13410): Pin \"dt1\[4\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[5\] GND " "Warning (13410): Pin \"dt1\[5\]\" is stuck at GND" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dt1\[6\] VCC " "Warning (13410): Pin \"dt1\[6\]\" is stuck at VCC" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Info: Implemented 123 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:37:58 2017 " "Info: Processing ended: Mon Dec 11 10:37:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:37:59 2017 " "Info: Processing started: Mon Dec 11 10:37:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu4inst EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"cpu4inst\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "interna (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node interna (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Info: Destination node clk" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { interna } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "interna" } } } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Info: Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Info: Destination node clk~0" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:cont\|ep\[3\] " "Info: Destination node control:cont\|ep\[3\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:cont\|ep\[1\] " "Info: Destination node control:cont\|ep\[1\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 38 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:cont\|ep\[2\] " "Info: Destination node control:cont\|ep\[2\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:cont\|ep\[0\] " "Info: Destination node control:cont\|ep\[0\]" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led " "Info: Destination node led" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { led } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led" } } } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:cont\|Mux24~1  " "Info: Automatically promoted node control:cont\|Mux24~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|Mux24~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/cpu de 4 instrucciones/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.934 ns register register " "Info: Estimated most critical path is register to register delay of 1.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:cont\|q\[0\] 1 REG LAB_X42_Y11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y11; Fanout = 8; REG Node = 'control:cont\|q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|q[0] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 0.565 ns bus_alam\[0\]~0 2 COMB LAB_X42_Y11 1 " "Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X42_Y11; Fanout = 1; COMB Node = 'bus_alam\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { control:cont|q[0] bus_alam[0]~0 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.130 ns bus_alam\[0\]~1 3 COMB LAB_X42_Y11 5 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.130 ns; Loc. = LAB_X42_Y11; Fanout = 5; COMB Node = 'bus_alam\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { bus_alam[0]~0 bus_alam[0]~1 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.084 ns) 1.934 ns registro:r2\|sal\[0\] 4 REG LAB_X41_Y11 7 " "Info: 4: + IC(0.720 ns) + CELL(0.084 ns) = 1.934 ns; Loc. = LAB_X41_Y11; Fanout = 7; REG Node = 'registro:r2\|sal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { bus_alam[0]~1 registro:r2|sal[0] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.672 ns ( 34.75 % ) " "Info: Total cell delay = 0.672 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 65.25 % ) " "Info: Total interconnect delay = 1.262 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { control:cont|q[0] bus_alam[0]~0 bus_alam[0]~1 registro:r2|sal[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[0\] 0 " "Info: Pin \"lcd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[1\] 0 " "Info: Pin \"lcd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[2\] 0 " "Info: Pin \"lcd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[3\] 0 " "Info: Pin \"lcd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[4\] 0 " "Info: Pin \"lcd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[5\] 0 " "Info: Pin \"lcd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[6\] 0 " "Info: Pin \"lcd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[7\] 0 " "Info: Pin \"lcd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[8\] 0 " "Info: Pin \"lcd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[9\] 0 " "Info: Pin \"lcd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[10\] 0 " "Info: Pin \"lcd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd\[11\] 0 " "Info: Pin \"lcd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[0\] 0 " "Info: Pin \"dr0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[1\] 0 " "Info: Pin \"dr0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[2\] 0 " "Info: Pin \"dr0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[3\] 0 " "Info: Pin \"dr0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[4\] 0 " "Info: Pin \"dr0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[5\] 0 " "Info: Pin \"dr0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr0\[6\] 0 " "Info: Pin \"dr0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[0\] 0 " "Info: Pin \"dr1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[1\] 0 " "Info: Pin \"dr1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[2\] 0 " "Info: Pin \"dr1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[3\] 0 " "Info: Pin \"dr1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[4\] 0 " "Info: Pin \"dr1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[5\] 0 " "Info: Pin \"dr1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr1\[6\] 0 " "Info: Pin \"dr1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[0\] 0 " "Info: Pin \"dr2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[1\] 0 " "Info: Pin \"dr2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[2\] 0 " "Info: Pin \"dr2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[3\] 0 " "Info: Pin \"dr2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[4\] 0 " "Info: Pin \"dr2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[5\] 0 " "Info: Pin \"dr2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr2\[6\] 0 " "Info: Pin \"dr2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[0\] 0 " "Info: Pin \"dr3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[1\] 0 " "Info: Pin \"dr3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[2\] 0 " "Info: Pin \"dr3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[3\] 0 " "Info: Pin \"dr3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[4\] 0 " "Info: Pin \"dr3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[5\] 0 " "Info: Pin \"dr3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr3\[6\] 0 " "Info: Pin \"dr3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[0\] 0 " "Info: Pin \"dt0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[1\] 0 " "Info: Pin \"dt0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[2\] 0 " "Info: Pin \"dt0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[3\] 0 " "Info: Pin \"dt0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[4\] 0 " "Info: Pin \"dt0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[5\] 0 " "Info: Pin \"dt0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt0\[6\] 0 " "Info: Pin \"dt0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[0\] 0 " "Info: Pin \"dt1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[1\] 0 " "Info: Pin \"dt1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[2\] 0 " "Info: Pin \"dt1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[3\] 0 " "Info: Pin \"dt1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[4\] 0 " "Info: Pin \"dt1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[5\] 0 " "Info: Pin \"dt1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dt1\[6\] 0 " "Info: Pin \"dt1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Info: Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:38:12 2017 " "Info: Processing ended: Mon Dec 11 10:38:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:38:17 2017 " "Info: Processing started: Mon Dec 11 10:38:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:38:41 2017 " "Info: Processing ended: Mon Dec 11 10:38:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:38:42 2017 " "Info: Processing started: Mon Dec 11 10:38:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[12\] " "Warning: Node \"control:cont\|q\[12\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[0\] " "Warning: Node \"control:cont\|q\[0\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[9\] " "Warning: Node \"control:cont\|q\[9\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[10\] " "Warning: Node \"control:cont\|q\[10\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[8\] " "Warning: Node \"control:cont\|q\[8\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[6\] " "Warning: Node \"control:cont\|q\[6\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[4\] " "Warning: Node \"control:cont\|q\[4\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|done " "Warning: Node \"control:cont\|done\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "interna " "Info: Assuming node \"interna\" is an undefined clock" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "interna" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inst\[1\] " "Info: Assuming node \"inst\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:cont\|Mux26~0 " "Info: Detected gated clock \"control:cont\|Mux26~0\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[3\] " "Info: Detected ripple clock \"control:cont\|ep\[3\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:cont\|Mux24~0 " "Info: Detected gated clock \"control:cont\|Mux24~0\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[0\] " "Info: Detected ripple clock \"control:cont\|ep\[0\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[2\] " "Info: Detected ripple clock \"control:cont\|ep\[2\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[1\] " "Info: Detected ripple clock \"control:cont\|ep\[1\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:cont\|Mux24~1 " "Info: Detected gated clock \"control:cont\|Mux24~1\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "interna register control:cont\|q\[9\] register registro:r3\|sal\[0\] 153.85 MHz 6.5 ns Internal " "Info: Clock \"interna\" has Internal fmax of 153.85 MHz between source register \"control:cont\|q\[9\]\" and destination register \"registro:r3\|sal\[0\]\" (period= 6.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.246 ns + Longest register register " "Info: + Longest register to register delay is 2.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:cont\|q\[9\] 1 REG LCCOMB_X42_Y11_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.420 ns) 0.694 ns bus_alam\[0\]~0 2 COMB LCCOMB_X42_Y11_N8 1 " "Info: 2: + IC(0.274 ns) + CELL(0.420 ns) = 0.694 ns; Loc. = LCCOMB_X42_Y11_N8; Fanout = 1; COMB Node = 'bus_alam\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { control:cont|q[9] bus_alam[0]~0 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.245 ns) 1.200 ns bus_alam\[0\]~1 3 COMB LCCOMB_X42_Y11_N16 5 " "Info: 3: + IC(0.261 ns) + CELL(0.245 ns) = 1.200 ns; Loc. = LCCOMB_X42_Y11_N16; Fanout = 5; COMB Node = 'bus_alam\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { bus_alam[0]~0 bus_alam[0]~1 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.366 ns) 2.246 ns registro:r3\|sal\[0\] 4 REG LCFF_X43_Y11_N17 7 " "Info: 4: + IC(0.680 ns) + CELL(0.366 ns) = 2.246 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 7; REG Node = 'registro:r3\|sal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 45.90 % ) " "Info: Total cell delay = 1.031 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 54.10 % ) " "Info: Total interconnect delay = 1.215 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { control:cont|q[9] bus_alam[0]~0 bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { control:cont|q[9] {} bus_alam[0]~0 {} bus_alam[0]~1 {} registro:r3|sal[0] {} } { 0.000ns 0.274ns 0.261ns 0.680ns } { 0.000ns 0.420ns 0.245ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.040 ns - Smallest " "Info: - Smallest clock skew is -1.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 9.158 ns + Shortest register " "Info: + Shortest clock path from clock \"interna\" to destination register is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.000 ns) 7.617 ns clk~clkctrl 3 COMB CLKCTRL_G6 20 " "Info: 3: + IC(4.021 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G6; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 9.158 ns registro:r3\|sal\[0\] 4 REG LCFF_X43_Y11_N17 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 9.158 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 7; REG Node = 'registro:r3\|sal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 25.37 % ) " "Info: Total cell delay = 2.323 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 74.63 % ) " "Info: Total interconnect delay = 6.835 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 10.198 ns - Longest register " "Info: - Longest clock path from clock \"interna\" to source register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 10.198 ns control:cont\|q\[9\] 7 REG LCCOMB_X42_Y11_N0 4 " "Info: 7: + IC(1.360 ns) + CELL(0.150 ns) = 10.198 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.11 % ) " "Info: Total cell delay = 3.581 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 64.89 % ) " "Info: Total interconnect delay = 6.617 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { control:cont|q[9] bus_alam[0]~0 bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { control:cont|q[9] {} bus_alam[0]~0 {} bus_alam[0]~1 {} registro:r3|sal[0] {} } { 0.000ns 0.274ns 0.261ns 0.680ns } { 0.000ns 0.420ns 0.245ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "interna 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"interna\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:cont\|ep\[3\] control:cont\|q\[8\] interna 3.529 ns " "Info: Found hold time violation between source  pin or register \"control:cont\|ep\[3\]\" and destination pin or register \"control:cont\|q\[8\]\" for clock \"interna\" (Hold time is 3.529 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.238 ns + Largest " "Info: + Largest clock skew is 5.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 10.184 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to destination register is 10.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.184 ns control:cont\|q\[8\] 7 REG LCCOMB_X41_Y11_N4 4 " "Info: 7: + IC(1.346 ns) + CELL(0.150 ns) = 10.184 ns; Loc. = LCCOMB_X41_Y11_N4; Fanout = 4; REG Node = 'control:cont\|q\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.16 % ) " "Info: Total cell delay = 3.581 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.603 ns ( 64.84 % ) " "Info: Total interconnect delay = 6.603 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 4.946 ns - Shortest register " "Info: - Shortest clock path from clock \"interna\" to source register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.537 ns) 4.946 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.537 ns) = 4.946 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 46.97 % ) " "Info: Total cell delay = 2.323 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 53.03 % ) " "Info: Total interconnect delay = 2.623 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.459 ns - Shortest register register " "Info: - Shortest register to register delay is 1.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:cont\|ep\[3\] 1 REG LCFF_X40_Y11_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns control:cont\|Mux13~1 2 COMB LCCOMB_X41_Y11_N26 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X41_Y11_N26; Fanout = 1; COMB Node = 'control:cont\|Mux13~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { control:cont|ep[3] control:cont|Mux13~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.419 ns) 1.459 ns control:cont\|q\[8\] 3 REG LCCOMB_X41_Y11_N4 4 " "Info: 3: + IC(0.271 ns) + CELL(0.419 ns) = 1.459 ns; Loc. = LCCOMB_X41_Y11_N4; Fanout = 4; REG Node = 'control:cont\|q\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.694 ns ( 47.57 % ) " "Info: Total cell delay = 0.694 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.765 ns ( 52.43 % ) " "Info: Total interconnect delay = 0.765 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { control:cont|ep[3] control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { control:cont|ep[3] {} control:cont|Mux13~1 {} control:cont|q[8] {} } { 0.000ns 0.494ns 0.271ns } { 0.000ns 0.275ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { control:cont|ep[3] control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { control:cont|ep[3] {} control:cont|Mux13~1 {} control:cont|q[8] {} } { 0.000ns 0.494ns 0.271ns } { 0.000ns 0.275ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:cont\|q\[6\] inst\[1\] inst\[1\] -0.101 ns register " "Info: tsu for register \"control:cont\|q\[6\]\" (data pin = \"inst\[1\]\", clock pin = \"inst\[1\]\") is -0.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.071 ns + Longest pin register " "Info: + Longest pin to register delay is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'inst\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[1] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.438 ns) 3.355 ns control:cont\|Mux13~0 2 COMB LCCOMB_X41_Y11_N2 2 " "Info: 2: + IC(1.918 ns) + CELL(0.438 ns) = 3.355 ns; Loc. = LCCOMB_X41_Y11_N2; Fanout = 2; COMB Node = 'control:cont\|Mux13~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { inst[1] control:cont|Mux13~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 4.001 ns control:cont\|Mux15~0 3 COMB LCCOMB_X41_Y11_N12 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 4.001 ns; Loc. = LCCOMB_X41_Y11_N12; Fanout = 1; COMB Node = 'control:cont\|Mux15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:cont|Mux13~0 control:cont|Mux15~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.437 ns) 5.071 ns control:cont\|q\[6\] 4 REG LCCOMB_X43_Y11_N28 4 " "Info: 4: + IC(0.633 ns) + CELL(0.437 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y11_N28; Fanout = 4; REG Node = 'control:cont\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 44.71 % ) " "Info: Total cell delay = 2.267 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 55.29 % ) " "Info: Total interconnect delay = 2.804 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { inst[1] control:cont|Mux13~0 control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux13~0 {} control:cont|Mux15~0 {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.918ns 0.253ns 0.633ns } { 0.000ns 0.999ns 0.438ns 0.393ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.821 ns + " "Info: + Micro setup delay of destination is 0.821 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inst\[1\] destination 5.993 ns - Shortest register " "Info: - Shortest clock path from clock \"inst\[1\]\" to destination register is 5.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'inst\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[1] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.150 ns) 2.636 ns control:cont\|Mux24~1 2 COMB LCCOMB_X41_Y11_N24 1 " "Info: 2: + IC(1.487 ns) + CELL(0.150 ns) = 2.636 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { inst[1] control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 4.512 ns control:cont\|Mux24~1clkctrl 3 COMB CLKCTRL_G13 7 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 4.512 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 5.993 ns control:cont\|q\[6\] 4 REG LCCOMB_X43_Y11_N28 4 " "Info: 4: + IC(1.331 ns) + CELL(0.150 ns) = 5.993 ns; Loc. = LCCOMB_X43_Y11_N28; Fanout = 4; REG Node = 'control:cont\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 21.68 % ) " "Info: Total cell delay = 1.299 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 78.32 % ) " "Info: Total interconnect delay = 4.694 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { inst[1] control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.487ns 1.876ns 1.331ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { inst[1] control:cont|Mux13~0 control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux13~0 {} control:cont|Mux15~0 {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.918ns 0.253ns 0.633ns } { 0.000ns 0.999ns 0.438ns 0.393ns 0.437ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { inst[1] control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.487ns 1.876ns 1.331ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "interna dt0\[4\] registro:rt0\|sal\[2\] 16.698 ns register " "Info: tco from clock \"interna\" to destination pin \"dt0\[4\]\" through register \"registro:rt0\|sal\[2\]\" is 16.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 9.158 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to source register is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.000 ns) 7.617 ns clk~clkctrl 3 COMB CLKCTRL_G6 20 " "Info: 3: + IC(4.021 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G6; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 9.158 ns registro:rt0\|sal\[2\] 4 REG LCFF_X43_Y11_N11 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 9.158 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 7; REG Node = 'registro:rt0\|sal\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 25.37 % ) " "Info: Total cell delay = 2.323 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 74.63 % ) " "Info: Total interconnect delay = 6.835 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:rt0|sal[2] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest register pin " "Info: + Longest register to pin delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registro:rt0\|sal\[2\] 1 REG LCFF_X43_Y11_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 7; REG Node = 'registro:rt0\|sal\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registro:rt0|sal[2] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.438 ns) 0.827 ns decobin2hex7seg:u4\|Mux2~0 2 COMB LCCOMB_X43_Y11_N30 1 " "Info: 2: + IC(0.389 ns) + CELL(0.438 ns) = 0.827 ns; Loc. = LCCOMB_X43_Y11_N30; Fanout = 1; COMB Node = 'decobin2hex7seg:u4\|Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 } "NODE_NAME" } } { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.821 ns) + CELL(2.642 ns) 7.290 ns dt0\[4\] 3 PIN PIN_R7 0 " "Info: 3: + IC(3.821 ns) + CELL(2.642 ns) = 7.290 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'dt0\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.463 ns" { decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 42.25 % ) " "Info: Total cell delay = 3.080 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 57.75 % ) " "Info: Total interconnect delay = 4.210 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { registro:rt0|sal[2] {} decobin2hex7seg:u4|Mux2~0 {} dt0[4] {} } { 0.000ns 0.389ns 3.821ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:rt0|sal[2] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { registro:rt0|sal[2] {} decobin2hex7seg:u4|Mux2~0 {} dt0[4] {} } { 0.000ns 0.389ns 3.821ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:cont\|q\[9\] inst\[0\] interna 6.805 ns register " "Info: th for register \"control:cont\|q\[9\]\" (data pin = \"inst\[0\]\", clock pin = \"interna\") is 6.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 10.198 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to destination register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 10.198 ns control:cont\|q\[9\] 7 REG LCCOMB_X42_Y11_N0 4 " "Info: 7: + IC(1.360 ns) + CELL(0.150 ns) = 10.198 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.11 % ) " "Info: Total cell delay = 3.581 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 64.89 % ) " "Info: Total interconnect delay = 6.617 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'inst\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[0] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.271 ns) 2.705 ns control:cont\|Mux12~0 2 COMB LCCOMB_X42_Y11_N2 1 " "Info: 2: + IC(1.435 ns) + CELL(0.271 ns) = 2.705 ns; Loc. = LCCOMB_X42_Y11_N2; Fanout = 1; COMB Node = 'control:cont\|Mux12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { inst[0] control:cont|Mux12~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 3.393 ns control:cont\|q\[9\] 3 REG LCCOMB_X42_Y11_N0 4 " "Info: 3: + IC(0.269 ns) + CELL(0.419 ns) = 3.393 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 49.78 % ) " "Info: Total cell delay = 1.689 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.704 ns ( 50.22 % ) " "Info: Total interconnect delay = 1.704 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { inst[0] control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { inst[0] {} inst[0]~combout {} control:cont|Mux12~0 {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.435ns 0.269ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { inst[0] control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { inst[0] {} inst[0]~combout {} control:cont|Mux12~0 {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.435ns 0.269ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:38:49 2017 " "Info: Processing ended: Mon Dec 11 10:38:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Info: Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
