<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: verilog_analysis_wrapper.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.3</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_4d4049fe56eb76b08813cb310bdfa662.html">verilog-in</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">verilog_analysis_wrapper.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef ILANG_VERILOG_IN_VERILOG_ANALYSIS_WRAPPER_H__</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define ILANG_VERILOG_IN_VERILOG_ANALYSIS_WRAPPER_H__</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">class </span>SignalInfoBase;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html">   24</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_analyzer_base.html">VerilogAnalyzerBase</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">   27</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;std::string&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">path_vec_t</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">   29</a></span>&#160;  <span class="keyword">typedef</span> std::pair&lt;std::string, long&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">   31</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, std::vector&lt;std::string&gt;&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">name_names_map_t</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">   33</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, std::string&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">mod_inst_t</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">   35</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, mod_inst_t&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">name_insts_map_t</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">   37</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    NONE = 0,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    MODULE, <span class="comment">/*1*/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    I_WIRE_wo_INTERNAL_DEF,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">/*2*/</span> <span class="comment">// module (input [3:0] a, output reg b) ; no internal defininition</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    O_WIRE_wo_INTERNAL_DEF,  <span class="comment">/*3*/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    IO_WIRE_wo_INTERNAL_DEF, <span class="comment">/*4*/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    I_WIRE_w_INTERNAL_DEF,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">/*5*/</span> <span class="comment">// module (a,b,c); input c **OR** module (input [3:0] a) ; wire [3:0]</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;          <span class="comment">// a;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    O_WIRE_w_INTERNAL_DEF,  <span class="comment">/*6*/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    IO_WIRE_w_INTERNAL_DEF, <span class="comment">/*7*/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    O_REG_wo_INTERNAL_DEF,  <span class="comment">/*8*/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    O_REG_w_INTERNAL_DEF,   <span class="comment">/*9*/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    REG <span class="comment">/*10*/</span>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    WIRE <span class="comment">/*11*/</span>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    OTHERS <span class="comment">/*12*/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  } <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">   56</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, hierarchical_name_type&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">name_type_buffer_t</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">   58</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, void*&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">name_decl_buffer_t</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">   60</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, SignalInfoBase&gt; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">module_io_vec_t</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">   65</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">is_reg</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> tp_ == O_REG_wo_INTERNAL_DEF || tp_ == O_REG_w_INTERNAL_DEF ||</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;           tp_ == REG;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  }</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a6c887cf1b84aca2b0ba757e892ad2372">   70</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a6c887cf1b84aca2b0ba757e892ad2372">is_wire</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> (tp_ &gt;= I_WIRE_wo_INTERNAL_DEF &amp;&amp; tp_ &lt;= IO_WIRE_w_INTERNAL_DEF) ||</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;           tp_ == WIRE;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">   75</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">no_internal_def</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> (tp_ &gt;= I_WIRE_wo_INTERNAL_DEF &amp;&amp; tp_ &lt;= IO_WIRE_wo_INTERNAL_DEF) ||</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;           tp_ == O_REG_wo_INTERNAL_DEF;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#abd60b1a38fb000e8400ff92e9262a5bc">   80</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#abd60b1a38fb000e8400ff92e9262a5bc">is_module</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> tp_ == hierarchical_name_type::MODULE;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">   84</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">is_io_sig</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> tp_ &gt;= I_WIRE_wo_INTERNAL_DEF &amp;&amp; tp_ &lt;= O_REG_w_INTERNAL_DEF;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">   88</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">is_input</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">return</span> (tp_ == I_WIRE_wo_INTERNAL_DEF) || (tp_ == I_WIRE_w_INTERNAL_DEF);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  }</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">   92</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">is_output</a>(<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">is_io_sig</a>(tp_) &amp;&amp; !<a class="code" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">is_input</a>(tp_);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#ae0fa0e055dd797abb174133cc14c6664">   96</a></span>&#160;  <span class="keyword">static</span> std::ostream&amp; <a class="code" href="classilang_1_1_verilog_analyzer_base.html#ae0fa0e055dd797abb174133cc14c6664">PrintLoc</a>(std::ostream&amp; os, <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a>&amp; loc) {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> (os &lt;&lt; (loc.first) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; (loc.second));</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a154a73d2fb240e6348460986d23856dd">  103</a></span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a154a73d2fb240e6348460986d23856dd">VerilogAnalyzerBase</a>(){};</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// --------------------- DESTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer_base.html#a851a68ee4184818d7f40d504c4dc0b6c">  106</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a851a68ee4184818d7f40d504c4dc0b6c">~VerilogAnalyzerBase</a>(){};</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html">  112</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">  116</a></span>&#160;  <span class="keyword">const</span> std::string <a class="code" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">_name</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">  118</a></span>&#160;  <span class="keyword">const</span> std::string <a class="code" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">_hierarchical_name</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">  120</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">_width</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">  122</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> <a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">  124</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a> <a class="code" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">_loc</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#ab4662e5a83c541561a0352e5fc405415">  129</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classilang_1_1_signal_info_base.html#ab4662e5a83c541561a0352e5fc405415">get_width</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">_width</a>; }</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a811dc1071b7f66d4516f8b46dd487057">  131</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a811dc1071b7f66d4516f8b46dd487057">is_io_sig</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">VerilogAnalyzerBase::is_io_sig</a>(<a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a140f26bc65960b73298763f20fc23384">  135</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a140f26bc65960b73298763f20fc23384">no_internal_def</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">VerilogAnalyzerBase::no_internal_def</a>(<a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a0b4b642793ad237c0be7be290bbb664a">  139</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a0b4b642793ad237c0be7be290bbb664a">is_reg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">VerilogAnalyzerBase::is_reg</a>(<a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>); }</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a1fc1e3db4bcc574e65a02e6a63dd33b8">  141</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a1fc1e3db4bcc574e65a02e6a63dd33b8">is_input</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">VerilogAnalyzerBase::is_input</a>(<a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>); }</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a813388d3b94e7df4e15da3c0dac4edcd">  143</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a813388d3b94e7df4e15da3c0dac4edcd">is_output</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">VerilogAnalyzerBase::is_output</a>(<a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  }</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a0c8e2e0d8499dd733155c31190eb96d2">  147</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_signal_info_base.html#a0c8e2e0d8499dd733155c31190eb96d2">is_bad_signal</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a> == VerilogAnalyzerBase::hierarchical_name_type::NONE;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#af316055752b329bab86f6cb105643578">  151</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> <a class="code" href="classilang_1_1_signal_info_base.html#af316055752b329bab86f6cb105643578">get_type</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a8c9a01105a077dd64c94934de7271eca">  155</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a> <a class="code" href="classilang_1_1_signal_info_base.html#a8c9a01105a077dd64c94934de7271eca">get_decl_loc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">_loc</a>; }</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a7162ab184a6e0e7a1d7da37d0fe8280f">  157</a></span>&#160;  <span class="keyword">virtual</span> std::string <a class="code" href="classilang_1_1_signal_info_base.html#a7162ab184a6e0e7a1d7da37d0fe8280f">get_signal_name</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">_name</a>; }</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a61de246ffa5158ef2de1f8726441d72e">  159</a></span>&#160;  <span class="keyword">virtual</span> std::string <a class="code" href="classilang_1_1_signal_info_base.html#a61de246ffa5158ef2de1f8726441d72e">get_hierarchical_name</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">_hierarchical_name</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_base.html#a919ea5db2aa3e8faed4212c681db1a7e">  165</a></span>&#160;  <a class="code" href="classilang_1_1_signal_info_base.html#a919ea5db2aa3e8faed4212c681db1a7e">SignalInfoBase</a>(<span class="keyword">const</span> std::string&amp; n, <span class="keyword">const</span> std::string&amp; h, <span class="keywordtype">unsigned</span> w,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>&amp; typ,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&amp; loc)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      : <a class="code" href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">_name</a>(n), <a class="code" href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">_hierarchical_name</a>(h), <a class="code" href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">_width</a>(w), <a class="code" href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">_type</a>(typ), <a class="code" href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">_loc</a>(loc) {}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}; <span class="comment">// class SignalInfoBase</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html">  173</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a> {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">  177</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">VerilogAnalyzerBase::path_vec_t</a>;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">  179</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#a8919d9a28b0b5beb2c44223d7ff316fe">  181</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#a8919d9a28b0b5beb2c44223d7ff316fe">name_names_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">VerilogAnalyzerBase::name_names_map_t</a>;</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#ad6d9d3e8655f4528381178ef208df248">  183</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#ad6d9d3e8655f4528381178ef208df248">mod_inst_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">VerilogAnalyzerBase::mod_inst_t</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#ae42c1239f9d4d48fed17019f9be0d8e1">  185</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#ae42c1239f9d4d48fed17019f9be0d8e1">name_insts_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">VerilogAnalyzerBase::name_insts_map_t</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#ab9bd614cb4fd8fb64575bf163540feee">  187</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#a28cc4ea93d4d7d0fee4b9abf7594e4e4">  189</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#a28cc4ea93d4d7d0fee4b9abf7594e4e4">name_type_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">VerilogAnalyzerBase::name_type_buffer_t</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#a96f518159d5ba6d45d73f08372de345d">  191</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#a96f518159d5ba6d45d73f08372de345d">name_decl_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">VerilogAnalyzerBase::name_decl_buffer_t</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">  193</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">VerilogAnalyzerBase::module_io_vec_t</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer_base.html">VerilogAnalyzerBase</a>* _analyzer;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_info.html#a4c8b9b01c2f8e0fcd5047de49670faba">VerilogInfo</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a>&amp; include_path, <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">path_vec_t</a>&amp; srcs,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;              <span class="keyword">const</span> std::string&amp; top_module_inst_name,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;              <span class="keyword">const</span> std::string&amp; optional_top_module = <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#a4c8b9b01c2f8e0fcd5047de49670faba">VerilogInfo</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a>&amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a>&amp; <a class="code" href="classilang_1_1_verilog_info.html#a600f4dd1ef94af1e01e0b3ab2519ec64">operator=</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_info.html">VerilogInfo</a>&amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// --------------------- DESTRUCTOR ---------------------------- //</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classilang_1_1_verilog_info.html#a49f4eae0fdf7c17669fcffbab7c4c2f0">~VerilogInfo</a>();</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// --------------------- INTERFACE ---------------------------- //</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#a9e80e602854595c1fe2ee5ab17b79241">check_hierarchical_name_type</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">void</span>* <a class="code" href="classilang_1_1_verilog_info.html#a9aec31bb4bc485bb962a44c8b05a8dce">find_declaration_of_name</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_info.html#a0d1cbd92a41a6ac7e545a32c5f087953">name2loc</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_info.html#ac205510fbf31e76c7d6808da930c6580">get_module_inst_loc</a>(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_info.html#a8da61ac8a3a28059130deb0de94df469">get_endmodule_loc</a>(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_info.html#a5ac0143d6d952b07d56370eb73e83b26">get_top_module_name</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a> <a class="code" href="classilang_1_1_verilog_info.html#a5406ee5713425f700880815793a3a01b">get_top_module_io</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">module_io_vec_t</a></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classilang_1_1_verilog_info.html#a5406ee5713425f700880815793a3a01b">get_top_module_io</a>(<span class="keyword">const</span> std::map&lt;std::string, int&gt;&amp; width_info) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> <a class="code" href="classilang_1_1_verilog_info.html#af814bf4c7e41e9a669f390810445f778">get_signal</a>(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> <a class="code" href="classilang_1_1_verilog_info.html#af814bf4c7e41e9a669f390810445f778">get_signal</a>(<span class="keyword">const</span> std::string&amp; net_name,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                            <span class="keyword">const</span> std::map&lt;std::string, int&gt;&amp; width_info) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_info.html#a78221c13fddeb994e9e68e46a9ebe143">in_bad_state</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}; <span class="comment">// class Verilog Info</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;std::ostream&amp; <a class="code" href="namespaceilang.html#ae28e98c027804fa9307f199552870e86">operator&lt;&lt;</a>(std::ostream&amp; os,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>&amp; obj);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}; <span class="comment">// namespace ilang</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#endif // ILANG_VERILOG_IN_VERILOG_ANALYSIS_WRAPPER_H__</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a4c8b9b01c2f8e0fcd5047de49670faba"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a4c8b9b01c2f8e0fcd5047de49670faba">ilang::VerilogInfo::VerilogInfo</a></div><div class="ttdeci">VerilogInfo(const path_vec_t &amp;include_path, const path_vec_t &amp;srcs, const std::string &amp;top_module_inst_name, const std::string &amp;optional_top_module=&quot;&quot;)</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a813388d3b94e7df4e15da3c0dac4edcd"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a813388d3b94e7df4e15da3c0dac4edcd">ilang::SignalInfoBase::is_output</a></div><div class="ttdeci">virtual bool is_output() const</div><div class="ttdoc">Whether it is an output signal.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:143</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_aa77a6acd0c60fe4806f087666e877aef"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">ilang::VerilogAnalyzerBase::name_type_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, hierarchical_name_type &gt; name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:56</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a2a215960d9c0c07b8f0eaa7b96f6a446"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a2a215960d9c0c07b8f0eaa7b96f6a446">ilang::SignalInfoBase::_name</a></div><div class="ttdeci">const std::string _name</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:116</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a8c9a01105a077dd64c94934de7271eca"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a8c9a01105a077dd64c94934de7271eca">ilang::SignalInfoBase::get_decl_loc</a></div><div class="ttdeci">virtual VerilogAnalyzerBase::vlg_loc_t get_decl_loc() const</div><div class="ttdoc">Return its location.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:155</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a842b5ca87fd11989d33e5a17ebd5f572"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">ilang::VerilogAnalyzerBase::is_input</a></div><div class="ttdeci">static bool is_input(hierarchical_name_type tp_)</div><div class="ttdoc">decide if it is input signal</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:88</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a8364ec5bb95ffc031eb82ff8e8cbb158"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">ilang::VerilogAnalyzerBase::path_vec_t</a></div><div class="ttdeci">std::vector&lt; std::string &gt; path_vec_t</div><div class="ttdoc">type to store multiple paths</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:27</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_af814bf4c7e41e9a669f390810445f778"><div class="ttname"><a href="classilang_1_1_verilog_info.html#af814bf4c7e41e9a669f390810445f778">ilang::VerilogInfo::get_signal</a></div><div class="ttdeci">SignalInfoBase get_signal(const std::string &amp;net_name) const</div><div class="ttdoc">Find a signal.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a1bdf2c2bb7ddcfa7a8e3736850cd8d01"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a1bdf2c2bb7ddcfa7a8e3736850cd8d01">ilang::VerilogInfo::module_io_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::module_io_vec_t module_io_vec_t</div><div class="ttdoc">Top module signal list.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:193</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_af316055752b329bab86f6cb105643578"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#af316055752b329bab86f6cb105643578">ilang::SignalInfoBase::get_type</a></div><div class="ttdeci">virtual VerilogAnalyzerBase::hierarchical_name_type get_type() const</div><div class="ttdoc">return its type</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:151</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a1fc1e3db4bcc574e65a02e6a63dd33b8"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a1fc1e3db4bcc574e65a02e6a63dd33b8">ilang::SignalInfoBase::is_input</a></div><div class="ttdeci">virtual bool is_input() const</div><div class="ttdoc">Whether it is an input signal.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:141</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a5ac0143d6d952b07d56370eb73e83b26"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a5ac0143d6d952b07d56370eb73e83b26">ilang::VerilogInfo::get_top_module_name</a></div><div class="ttdeci">std::string get_top_module_name() const</div><div class="ttdoc">Return top module name.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a8919d9a28b0b5beb2c44223d7ff316fe"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a8919d9a28b0b5beb2c44223d7ff316fe">ilang::VerilogInfo::name_names_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_names_map_t name_names_map_t</div><div class="ttdoc">A map of name -&gt; names.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:181</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_afd80620685b6d42deaf7098a45418b2c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">ilang::VerilogAnalyzerBase::name_insts_map_t</a></div><div class="ttdeci">std::map&lt; std::string, mod_inst_t &gt; name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:35</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a811dc1071b7f66d4516f8b46dd487057"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a811dc1071b7f66d4516f8b46dd487057">ilang::SignalInfoBase::is_io_sig</a></div><div class="ttdeci">virtual bool is_io_sig() const</div><div class="ttdoc">Whether is a IO signal.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:131</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_ac205510fbf31e76c7d6808da930c6580"><div class="ttname"><a href="classilang_1_1_verilog_info.html#ac205510fbf31e76c7d6808da930c6580">ilang::VerilogInfo::get_module_inst_loc</a></div><div class="ttdeci">vlg_loc_t get_module_inst_loc(const std::string &amp;inst_name) const</div><div class="ttdoc">Return the location of a module instantiation.</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a0b4b642793ad237c0be7be290bbb664a"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a0b4b642793ad237c0be7be290bbb664a">ilang::SignalInfoBase::is_reg</a></div><div class="ttdeci">virtual bool is_reg() const</div><div class="ttdoc">Whether it is a register.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:139</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a8ee451a36eb3d1a820d52b155ee0b3e6"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a8ee451a36eb3d1a820d52b155ee0b3e6">ilang::VerilogInfo::path_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::path_vec_t path_vec_t</div><div class="ttdoc">type to store multiple paths</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:177</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a600f4dd1ef94af1e01e0b3ab2519ec64"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a600f4dd1ef94af1e01e0b3ab2519ec64">ilang::VerilogInfo::operator=</a></div><div class="ttdeci">VerilogInfo &amp; operator=(const VerilogInfo &amp;)=delete</div><div class="ttdoc">Please don't use assignment over it.</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a821ca13092ad5fb783ccc85a7896f532"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a821ca13092ad5fb783ccc85a7896f532">ilang::SignalInfoBase::_width</a></div><div class="ttdeci">const unsigned _width</div><div class="ttdoc">width of the signal</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:120</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a49f4eae0fdf7c17669fcffbab7c4c2f0"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a49f4eae0fdf7c17669fcffbab7c4c2f0">ilang::VerilogInfo::~VerilogInfo</a></div><div class="ttdeci">virtual ~VerilogInfo()</div><div class="ttdoc">Destructor: no need to clean, unique_ptr does the job.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a851a68ee4184818d7f40d504c4dc0b6c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a851a68ee4184818d7f40d504c4dc0b6c">ilang::VerilogAnalyzerBase::~VerilogAnalyzerBase</a></div><div class="ttdeci">virtual ~VerilogAnalyzerBase()</div><div class="ttdoc">do nothing!</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:106</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_ab0f955d7c0b89d7c5d2984ee0902fd59"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#ab0f955d7c0b89d7c5d2984ee0902fd59">ilang::SignalInfoBase::_hierarchical_name</a></div><div class="ttdeci">const std::string _hierarchical_name</div><div class="ttdoc">full name</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:118</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a96f518159d5ba6d45d73f08372de345d"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a96f518159d5ba6d45d73f08372de345d">ilang::VerilogInfo::name_decl_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_decl_buffer_t name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:191</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a1564a64d46699f65f3fcb15f44d0cb95"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">ilang::VerilogAnalyzerBase::name_names_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; std::string &gt; &gt; name_names_map_t</div><div class="ttdoc">A map of name -&gt; names.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:31</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a61de246ffa5158ef2de1f8726441d72e"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a61de246ffa5158ef2de1f8726441d72e">ilang::SignalInfoBase::get_hierarchical_name</a></div><div class="ttdeci">virtual std::string get_hierarchical_name() const</div><div class="ttdoc">Return its hierarchical name.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:159</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_abca9622672314cf6d0783aa7ee3971a9"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#abca9622672314cf6d0783aa7ee3971a9">ilang::SignalInfoBase::_type</a></div><div class="ttdeci">const VerilogAnalyzerBase::hierarchical_name_type _type</div><div class="ttdoc">its type</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:122</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a94889fb788e0c98ce5105489c624686e"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a94889fb788e0c98ce5105489c624686e">ilang::SignalInfoBase::_loc</a></div><div class="ttdeci">const VerilogAnalyzerBase::vlg_loc_t _loc</div><div class="ttdoc">its location of definition</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:124</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a7162ab184a6e0e7a1d7da37d0fe8280f"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a7162ab184a6e0e7a1d7da37d0fe8280f">ilang::SignalInfoBase::get_signal_name</a></div><div class="ttdeci">virtual std::string get_signal_name() const</div><div class="ttdoc">Return is own name.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:157</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a6c887cf1b84aca2b0ba757e892ad2372"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a6c887cf1b84aca2b0ba757e892ad2372">ilang::VerilogAnalyzerBase::is_wire</a></div><div class="ttdeci">static bool is_wire(hierarchical_name_type tp_)</div><div class="ttdoc">decide if the type is a wire (port w or wo internal def / internal)</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:70</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a0c8e2e0d8499dd733155c31190eb96d2"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a0c8e2e0d8499dd733155c31190eb96d2">ilang::SignalInfoBase::is_bad_signal</a></div><div class="ttdeci">virtual bool is_bad_signal() const</div><div class="ttdoc">Whether this info is usable.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:147</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a3119702b4d1cb9df562fa69aebb8c9d0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">ilang::VerilogAnalyzerBase::name_decl_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, void * &gt; name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:58</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a97a6885ff663a7914c77301b3e8972c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">ilang::VerilogAnalyzerBase::hierarchical_name_type</a></div><div class="ttdeci">hierarchical_name_type</div><div class="ttdoc">The result of querying a name (please don't change the order of them)</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:37</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a93a19e60d7f3385936c9d96bcf5c0710"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">ilang::VerilogAnalyzerBase::no_internal_def</a></div><div class="ttdeci">static bool no_internal_def(hierarchical_name_type tp_)</div><div class="ttdoc">decide if a type has no internal def</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:75</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a5e532be5d9c69bbed81a2fc7be55e2df"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">ilang::VerilogAnalyzerBase::is_reg</a></div><div class="ttdeci">static bool is_reg(hierarchical_name_type tp_)</div><div class="ttdoc">decide if a type is a register (port w or wo internal def / internal)</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:65</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_ad0f6e40f245e183f543eeaf743c7e7ee"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">ilang::VerilogAnalyzerBase::mod_inst_t</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:33</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_ab4662e5a83c541561a0352e5fc405415"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#ab4662e5a83c541561a0352e5fc405415">ilang::SignalInfoBase::get_width</a></div><div class="ttdeci">virtual unsigned get_width() const</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:129</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a218c0476db4d9516652f3cfa104a9d34"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">ilang::VerilogAnalyzerBase::vlg_loc_t</a></div><div class="ttdeci">std::pair&lt; std::string, long &gt; vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:29</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a78221c13fddeb994e9e68e46a9ebe143"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a78221c13fddeb994e9e68e46a9ebe143">ilang::VerilogInfo::in_bad_state</a></div><div class="ttdeci">bool in_bad_state() const</div><div class="ttdoc">whether this analyzer is in bad state</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a5406ee5713425f700880815793a3a01b"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a5406ee5713425f700880815793a3a01b">ilang::VerilogInfo::get_top_module_io</a></div><div class="ttdeci">module_io_vec_t get_top_module_io() const</div><div class="ttdoc">Return top module signal with no hint on the width.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_ad6d9d3e8655f4528381178ef208df248"><div class="ttname"><a href="classilang_1_1_verilog_info.html#ad6d9d3e8655f4528381178ef208df248">ilang::VerilogInfo::mod_inst_t</a></div><div class="ttdeci">VerilogAnalyzerBase::mod_inst_t mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:183</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a154a73d2fb240e6348460986d23856dd"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a154a73d2fb240e6348460986d23856dd">ilang::VerilogAnalyzerBase::VerilogAnalyzerBase</a></div><div class="ttdeci">VerilogAnalyzerBase()</div><div class="ttdoc">Constructor: do nothing.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:103</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_ae0fa0e055dd797abb174133cc14c6664"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#ae0fa0e055dd797abb174133cc14c6664">ilang::VerilogAnalyzerBase::PrintLoc</a></div><div class="ttdeci">static std::ostream &amp; PrintLoc(std::ostream &amp;os, const vlg_loc_t &amp;loc)</div><div class="ttdoc">Print location info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:96</div></div>
<div class="ttc" id="anamespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a9aec31bb4bc485bb962a44c8b05a8dce"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a9aec31bb4bc485bb962a44c8b05a8dce">ilang::VerilogInfo::find_declaration_of_name</a></div><div class="ttdeci">void * find_declaration_of_name(const std::string &amp;net_name) const</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_ace1b205b6f5805a0a0f380bd9467d344"><div class="ttname"><a href="classilang_1_1_verilog_info.html#ace1b205b6f5805a0a0f380bd9467d344">ilang::VerilogInfo::vlg_loc_t</a></div><div class="ttdeci">VerilogAnalyzerBase::vlg_loc_t vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:179</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a8da61ac8a3a28059130deb0de94df469"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a8da61ac8a3a28059130deb0de94df469">ilang::VerilogInfo::get_endmodule_loc</a></div><div class="ttdeci">vlg_loc_t get_endmodule_loc(const std::string &amp;inst_name) const</div><div class="ttdoc">Return the location of a module's endmodule statement.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a28cc4ea93d4d7d0fee4b9abf7594e4e4"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a28cc4ea93d4d7d0fee4b9abf7594e4e4">ilang::VerilogInfo::name_type_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_type_buffer_t name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:189</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a9e80e602854595c1fe2ee5ab17b79241"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a9e80e602854595c1fe2ee5ab17b79241">ilang::VerilogInfo::check_hierarchical_name_type</a></div><div class="ttdeci">hierarchical_name_type check_hierarchical_name_type(const std::string &amp;net_name) const</div><div class="ttdoc">Return the type of a name (used externally, cached)</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html"><div class="ttname"><a href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></div><div class="ttdoc">Class to hold signal info.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:112</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a37242872b7214edce32f75d81533b55e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">ilang::VerilogAnalyzerBase::is_output</a></div><div class="ttdeci">static bool is_output(hierarchical_name_type tp_)</div><div class="ttdoc">decide if it is output signal</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:92</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_abe827f39d8bbe9c781c68f2ca3e454fe"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">ilang::VerilogAnalyzerBase::is_io_sig</a></div><div class="ttdeci">static bool is_io_sig(hierarchical_name_type tp_)</div><div class="ttdoc">decide if it is port signal</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:84</div></div>
<div class="ttc" id="anamespaceilang_html_ae28e98c027804fa9307f199552870e86"><div class="ttname"><a href="namespaceilang.html#ae28e98c027804fa9307f199552870e86">ilang::operator&lt;&lt;</a></div><div class="ttdeci">ExprRef operator&lt;&lt;(const ExprRef &amp;a, const ExprRef &amp;b)</div><div class="ttdoc">Left shift for bit-vectors.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></div><div class="ttdoc">VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:24</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html"><div class="ttname"><a href="classilang_1_1_verilog_info.html">ilang::VerilogInfo</a></div><div class="ttdoc">The class that invoke the analyzer.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:173</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a140f26bc65960b73298763f20fc23384"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a140f26bc65960b73298763f20fc23384">ilang::SignalInfoBase::no_internal_def</a></div><div class="ttdeci">virtual bool no_internal_def() const</div><div class="ttdoc">Whether it is defined only at the port.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:135</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_ae42c1239f9d4d48fed17019f9be0d8e1"><div class="ttname"><a href="classilang_1_1_verilog_info.html#ae42c1239f9d4d48fed17019f9be0d8e1">ilang::VerilogInfo::name_insts_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_insts_map_t name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:185</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_info_html_a0d1cbd92a41a6ac7e545a32c5f087953"><div class="ttname"><a href="classilang_1_1_verilog_info.html#a0d1cbd92a41a6ac7e545a32c5f087953">ilang::VerilogInfo::name2loc</a></div><div class="ttdeci">vlg_loc_t name2loc(const std::string &amp;net_name) const</div><div class="ttdoc">Return the location of a hierarchical name.</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_a38a921fd310970b0cbda4a74707d7541"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">ilang::VerilogAnalyzerBase::module_io_vec_t</a></div><div class="ttdeci">std::map&lt; std::string, SignalInfoBase &gt; module_io_vec_t</div><div class="ttdoc">Top module signal list.</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:60</div></div>
<div class="ttc" id="aclassilang_1_1_verilog_analyzer_base_html_abd60b1a38fb000e8400ff92e9262a5bc"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#abd60b1a38fb000e8400ff92e9262a5bc">ilang::VerilogAnalyzerBase::is_module</a></div><div class="ttdeci">static bool is_module(hierarchical_name_type tp_)</div><div class="ttdoc">decide if a type is module</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:80</div></div>
<div class="ttc" id="aclassilang_1_1_signal_info_base_html_a919ea5db2aa3e8faed4212c681db1a7e"><div class="ttname"><a href="classilang_1_1_signal_info_base.html#a919ea5db2aa3e8faed4212c681db1a7e">ilang::SignalInfoBase::SignalInfoBase</a></div><div class="ttdeci">SignalInfoBase(const std::string &amp;n, const std::string &amp;h, unsigned w, const VerilogAnalyzerBase::hierarchical_name_type &amp;typ, const VerilogAnalyzerBase::vlg_loc_t &amp;loc)</div><div class="ttdoc">------------------— ACCESSORS ----------------— ///</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:165</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
