#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Aug 23 22:23:01 2020
# Process ID: 16348
# Current directory: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36828 F:\FILE\FPGA\ZYNQ\08_LAN\04_LWIP_RGMII\LWIP_ARM\example\03_PL_AXI_ETH_RGMII\Miz_sys\Miz_sys.xpr
# Log file: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys'
INFO: [Project 1-313] Project file moved from 'J:/FEP/ETH1512/MZ7035/CH02_PL_AXI_ETH_RGMII/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_mem_intercon_0
system_axi_ethernet_0_0
system_auto_pc_1
system_axi_dma_0_0
system_xbar_1
system_rst_ps7_0_100M_0
system_auto_pc_0
system_xbar_0
system_ps7_0_axi_periph_0
system_auto_us_2
system_auto_us_1
system_auto_us_0

INFO: [Project 1-230] Project 'Miz_sys.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 918.879 ; gain = 282.719
update_compile_order -fileset sources_1
open_bd_design {F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/LWIP_ARM/example/03_PL_AXI_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy_rst_n(rst) and /c_shift_ram_0/Q(data)
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.492 ; gain = 13.848
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 23 22:25:11 2020...
