============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:37:01 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                     Type       Fanout  Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                       launch                                     0 R 
(MultBlock.sdc_line_11_31_1)      ext delay                       +100     100 F 
X[0]                              in port          11 134.2    0    +0     100 F 
sub_36_18_g929__1453/B                                              +0     100   
sub_36_18_g929__1453/Z            NOR2_E            3  57.9  218  +132     232 R 
sub_42_28_g1424/A                                                   +0     232   
sub_42_28_g1424/Z                 INVERTBAL_H       1  19.5   80   +51     283 F 
sub_42_28_g1420__6179/A                                             +0     283   
sub_42_28_g1420__6179/Z           NOR2_E            2  37.7  171  +106     389 R 
sub_42_28_g1418__3457/A                                             +0     389   
sub_42_28_g1418__3457/Z           NAND2_F           2  29.5   94   +61     450 F 
sub_42_28_g1415__1122/A1                                            +0     450   
sub_42_28_g1415__1122/Z           AOI21_C           1  19.8  173  +109     559 R 
sub_42_28_g1414__2001/CIN                                           +0     559   
sub_42_28_g1414__2001/COUT        ADDF_E            1  19.8  110  +157     716 R 
sub_42_28_g1413__5927/CIN                                           +0     716   
sub_42_28_g1413__5927/COUT        ADDF_E            1  19.8  109  +152     868 R 
sub_42_28_g1412__6789/CIN                                           +0     868   
sub_42_28_g1412__6789/COUT        ADDF_E            1  19.8  109  +152    1020 R 
sub_42_28_g1411__1591/CIN                                           +0    1020   
sub_42_28_g1411__1591/COUT        ADDF_E            1  19.8  109  +152    1173 R 
sub_42_28_g1410__9719/CIN                                           +0    1173   
sub_42_28_g1410__9719/COUT        ADDF_E            1  19.8  109  +152    1325 R 
sub_42_28_g1409__3377/CIN                                           +0    1325   
sub_42_28_g1409__3377/COUT        ADDF_E            1  19.8  109  +152    1477 R 
sub_42_28_g1408__9867/CIN                                           +0    1477   
sub_42_28_g1408__9867/COUT        ADDF_E            1  19.8  109  +152    1629 R 
sub_42_28_g1407__7765/CIN                                           +0    1629   
sub_42_28_g1407__7765/COUT        ADDF_E            1  19.8  109  +152    1781 R 
sub_42_28_g1406__7547/CIN                                           +0    1781   
sub_42_28_g1406__7547/COUT        ADDF_E            1  19.8  109  +152    1934 R 
sub_42_28_g1405__2833/CIN                                           +0    1934   
sub_42_28_g1405__2833/COUT        ADDF_E            1  19.8  109  +152    2086 R 
sub_42_28_g1404__2006/CIN                                           +0    2086   
sub_42_28_g1404__2006/COUT        ADDF_E            1  19.8  109  +152    2238 R 
sub_42_28_g1403__1297/CIN                                           +0    2238   
sub_42_28_g1403__1297/COUT        ADDF_E            1  19.8  109  +152    2390 R 
sub_42_28_g1402__1237/CIN                                           +0    2390   
sub_42_28_g1402__1237/COUT        ADDF_E            1  19.8  109  +152    2542 R 
sub_42_28_g1401__2007/CIN                                           +0    2542   
sub_42_28_g1401__2007/COUT        ADDF_E            1  19.8  109  +152    2695 R 
sub_42_28_g1400__3779/CIN                                           +0    2695   
sub_42_28_g1400__3779/COUT        ADDF_E            1  19.8  109  +152    2847 R 
sub_42_28_g1399__4599/CIN                                           +0    2847   
sub_42_28_g1399__4599/COUT        ADDF_E            1  19.8  109  +152    2999 R 
sub_42_28_g1398__3717/CIN                                           +0    2999   
sub_42_28_g1398__3717/COUT        ADDF_E            1  19.8  109  +152    3151 R 
sub_42_28_g1397__1377/CIN                                           +0    3151   
sub_42_28_g1397__1377/COUT        ADDF_E            1  19.8  109  +152    3303 R 
sub_42_28_g1396__8867/CIN                                           +0    3303   
sub_42_28_g1396__8867/COUT        ADDF_E            1  19.8  109  +152    3456 R 
sub_42_28_g1395__7654/CIN                                           +0    3456   
sub_42_28_g1395__7654/COUT        ADDF_E            1  19.8  109  +152    3608 R 
sub_42_28_g1394__7557/CIN                                           +0    3608   
sub_42_28_g1394__7557/COUT        ADDF_E            1  19.8  109  +152    3760 R 
sub_42_28_g1393__7837/CIN                                           +0    3760   
sub_42_28_g1393__7837/COUT        ADDF_E            1  19.8  109  +152    3912 R 
sub_42_28_g1392__6179/CIN                                           +0    3912   
sub_42_28_g1392__6179/COUT        ADDF_E            1  19.8  109  +152    4064 R 
sub_42_28_g1391__1279/CIN                                           +0    4064   
sub_42_28_g1391__1279/COUT        ADDF_E            1  19.8  109  +152    4217 R 
sub_42_28_g1390__3457/CIN                                           +0    4217   
sub_42_28_g1390__3457/COUT        ADDF_E            1  18.5  104  +150    4366 R 
sub_42_28_g1389__9771/B                                             +0    4366   
sub_42_28_g1389__9771/Z           XOR2_C            1   8.8  142   +88    4454 R 
Y[31]                        <<<  out port                          +0    4454 R 
(MultBlock.sdc_line_12)           ext delay                       +200    4654 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                                20000 R 
---------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15346ps 
Start-point  : X[0]
End-point    : Y[31]
