Determining compilation order of HDL files
Analyzing Verilog file sender.v
Analyzing Verilog file sender_test.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.sender into
c:/code/uart/final_proj/isim/work/sender.sdb
Saving Verilog parse-tree work.sender_test into
c:/code/uart/final_proj/isim/work/sender_test.sdb
Saving Verilog parse-tree work.glbl into
c:/code/uart/final_proj/isim/work/glbl.sdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 64480 Kb
Fuse CPU Usage: 218 ms
Compiling module glbl
Compiling module sender
Compiling module sender_test
Compiled 3 Verilog Units
Built simulation executable sender_test_isim_beh.exe
Fuse Memory Usage: 65764 Kb
Fuse CPU Usage: 265 ms
