###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19373   # Number of WRITE/WRITEP commands
num_reads_done                 =      2113486   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1851208   # Number of read row buffer hits
num_read_cmds                  =      2113476   # Number of READ/READP commands
num_writes_done                =        19377   # Number of read requests issued
num_write_row_hits             =         9502   # Number of write row buffer hits
num_act_cmds                   =       273836   # Number of ACT commands
num_pre_cmds                   =       273808   # Number of PRE commands
num_ondemand_pres              =       247849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645073   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639120   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354927   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360880   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1951333   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        83616   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        29340   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18490   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14949   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10026   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6844   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4788   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3276   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2374   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7867   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            7   # Write cmd latency (cycles)
write_latency[80-99]           =            9   # Write cmd latency (cycles)
write_latency[100-119]         =           17   # Write cmd latency (cycles)
write_latency[120-139]         =           17   # Write cmd latency (cycles)
write_latency[140-159]         =           23   # Write cmd latency (cycles)
write_latency[160-179]         =           33   # Write cmd latency (cycles)
write_latency[180-199]         =           27   # Write cmd latency (cycles)
write_latency[200-]            =        19236   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       586230   # Read request latency (cycles)
read_latency[40-59]            =       233710   # Read request latency (cycles)
read_latency[60-79]            =       192585   # Read request latency (cycles)
read_latency[80-99]            =       131001   # Read request latency (cycles)
read_latency[100-119]          =       105523   # Read request latency (cycles)
read_latency[120-139]          =        90819   # Read request latency (cycles)
read_latency[140-159]          =        72785   # Read request latency (cycles)
read_latency[160-179]          =        60391   # Read request latency (cycles)
read_latency[180-199]          =        51842   # Read request latency (cycles)
read_latency[200-]             =       588585   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    9.671e+07   # Write energy
read_energy                    =  8.52154e+09   # Read energy
act_energy                     =  7.49215e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70365e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73222e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01853e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01481e+09   # Active standby energy rank.1
average_read_latency           =      222.712   # Average read request latency (cycles)
average_interarrival           =      4.68844   # Average request interarrival latency (cycles)
total_energy                   =   2.2449e+10   # Total energy (pJ)
average_power                  =       2244.9   # Average power (mW)
average_bandwidth              =      18.2004   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        20320   # Number of WRITE/WRITEP commands
num_reads_done                 =      2221456   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1804490   # Number of read row buffer hits
num_read_cmds                  =      2221449   # Number of READ/READP commands
num_writes_done                =        20350   # Number of read requests issued
num_write_row_hits             =        10702   # Number of write row buffer hits
num_act_cmds                   =       429298   # Number of ACT commands
num_pre_cmds                   =       429272   # Number of PRE commands
num_ondemand_pres              =       404089   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646554   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643750   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353446   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356250   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2066413   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        85405   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        26752   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17393   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14660   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9158   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6015   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4167   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2819   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2113   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6980   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =           11   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           13   # Write cmd latency (cycles)
write_latency[140-159]         =           12   # Write cmd latency (cycles)
write_latency[160-179]         =            8   # Write cmd latency (cycles)
write_latency[180-199]         =           24   # Write cmd latency (cycles)
write_latency[200-]            =        20241   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       417713   # Read request latency (cycles)
read_latency[40-59]            =       182868   # Read request latency (cycles)
read_latency[60-79]            =       194429   # Read request latency (cycles)
read_latency[80-99]            =       136728   # Read request latency (cycles)
read_latency[100-119]          =       118431   # Read request latency (cycles)
read_latency[120-139]          =       109517   # Read request latency (cycles)
read_latency[140-159]          =        90009   # Read request latency (cycles)
read_latency[160-179]          =        77131   # Read request latency (cycles)
read_latency[180-199]          =        67069   # Read request latency (cycles)
read_latency[200-]             =       827548   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01437e+08   # Write energy
read_energy                    =  8.95688e+09   # Read energy
act_energy                     =  1.17456e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69654e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =     1.71e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01945e+09   # Active standby energy rank.0
act_stb_energy.1               =   6.0177e+09   # Active standby energy rank.1
average_read_latency           =      285.597   # Average read request latency (cycles)
average_interarrival           =      4.46054   # Average request interarrival latency (cycles)
total_energy                   =  2.33153e+10   # Total energy (pJ)
average_power                  =      2331.53   # Average power (mW)
average_bandwidth              =      19.1301   # Average bandwidth
