Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft_top_tb_behav xil_defaultlib.fft_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_m_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_n_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/FPGA/fft_ip.srcs/sources_1/new/butterfly.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_m_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_n_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_m_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_n_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_m_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'x_n_0_img' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'index' [D:/FPGA/fft_ip.srcs/sources_1/new/fft_top.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'mult_pre' [D:/FPGA/fft_ip.srcs/sources_1/new/booth_top.v:96]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
