0.7
2020.2
May  7 2023
15:24:31
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/ALU.v,1698922547,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/ALU_Control.v,1698948191,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Control_Unit.v,,ALU_Control,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Control_Unit.v,1698936581,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Data_Memory.v,1698950909,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Instruction_Memory.v,,Data_Memory,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Instruction_Memory.v,1698949954,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Main_Decoder.v,,Instruction_Memory,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Main_Decoder.v,1698936476,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Mux.v,,Main_Decoder,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Mux.v,1698936424,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Mux_3_by_1.v,,Mux,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Mux_3_by_1.v,1698905445,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/PC.v,,Mux_3_by_1,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/PC.v,1698950584,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/PC_Adder.v,,PC,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/PC_Adder.v,1698906576,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Register_File.v,,PC_Adder,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Register_File.v,1698950746,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Sign_Extend.v,,Register_File,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/Sign_Extend.v,1698936355,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/decode_cycle.v,,Sign_Extend,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/decode_cycle.v,1700227243,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/execute_cycle.v,,decode_cycle,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/execute_cycle.v,1700226999,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/fetch_cycle.v,,execute_cycle,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/fetch_cycle.v,1700220399,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/forwarding_unit.v,,fetch_cycle,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/forwarding_unit.v,1700227287,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/memory_cycle.v,,forwarding_unit,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/memory_cycle.v,1700227473,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/writeback_cycle.v,,memory_cycle,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/pipeline_top.v,1700227379,verilog,,,,pipeline_top,,,,,,,,
E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/writeback_cycle.v,1700227358,verilog,,E:/VIVADO 2023/Processors/RISC_V_RV32I/RISC_V_RV32I.srcs/sources_1/new/pipeline_top.v,,writeback_cycle,,,,,,,,
