Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 13 20:17:41 2025
| Host         : DESKTOP-RBHFTC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tdc_top_timing_summary_routed.rpt -pb tdc_top_timing_summary_routed.pb -rpx tdc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc_top
| Device       : 7k325t-ffv900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1042)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2066)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1042)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST4/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST5/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst1/bin_cs_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst2/bin_cs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2066)
---------------------------------------------------
 There are 2066 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                 1228        0.085        0.000                      0                 1228        0.608        0.000                       0                  2179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_sys               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.137        0.000                      0                 1196        0.085        0.000                      0                 1196        0.608        0.000                       0                  2175  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.249        0.000                      0                   32        0.312        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDCE_INST4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.380ns (16.748%)  route 1.889ns (83.252%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.814ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.228    -1.814    clk_bufg
    SLICE_X81Y192        FDCE                                         r  FDCE_INST4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y192        FDCE (Prop_fdce_C_Q)         0.204    -1.610 r  FDCE_INST4/Q
                         net (fo=1, routed)           0.552    -1.058    valid_for_bubble_fix
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.176    -0.882 r  valid_for_bubble_fix_BUFG_inst/O
                         net (fo=513, routed)         1.337     0.455    valid_for_bubble_fix_BUFG
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.098     1.215    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
                         clock pessimism             -0.553     0.662    
                         clock uncertainty           -0.062     0.600    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)       -0.008     0.592    FDCE_INST5
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.378ns (14.782%)  route 2.179ns (85.218%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 1.620 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.229    -1.813    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.431    -1.178    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.174    -1.004 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.748     0.744    valid_for_latch2bin_BUFG
    SLICE_X13Y61         FDCE                                         r  FDCE_INST6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.503     1.620    clk_bufg
    SLICE_X13Y61         FDCE                                         r  FDCE_INST6/C
                         clock pessimism             -0.646     0.974    
                         clock uncertainty           -0.062     0.912    
    SLICE_X13Y61         FDCE (Setup_fdce_C_D)       -0.008     0.904    FDCE_INST6
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.378ns (14.782%)  route 2.179ns (85.218%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 1.620 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.229    -1.813    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.431    -1.178    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.174    -1.004 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.748     0.744    decode_inst/latch2bin_inst1/genblk1[4].data_valid_reg[5]_decode_inst_latch2bin_inst2_genblk1_r_3_0
    SLICE_X15Y61         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.503     1.620    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y61         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/C
                         clock pessimism             -0.646     0.974    
                         clock uncertainty           -0.062     0.912    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.008     0.904    decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 FDCE_INST3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.204ns (12.420%)  route 1.439ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 1.214 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.646ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.396    -1.646    clk_bufg
    SLICE_X83Y113        FDCE                                         r  FDCE_INST3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDCE (Prop_fdce_C_Q)         0.204    -1.442 r  FDCE_INST3/Q
                         net (fo=2, routed)           1.439    -0.004    valid_pre2
    SLICE_X81Y192        FDCE                                         r  FDCE_INST4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.097     1.214    clk_bufg
    SLICE_X81Y192        FDCE                                         r  FDCE_INST4/C
                         clock pessimism             -0.646     0.568    
                         clock uncertainty           -0.062     0.506    
    SLICE_X81Y192        FDCE (Setup_fdce_C_D)       -0.091     0.415    FDCE_INST4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.352ns (19.799%)  route 1.426ns (80.201%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 1.617 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.644    -1.398    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X19Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.223    -1.175 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][5]/Q
                         net (fo=3, routed)           0.646    -0.529    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][5]
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.043    -0.486 r  decode_inst/latch2bin_inst2/ones[3]_i_7/O
                         net (fo=2, routed)           0.266    -0.220    decode_inst/latch2bin_inst2/ones[3]_i_7_n_0
    SLICE_X23Y55         LUT5 (Prop_lut5_I4_O)        0.043    -0.177 r  decode_inst/latch2bin_inst2/ones[2]_i_2/O
                         net (fo=1, routed)           0.514     0.337    decode_inst/latch2bin_inst2/ones[2]_i_2_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.043     0.380 r  decode_inst/latch2bin_inst2/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    decode_inst/latch2bin_inst2/ones[2]_i_1_n_0
    SLICE_X24Y56         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.500     1.617    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X24Y56         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/C
                         clock pessimism             -0.569     1.048    
                         clock uncertainty           -0.062     0.986    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)        0.034     1.020    decode_inst/latch2bin_inst2/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.453ns (25.629%)  route 1.315ns (74.371%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.643    -1.399    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X21Y53         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.223    -1.176 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/Q
                         net (fo=6, routed)           0.582    -0.594    decode_inst/latch2bin_inst1/p_0_in11_in
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.051    -0.543 r  decode_inst/latch2bin_inst1/ones[3]_i_10__0/O
                         net (fo=2, routed)           0.386    -0.157    decode_inst/latch2bin_inst1/ones[3]_i_10__0_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I5_O)        0.136    -0.021 r  decode_inst/latch2bin_inst1/ones[3]_i_3/O
                         net (fo=2, routed)           0.346     0.325    decode_inst/latch2bin_inst1/ones[3]_i_3_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.043     0.368 r  decode_inst/latch2bin_inst1/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    decode_inst/latch2bin_inst1/ones[3]_i_1_n_0
    SLICE_X27Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X27Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/C
                         clock pessimism             -0.569     1.049    
                         clock uncertainty           -0.062     0.987    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)        0.034     1.021    decode_inst/latch2bin_inst1/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 FDCE_INST2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.223ns (16.946%)  route 1.093ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 1.381 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.734    -1.308    clk_bufg
    SLICE_X79Y49         FDCE                                         r  FDCE_INST2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.223    -1.085 r  FDCE_INST2/Q
                         net (fo=1, routed)           1.093     0.008    valid_pre1
    SLICE_X83Y113        FDCE                                         r  FDCE_INST3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.264     1.381    clk_bufg
    SLICE_X83Y113        FDCE                                         r  FDCE_INST3/C
                         clock pessimism             -0.644     0.737    
                         clock uncertainty           -0.062     0.675    
    SLICE_X83Y113        FDCE (Setup_fdce_C_D)       -0.008     0.667    FDCE_INST3
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.388ns (22.776%)  route 1.316ns (77.224%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.642    -1.400    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.259    -1.141 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][4]/Q
                         net (fo=3, routed)           0.614    -0.527    decode_inst/latch2bin_inst1/p_0_in2_in
    SLICE_X22Y52         LUT6 (Prop_lut6_I2_O)        0.043    -0.484 r  decode_inst/latch2bin_inst1/ones[3]_i_7/O
                         net (fo=2, routed)           0.463    -0.021    decode_inst/latch2bin_inst1/ones[3]_i_7_n_0
    SLICE_X25Y53         LUT5 (Prop_lut5_I4_O)        0.043     0.022 r  decode_inst/latch2bin_inst1/ones[2]_i_2/O
                         net (fo=1, routed)           0.238     0.260    decode_inst/latch2bin_inst1/ones[2]_i_2_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I2_O)        0.043     0.303 r  decode_inst/latch2bin_inst1/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.303    decode_inst/latch2bin_inst1/ones[2]_i_1_n_0
    SLICE_X24Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X24Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/C
                         clock pessimism             -0.569     1.049    
                         clock uncertainty           -0.062     0.987    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)        0.034     1.021    decode_inst/latch2bin_inst1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.453ns (27.262%)  route 1.209ns (72.738%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.643    -1.399    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X21Y53         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.223    -1.176 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/Q
                         net (fo=6, routed)           0.582    -0.594    decode_inst/latch2bin_inst1/p_0_in11_in
    SLICE_X23Y52         LUT5 (Prop_lut5_I4_O)        0.051    -0.543 r  decode_inst/latch2bin_inst1/ones[3]_i_10__0/O
                         net (fo=2, routed)           0.386    -0.157    decode_inst/latch2bin_inst1/ones[3]_i_10__0_n_0
    SLICE_X24Y53         LUT6 (Prop_lut6_I5_O)        0.136    -0.021 r  decode_inst/latch2bin_inst1/ones[3]_i_3/O
                         net (fo=2, routed)           0.241     0.220    decode_inst/latch2bin_inst1/ones[3]_i_3_n_0
    SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.043     0.263 r  decode_inst/latch2bin_inst1/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.263    decode_inst/latch2bin_inst1/ones[1]_i_1_n_0
    SLICE_X26Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X26Y53         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/C
                         clock pessimism             -0.569     1.049    
                         clock uncertainty           -0.062     0.987    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.034     1.021    decode_inst/latch2bin_inst1/ones_reg[1]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.329ns (19.592%)  route 1.350ns (80.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 1.793 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.701    -1.341    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X3Y52          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.204    -1.137 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][127]/Q
                         net (fo=128, routed)         1.350     0.213    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][127]
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.125     0.338 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][84]_i_1/O
                         net (fo=1, routed)           0.000     0.338    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][84]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.676     1.793    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X19Y45         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][84]/C
                         clock pessimism             -0.642     1.151    
                         clock uncertainty           -0.062     1.089    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.034     1.123    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][84]
  -------------------------------------------------------------------
                         required time                          1.123    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.696    -0.502    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X11Y55         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  decode_inst/latch2bin_inst2/genblk1[0].decoding_reg[1][48]/Q
                         net (fo=1, routed)           0.055    -0.347    decode_inst/latch2bin_inst2/genblk1[0].decoding_reg_n_0_[1][48]
    SLICE_X10Y55         LUT3 (Prop_lut3_I2_O)        0.028    -0.319 r  decode_inst/latch2bin_inst2/genblk1[1].decoding[2][48]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    decode_inst/latch2bin_inst2/genblk1[1].decoding[2][48]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.936    -0.413    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X10Y55         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][48]/C
                         clock pessimism             -0.078    -0.491    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.087    -0.404    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][48]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.747    -0.451    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X21Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][33]/Q
                         net (fo=1, routed)           0.055    -0.296    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][33]
    SLICE_X20Y49         LUT3 (Prop_lut3_I0_O)        0.028    -0.268 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][1]_i_1_n_0
    SLICE_X20Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.007    -0.342    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/C
                         clock pessimism             -0.098    -0.440    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.087    -0.353    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.119%)  route 0.171ns (53.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.747    -0.451    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y47         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.118    -0.333 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/Q
                         net (fo=1, routed)           0.171    -0.162    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][27]
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.028    -0.134 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][27]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][27]/C
                         clock pessimism              0.103    -0.311    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087    -0.224    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.858%)  route 0.164ns (56.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.780    -0.418    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X7Y48          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][65]/Q
                         net (fo=1, routed)           0.164    -0.154    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg_n_0_[2][65]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.028    -0.126 r  decode_inst/latch2bin_inst2/genblk1[2].decoding[3][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    decode_inst/latch2bin_inst2/genblk1[2].decoding[3][1]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.968    -0.381    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X7Y50          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][1]/C
                         clock pessimism              0.103    -0.278    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.061    -0.217    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.686%)  route 0.165ns (56.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.780    -0.418    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X7Y49          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][61]/Q
                         net (fo=1, routed)           0.165    -0.153    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][61]
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.028    -0.125 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][61]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][61]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.967    -0.382    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X7Y54          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][61]/C
                         clock pessimism              0.103    -0.279    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.061    -0.218    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][61]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.430%)  route 0.174ns (57.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.747    -0.451    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X19Y45         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][20]/Q
                         net (fo=1, routed)           0.174    -0.177    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg_n_0_[3][20]
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.028    -0.149 r  decode_inst/latch2bin_inst2/genblk1[3].decoding[4][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    decode_inst/latch2bin_inst2/genblk1[3].decoding[4][20]_i_1_n_0
    SLICE_X19Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X19Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][20]/C
                         clock pessimism              0.103    -0.311    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.060    -0.251    decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][20]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.213%)  route 0.094ns (50.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.693    -0.505    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y61         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.091    -0.414 r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/Q
                         net (fo=1, routed)           0.094    -0.320    decode_inst/latch2bin_inst1/srlopt_n
    SLICE_X14Y60         SRL16E                                       r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.934    -0.415    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X14Y60         SRL16E                                       r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
                         clock pessimism             -0.076    -0.491    
    SLICE_X14Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.425    decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.666%)  route 0.303ns (70.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.696    -0.502    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X9Y53          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][48]/Q
                         net (fo=1, routed)           0.303    -0.098    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][48]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.028    -0.070 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][16]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.009    -0.340    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][16]/C
                         clock pessimism              0.103    -0.237    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.060    -0.177    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][16]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.418%)  route 0.181ns (58.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.747    -0.451    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X21Y49         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][29]/Q
                         net (fo=1, routed)           0.181    -0.170    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg_n_0_[3][29]
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.028    -0.142 r  decode_inst/latch2bin_inst2/genblk1[3].decoding[4][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    decode_inst/latch2bin_inst2/genblk1[3].decoding[4][29]_i_1_n_0
    SLICE_X21Y51         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X21Y51         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][29]/C
                         clock pessimism              0.103    -0.311    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.061    -0.250    decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][29]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.887%)  route 0.210ns (62.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.748    -0.450    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X13Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][39]/Q
                         net (fo=1, routed)           0.210    -0.140    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][39]
    SLICE_X16Y50         LUT3 (Prop_lut3_I2_O)        0.028    -0.112 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][39]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][39]_i_1_n_0
    SLICE_X16Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.936    -0.413    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X16Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/C
                         clock pessimism              0.103    -0.310    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.087    -0.223    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X83Y113    FDCE_INST3/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X81Y192    FDCE_INST4/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X80Y196    FDCE_INST5/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X13Y61     FDCE_INST6/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X16Y62     decode_inst/bin_final_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X17Y61     decode_inst/bin_final_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X16Y62     decode_inst/bin_final_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X16Y62     decode_inst/bin_final_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y60     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y60     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y60     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y56     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X10Y63     decode_inst/bin_cs_final_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y60     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y60     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X14Y60     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.223ns (23.197%)  route 0.738ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.738    -0.698    reset_sync0
    SLICE_X80Y118        FDCE                                         f  counter_for_coarse_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y118        FDCE                                         r  counter_for_coarse_reg[0]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y118        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.223ns (23.197%)  route 0.738ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.738    -0.698    reset_sync0
    SLICE_X80Y118        FDCE                                         f  counter_for_coarse_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y118        FDCE                                         r  counter_for_coarse_reg[1]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y118        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.223ns (23.197%)  route 0.738ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.738    -0.698    reset_sync0
    SLICE_X80Y118        FDCE                                         f  counter_for_coarse_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y118        FDCE                                         r  counter_for_coarse_reg[2]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y118        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.223ns (23.197%)  route 0.738ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.738    -0.698    reset_sync0
    SLICE_X80Y118        FDCE                                         f  counter_for_coarse_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y118        FDCE                                         r  counter_for_coarse_reg[3]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y118        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.223ns (24.773%)  route 0.677ns (75.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.677    -0.759    reset_sync0
    SLICE_X80Y125        FDCE                                         f  counter_for_coarse_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y125        FDCE                                         r  counter_for_coarse_reg[28]/C
                         clock pessimism             -0.571     0.799    
                         clock uncertainty           -0.062     0.737    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.212     0.525    counter_for_coarse_reg[28]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.223ns (24.773%)  route 0.677ns (75.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.677    -0.759    reset_sync0
    SLICE_X80Y125        FDCE                                         f  counter_for_coarse_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y125        FDCE                                         r  counter_for_coarse_reg[29]/C
                         clock pessimism             -0.571     0.799    
                         clock uncertainty           -0.062     0.737    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.212     0.525    counter_for_coarse_reg[29]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.223ns (24.773%)  route 0.677ns (75.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.677    -0.759    reset_sync0
    SLICE_X80Y125        FDCE                                         f  counter_for_coarse_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y125        FDCE                                         r  counter_for_coarse_reg[30]/C
                         clock pessimism             -0.571     0.799    
                         clock uncertainty           -0.062     0.737    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.212     0.525    counter_for_coarse_reg[30]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.223ns (24.773%)  route 0.677ns (75.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.677    -0.759    reset_sync0
    SLICE_X80Y125        FDCE                                         f  counter_for_coarse_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y125        FDCE                                         r  counter_for_coarse_reg[31]/C
                         clock pessimism             -0.571     0.799    
                         clock uncertainty           -0.062     0.737    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.212     0.525    counter_for_coarse_reg[31]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.223ns (25.333%)  route 0.657ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.657    -0.779    reset_sync0
    SLICE_X80Y119        FDCE                                         f  counter_for_coarse_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y119        FDCE                                         r  counter_for_coarse_reg[4]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y119        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.223ns (25.333%)  route 0.657ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 1.376 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.383    -1.659    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.223    -1.436 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.657    -0.779    reset_sync0
    SLICE_X80Y119        FDCE                                         f  counter_for_coarse_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.259     1.376    clk_bufg
    SLICE_X80Y119        FDCE                                         r  counter_for_coarse_reg[5]/C
                         clock pessimism             -0.551     0.825    
                         clock uncertainty           -0.062     0.763    
    SLICE_X80Y119        FDCE (Recov_fdce_C_CLR)     -0.212     0.551    counter_for_coarse_reg[5]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.361    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.799    -0.550    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[20]/C
                         clock pessimism             -0.054    -0.604    
    SLICE_X80Y123        FDCE (Remov_fdce_C_CLR)     -0.069    -0.673    counter_for_coarse_reg[20]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.361    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.799    -0.550    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[21]/C
                         clock pessimism             -0.054    -0.604    
    SLICE_X80Y123        FDCE (Remov_fdce_C_CLR)     -0.069    -0.673    counter_for_coarse_reg[21]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.361    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.799    -0.550    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[22]/C
                         clock pessimism             -0.054    -0.604    
    SLICE_X80Y123        FDCE (Remov_fdce_C_CLR)     -0.069    -0.673    counter_for_coarse_reg[22]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.361    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.799    -0.550    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[23]/C
                         clock pessimism             -0.054    -0.604    
    SLICE_X80Y123        FDCE (Remov_fdce_C_CLR)     -0.069    -0.673    counter_for_coarse_reg[23]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.313    reset_sync0
    SLICE_X80Y122        FDCE                                         f  counter_for_coarse_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.801    -0.548    clk_bufg
    SLICE_X80Y122        FDCE                                         r  counter_for_coarse_reg[16]/C
                         clock pessimism             -0.054    -0.602    
    SLICE_X80Y122        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[16]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.313    reset_sync0
    SLICE_X80Y122        FDCE                                         f  counter_for_coarse_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.801    -0.548    clk_bufg
    SLICE_X80Y122        FDCE                                         r  counter_for_coarse_reg[17]/C
                         clock pessimism             -0.054    -0.602    
    SLICE_X80Y122        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[17]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.313    reset_sync0
    SLICE_X80Y122        FDCE                                         f  counter_for_coarse_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.801    -0.548    clk_bufg
    SLICE_X80Y122        FDCE                                         r  counter_for_coarse_reg[18]/C
                         clock pessimism             -0.054    -0.602    
    SLICE_X80Y122        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[18]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.313    reset_sync0
    SLICE_X80Y122        FDCE                                         f  counter_for_coarse_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.801    -0.548    clk_bufg
    SLICE_X80Y122        FDCE                                         r  counter_for_coarse_reg[19]/C
                         clock pessimism             -0.054    -0.602    
    SLICE_X80Y122        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[19]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.235%)  route 0.242ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.242    -0.273    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[12]/C
                         clock pessimism             -0.054    -0.601    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.670    counter_for_coarse_reg[12]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.235%)  route 0.242ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.583    -0.615    clk_bufg
    SLICE_X81Y123        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.515 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.242    -0.273    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[13]/C
                         clock pessimism             -0.054    -0.601    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.670    counter_for_coarse_reg[13]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.397    





