
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Fri Aug 25 06:12:14 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zdinx/fmul.d.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.d instruction of the RISC-V RV32_Zfinx_Zdinx extension for the fmul.d_b9 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zdinx.*);def TEST_CASE_1=True;",fmul.d_b9)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x28, rs2==x26, rd==x30,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x3; op2:x26; op2val:0x3696d601ad376ab9
offset:0*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xad376ab9,0x3696d601,x3, 0*SIGALIGN, x4,x1, x2)

inst_1:// rs1 == rd != rs2, rs1==x26, rs2==x30, rd==x26,fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x26; dest:x26; op1val:0x3696d601ad376ab9; valaddr_reg:x3; op2:x30; op2val:0x0000000000000000
offset:2*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x26, x27, x26, x27,x30,x31,0, 0, 0, 0xad376ab9, 0x3696d601,0x00000000,0x00000000,x3, 2*SIGALIGN, x4,x1, x2)

inst_2:// rs1 == rs2 == rd, rs1==x24, rs2==x24, rd==x24,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x24; dest:x24; op1val:0x0000000000000000; valaddr_reg:x3; op2:x24; op2val:0x0000000000000000
offset:4*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x24, x25, x24, x25,x24,x25,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x00000000,x3, 4*SIGALIGN, x4,x1, x2)

inst_3:// rs1 == rs2 != rd, rs1==x22, rs2==x22, rd==x28,fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x22; dest:x28; op1val:0x37dffffffffffffe; valaddr_reg:x3; op2:x22; op2val:0x37dffffffffffffe
offset:6*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x28, x29, x22, x23,x22,x23,0, 0, 0, 0xfffffffe, 0x37dfffff,0xfffffffe,0x37dfffff,x3, 6*SIGALIGN, x4,x1, x2)

inst_4:// rs2 == rd != rs1, rs1==x30, rs2==x20, rd==x20,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x30; dest:x20; op1val:0x0000000000000000; valaddr_reg:x3; op2:x20; op2val:0x37d0000000000000
offset:8*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x20, x21, x30, x31,x20,x21,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37d00000,x3, 8*SIGALIGN, x4,x1, x2)

inst_5:// rs1==x20, rs2==x28, rd==x22,fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x20; dest:x22; op1val:0x37d0000000000000; valaddr_reg:x3; op2:x28; op2val:0x0000000000000000
offset:10*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x22, x23, x20, x21,x28,x29,0, 0, 0, 0x00000000, 0x37d00000,0x00000000,0x00000000,x3, 10*SIGALIGN, x4,x1, x2)

inst_6:// rs1==x16, rs2==x14, rd==x18,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x16; dest:x18; op1val:0x0000000000000000; valaddr_reg:x3; op2:x14; op2val:0x37cffffffffffffc
offset:12*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x18, x19, x16, x17,x14,x15,0, 0, 0, 0x00000000, 0x00000000,0xfffffffc,0x37cfffff,x3, 12*SIGALIGN, x4,x1, x2)

inst_7:// rs1==x14, rs2==x18, rd==x16,fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x14; dest:x16; op1val:0x37cffffffffffffc; valaddr_reg:x3; op2:x18; op2val:0x0000000000000000
offset:14*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x16, x17, x14, x15,x18,x19,0, 0, 0, 0xfffffffc, 0x37cfffff,0x00000000,0x00000000,x3, 14*SIGALIGN, x4,x1, x2)

inst_8:// rs1==x18, rs2==x16, rd==x14,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x18; dest:x14; op1val:0x0000000000000000; valaddr_reg:x3; op2:x16; op2val:0x37d8000000000000
offset:16*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x14, x15, x18, x19,x16,x17,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37d80000,x3, 16*SIGALIGN, x4,x1, x2)

inst_9:// rs1==x10, rs2==x8, rd==x12,fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x10; dest:x12; op1val:0x37d8000000000000; valaddr_reg:x3; op2:x8; op2val:0x0000000000000000
offset:18*FLEN/8; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x12, x13, x10, x11,x8,x9,0, 0, 0, 0x00000000, 0x37d80000,0x00000000,0x00000000,x3, 18*SIGALIGN, x4,x1, x2)
RVTEST_VALBASEUPD(x15,test_dataset_1)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_10:// rs1==x8, rs2==x12, rd==x10,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x8; dest:x10; op1val:0x0000000000000000; valaddr_reg:x15; op2:x12; op2val:0x37bffffffffffff8
offset:0*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x10, x11, x8, x9,x12,x13,0, 0, 0, 0x00000000, 0x00000000,0xfffffff8,0x37bfffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_11:// rs1==x12, rs2==x10, rd==x8,fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x12; dest:x8; op1val:0x37bffffffffffff8; valaddr_reg:x15; op2:x10; op2val:0x0000000000000000
offset:2*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x8, x9, x12, x13,x10,x11,0, 0, 0, 0xfffffff8, 0x37bfffff,0x00000000,0x00000000,x15, 2*SIGALIGN, x16,x1, x14)

inst_12:// rs1==x4, rs2==x2, rd==x6,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x4; dest:x6; op1val:0x0000000000000000; valaddr_reg:x15; op2:x2; op2val:0x37dc000000000000
offset:4*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x6, x7, x4, x5,x2,x3,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dc0000,x15, 4*SIGALIGN, x16,x1, x14)

inst_13:// rs1==x2, rs2==x6, rd==x4,fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x2; dest:x4; op1val:0x37dc000000000000; valaddr_reg:x15; op2:x6; op2val:0x0000000000000000
offset:6*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x4, x5, x2, x3,x6,x7,0, 0, 0, 0x00000000, 0x37dc0000,0x00000000,0x00000000,x15, 6*SIGALIGN, x16,x1, x14)

inst_14:// rs1==x6, rs2==x4, rd==x2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x6; dest:x2; op1val:0x0000000000000000; valaddr_reg:x15; op2:x4; op2val:0x37affffffffffff0
offset:8*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x2, x3, x6, x7,x4,x5,0, 0, 0, 0x00000000, 0x00000000,0xfffffff0,0x37afffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_15:// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:10*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37afffff,0x00000000,0x00000000,x15, 10*SIGALIGN, x16,x1, x14)

inst_16:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37de000000000000
offset:12*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37de0000,x15, 12*SIGALIGN, x16,x1, x14)

inst_17:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37de000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:14*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37de0000,0x00000000,0x00000000,x15, 14*SIGALIGN, x16,x1, x14)

inst_18:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x379fffffffffffe0
offset:16*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffffe0,0x379fffff,x15, 16*SIGALIGN, x16,x1, x14)

inst_19:// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x379fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:18*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x379fffff,0x00000000,0x00000000,x15, 18*SIGALIGN, x16,x1, x14)

inst_20:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37df000000000000
offset:20*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37df0000,x15, 20*SIGALIGN, x16,x1, x14)

inst_21:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:22*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df0000,0x00000000,0x00000000,x15, 22*SIGALIGN, x16,x1, x14)

inst_22:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x378fffffffffffc0
offset:24*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffffc0,0x378fffff,x15, 24*SIGALIGN, x16,x1, x14)

inst_23:// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x378fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:26*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x378fffff,0x00000000,0x00000000,x15, 26*SIGALIGN, x16,x1, x14)

inst_24:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37df800000000000
offset:28*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37df8000,x15, 28*SIGALIGN, x16,x1, x14)

inst_25:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df800000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:30*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df8000,0x00000000,0x00000000,x15, 30*SIGALIGN, x16,x1, x14)

inst_26:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x377fffffffffff80
offset:32*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffff80,0x377fffff,x15, 32*SIGALIGN, x16,x1, x14)

inst_27:// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x377fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:34*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x377fffff,0x00000000,0x00000000,x15, 34*SIGALIGN, x16,x1, x14)

inst_28:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfc00000000000
offset:36*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfc000,x15, 36*SIGALIGN, x16,x1, x14)

inst_29:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:38*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfc000,0x00000000,0x00000000,x15, 38*SIGALIGN, x16,x1, x14)

inst_30:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x376fffffffffff00
offset:40*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffff00,0x376fffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_31:// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x376fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:42*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x376fffff,0x00000000,0x00000000,x15, 42*SIGALIGN, x16,x1, x14)

inst_32:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfe00000000000
offset:44*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfe000,x15, 44*SIGALIGN, x16,x1, x14)

inst_33:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:46*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfe000,0x00000000,0x00000000,x15, 46*SIGALIGN, x16,x1, x14)

inst_34:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x375ffffffffffe00
offset:48*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffe00,0x375fffff,x15, 48*SIGALIGN, x16,x1, x14)

inst_35:// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x375ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:50*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x375fffff,0x00000000,0x00000000,x15, 50*SIGALIGN, x16,x1, x14)

inst_36:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dff00000000000
offset:52*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dff000,x15, 52*SIGALIGN, x16,x1, x14)

inst_37:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:54*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff000,0x00000000,0x00000000,x15, 54*SIGALIGN, x16,x1, x14)

inst_38:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x374ffffffffffc00
offset:56*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffc00,0x374fffff,x15, 56*SIGALIGN, x16,x1, x14)

inst_39:// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x374ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:58*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x374fffff,0x00000000,0x00000000,x15, 58*SIGALIGN, x16,x1, x14)

inst_40:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dff80000000000
offset:60*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dff800,x15, 60*SIGALIGN, x16,x1, x14)

inst_41:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:62*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff800,0x00000000,0x00000000,x15, 62*SIGALIGN, x16,x1, x14)

inst_42:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x373ffffffffff800
offset:64*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffff800,0x373fffff,x15, 64*SIGALIGN, x16,x1, x14)

inst_43:// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x373ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:66*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x373fffff,0x00000000,0x00000000,x15, 66*SIGALIGN, x16,x1, x14)

inst_44:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffc0000000000
offset:68*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffc00,x15, 68*SIGALIGN, x16,x1, x14)

inst_45:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:70*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffc00,0x00000000,0x00000000,x15, 70*SIGALIGN, x16,x1, x14)

inst_46:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x372ffffffffff000
offset:72*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffff000,0x372fffff,x15, 72*SIGALIGN, x16,x1, x14)

inst_47:// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x372ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:74*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x372fffff,0x00000000,0x00000000,x15, 74*SIGALIGN, x16,x1, x14)

inst_48:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffe0000000000
offset:76*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffe00,x15, 76*SIGALIGN, x16,x1, x14)

inst_49:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:78*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffe00,0x00000000,0x00000000,x15, 78*SIGALIGN, x16,x1, x14)

inst_50:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x371fffffffffe000
offset:80*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffe000,0x371fffff,x15, 80*SIGALIGN, x16,x1, x14)

inst_51:// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x371fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:82*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x371fffff,0x00000000,0x00000000,x15, 82*SIGALIGN, x16,x1, x14)

inst_52:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfff0000000000
offset:84*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfff00,x15, 84*SIGALIGN, x16,x1, x14)

inst_53:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:86*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff00,0x00000000,0x00000000,x15, 86*SIGALIGN, x16,x1, x14)

inst_54:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x370fffffffffc000
offset:88*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffc000,0x370fffff,x15, 88*SIGALIGN, x16,x1, x14)

inst_55:// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x370fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:90*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x370fffff,0x00000000,0x00000000,x15, 90*SIGALIGN, x16,x1, x14)

inst_56:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfff8000000000
offset:92*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfff80,x15, 92*SIGALIGN, x16,x1, x14)

inst_57:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:94*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff80,0x00000000,0x00000000,x15, 94*SIGALIGN, x16,x1, x14)

inst_58:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36ffffffffff8000
offset:96*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffff8000,0x36ffffff,x15, 96*SIGALIGN, x16,x1, x14)

inst_59:// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:98*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x36ffffff,0x00000000,0x00000000,x15, 98*SIGALIGN, x16,x1, x14)

inst_60:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffc000000000
offset:100*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfffc0,x15, 100*SIGALIGN, x16,x1, x14)

inst_61:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:102*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffc0,0x00000000,0x00000000,x15, 102*SIGALIGN, x16,x1, x14)

inst_62:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36efffffffff0000
offset:104*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffff0000,0x36efffff,x15, 104*SIGALIGN, x16,x1, x14)

inst_63:// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:106*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x36efffff,0x00000000,0x00000000,x15, 106*SIGALIGN, x16,x1, x14)

inst_64:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffe000000000
offset:108*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfffe0,x15, 108*SIGALIGN, x16,x1, x14)

inst_65:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:110*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffe0,0x00000000,0x00000000,x15, 110*SIGALIGN, x16,x1, x14)

inst_66:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36dffffffffe0000
offset:112*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffe0000,0x36dfffff,x15, 112*SIGALIGN, x16,x1, x14)

inst_67:// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:114*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x36dfffff,0x00000000,0x00000000,x15, 114*SIGALIGN, x16,x1, x14)

inst_68:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffff000000000
offset:116*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffff0,x15, 116*SIGALIGN, x16,x1, x14)

inst_69:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:118*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff0,0x00000000,0x00000000,x15, 118*SIGALIGN, x16,x1, x14)

inst_70:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36cffffffffc0000
offset:120*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffc0000,0x36cfffff,x15, 120*SIGALIGN, x16,x1, x14)

inst_71:// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:122*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x36cfffff,0x00000000,0x00000000,x15, 122*SIGALIGN, x16,x1, x14)

inst_72:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffff800000000
offset:124*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffff8,x15, 124*SIGALIGN, x16,x1, x14)

inst_73:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:126*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff8,0x00000000,0x00000000,x15, 126*SIGALIGN, x16,x1, x14)

inst_74:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36bffffffff80000
offset:128*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfff80000,0x36bfffff,x15, 128*SIGALIGN, x16,x1, x14)

inst_75:// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:130*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x36bfffff,0x00000000,0x00000000,x15, 130*SIGALIGN, x16,x1, x14)

inst_76:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffc00000000
offset:132*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffffc,x15, 132*SIGALIGN, x16,x1, x14)

inst_77:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:134*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffc,0x00000000,0x00000000,x15, 134*SIGALIGN, x16,x1, x14)

inst_78:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x36affffffff00000
offset:136*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfff00000,0x36afffff,x15, 136*SIGALIGN, x16,x1, x14)

inst_79:// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:138*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x36afffff,0x00000000,0x00000000,x15, 138*SIGALIGN, x16,x1, x14)

inst_80:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffe00000000
offset:140*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dffffe,x15, 140*SIGALIGN, x16,x1, x14)

inst_81:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:142*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffe,0x00000000,0x00000000,x15, 142*SIGALIGN, x16,x1, x14)

inst_82:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x369fffffffe00000
offset:144*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffe00000,0x369fffff,x15, 144*SIGALIGN, x16,x1, x14)

inst_83:// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x369fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:146*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x369fffff,0x00000000,0x00000000,x15, 146*SIGALIGN, x16,x1, x14)

inst_84:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffff00000000
offset:148*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x00000000,0x37dfffff,x15, 148*SIGALIGN, x16,x1, x14)

inst_85:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:150*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffff,0x00000000,0x00000000,x15, 150*SIGALIGN, x16,x1, x14)

inst_86:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffff80000000
offset:152*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x80000000,0x37dfffff,x15, 152*SIGALIGN, x16,x1, x14)

inst_87:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:154*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x37dfffff,0x00000000,0x00000000,x15, 154*SIGALIGN, x16,x1, x14)

inst_88:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffc0000000
offset:156*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xc0000000,0x37dfffff,x15, 156*SIGALIGN, x16,x1, x14)

inst_89:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:158*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x37dfffff,0x00000000,0x00000000,x15, 158*SIGALIGN, x16,x1, x14)

inst_90:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffe0000000
offset:160*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xe0000000,0x37dfffff,x15, 160*SIGALIGN, x16,x1, x14)

inst_91:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:162*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x37dfffff,0x00000000,0x00000000,x15, 162*SIGALIGN, x16,x1, x14)

inst_92:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffff0000000
offset:164*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xf0000000,0x37dfffff,x15, 164*SIGALIGN, x16,x1, x14)

inst_93:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:166*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x37dfffff,0x00000000,0x00000000,x15, 166*SIGALIGN, x16,x1, x14)

inst_94:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffff8000000
offset:168*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xf8000000,0x37dfffff,x15, 168*SIGALIGN, x16,x1, x14)

inst_95:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:170*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x37dfffff,0x00000000,0x00000000,x15, 170*SIGALIGN, x16,x1, x14)

inst_96:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffc000000
offset:172*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfc000000,0x37dfffff,x15, 172*SIGALIGN, x16,x1, x14)

inst_97:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:174*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x37dfffff,0x00000000,0x00000000,x15, 174*SIGALIGN, x16,x1, x14)

inst_98:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffe000000
offset:176*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfe000000,0x37dfffff,x15, 176*SIGALIGN, x16,x1, x14)

inst_99:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:178*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x37dfffff,0x00000000,0x00000000,x15, 178*SIGALIGN, x16,x1, x14)

inst_100:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff000000
offset:180*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xff000000,0x37dfffff,x15, 180*SIGALIGN, x16,x1, x14)

inst_101:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:182*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x37dfffff,0x00000000,0x00000000,x15, 182*SIGALIGN, x16,x1, x14)

inst_102:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff800000
offset:184*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xff800000,0x37dfffff,x15, 184*SIGALIGN, x16,x1, x14)

inst_103:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:186*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x37dfffff,0x00000000,0x00000000,x15, 186*SIGALIGN, x16,x1, x14)

inst_104:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffc00000
offset:188*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffc00000,0x37dfffff,x15, 188*SIGALIGN, x16,x1, x14)

inst_105:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:190*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x37dfffff,0x00000000,0x00000000,x15, 190*SIGALIGN, x16,x1, x14)

inst_106:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffe00000
offset:192*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffe00000,0x37dfffff,x15, 192*SIGALIGN, x16,x1, x14)

inst_107:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:194*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x37dfffff,0x00000000,0x00000000,x15, 194*SIGALIGN, x16,x1, x14)

inst_108:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff00000
offset:196*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfff00000,0x37dfffff,x15, 196*SIGALIGN, x16,x1, x14)

inst_109:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:198*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x37dfffff,0x00000000,0x00000000,x15, 198*SIGALIGN, x16,x1, x14)

inst_110:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff80000
offset:200*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfff80000,0x37dfffff,x15, 200*SIGALIGN, x16,x1, x14)

inst_111:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:202*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x37dfffff,0x00000000,0x00000000,x15, 202*SIGALIGN, x16,x1, x14)

inst_112:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffc0000
offset:204*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffc0000,0x37dfffff,x15, 204*SIGALIGN, x16,x1, x14)

inst_113:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:206*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x37dfffff,0x00000000,0x00000000,x15, 206*SIGALIGN, x16,x1, x14)

inst_114:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffe0000
offset:208*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffe0000,0x37dfffff,x15, 208*SIGALIGN, x16,x1, x14)

inst_115:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:210*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x37dfffff,0x00000000,0x00000000,x15, 210*SIGALIGN, x16,x1, x14)

inst_116:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff0000
offset:212*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffff0000,0x37dfffff,x15, 212*SIGALIGN, x16,x1, x14)

inst_117:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:214*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x37dfffff,0x00000000,0x00000000,x15, 214*SIGALIGN, x16,x1, x14)

inst_118:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff8000
offset:216*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffff8000,0x37dfffff,x15, 216*SIGALIGN, x16,x1, x14)

inst_119:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:218*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x37dfffff,0x00000000,0x00000000,x15, 218*SIGALIGN, x16,x1, x14)

inst_120:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffc000
offset:220*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffc000,0x37dfffff,x15, 220*SIGALIGN, x16,x1, x14)

inst_121:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:222*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x37dfffff,0x00000000,0x00000000,x15, 222*SIGALIGN, x16,x1, x14)

inst_122:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffe000
offset:224*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffe000,0x37dfffff,x15, 224*SIGALIGN, x16,x1, x14)

inst_123:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:226*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x37dfffff,0x00000000,0x00000000,x15, 226*SIGALIGN, x16,x1, x14)

inst_124:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff000
offset:228*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffff000,0x37dfffff,x15, 228*SIGALIGN, x16,x1, x14)

inst_125:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:230*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x37dfffff,0x00000000,0x00000000,x15, 230*SIGALIGN, x16,x1, x14)

inst_126:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff800
offset:232*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffff800,0x37dfffff,x15, 232*SIGALIGN, x16,x1, x14)

inst_127:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:234*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x37dfffff,0x00000000,0x00000000,x15, 234*SIGALIGN, x16,x1, x14)

inst_128:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffc00
offset:236*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffc00,0x37dfffff,x15, 236*SIGALIGN, x16,x1, x14)

inst_129:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:238*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x37dfffff,0x00000000,0x00000000,x15, 238*SIGALIGN, x16,x1, x14)

inst_130:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffe00
offset:240*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffe00,0x37dfffff,x15, 240*SIGALIGN, x16,x1, x14)

inst_131:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:242*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x37dfffff,0x00000000,0x00000000,x15, 242*SIGALIGN, x16,x1, x14)

inst_132:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff00
offset:244*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffff00,0x37dfffff,x15, 244*SIGALIGN, x16,x1, x14)

inst_133:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:246*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x37dfffff,0x00000000,0x00000000,x15, 246*SIGALIGN, x16,x1, x14)

inst_134:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff80
offset:248*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffff80,0x37dfffff,x15, 248*SIGALIGN, x16,x1, x14)

inst_135:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:250*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x37dfffff,0x00000000,0x00000000,x15, 250*SIGALIGN, x16,x1, x14)

inst_136:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffc0
offset:252*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffffc0,0x37dfffff,x15, 252*SIGALIGN, x16,x1, x14)

inst_137:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:254*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x37dfffff,0x00000000,0x00000000,x15, 254*SIGALIGN, x16,x1, x14)

inst_138:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffe0
offset:256*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xffffffe0,0x37dfffff,x15, 256*SIGALIGN, x16,x1, x14)

inst_139:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:258*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x37dfffff,0x00000000,0x00000000,x15, 258*SIGALIGN, x16,x1, x14)

inst_140:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff0
offset:260*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffff0,0x37dfffff,x15, 260*SIGALIGN, x16,x1, x14)

inst_141:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:262*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37dfffff,0x00000000,0x00000000,x15, 262*SIGALIGN, x16,x1, x14)

inst_142:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff8
offset:264*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffff8,0x37dfffff,x15, 264*SIGALIGN, x16,x1, x14)

inst_143:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:266*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37dfffff,0x00000000,0x00000000,x15, 266*SIGALIGN, x16,x1, x14)

inst_144:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffc
offset:268*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffffc,0x37dfffff,x15, 268*SIGALIGN, x16,x1, x14)

inst_145:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:270*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37dfffff,0x00000000,0x00000000,x15, 270*SIGALIGN, x16,x1, x14)

inst_146:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37cb6db6db6db6d8
offset:272*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xdb6db6d8,0x37cb6db6,x15, 272*SIGALIGN, x16,x1, x14)

inst_147:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:274*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0x37cb6db6,0x00000000,0x00000000,x15, 274*SIGALIGN, x16,x1, x14)

inst_148:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37db6db6db6db6da
offset:276*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xdb6db6da,0x37db6db6,x15, 276*SIGALIGN, x16,x1, x14)

inst_149:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:278*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0x37db6db6,0x00000000,0x00000000,x15, 278*SIGALIGN, x16,x1, x14)

inst_150:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37b9999999999998
offset:280*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x99999998,0x37b99999,x15, 280*SIGALIGN, x16,x1, x14)

inst_151:// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:282*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37b99999,0x00000000,0x00000000,x15, 282*SIGALIGN, x16,x1, x14)

inst_152:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37d9999999999998
offset:284*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x99999998,0x37d99999,x15, 284*SIGALIGN, x16,x1, x14)

inst_153:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:286*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37d99999,0x00000000,0x00000000,x15, 286*SIGALIGN, x16,x1, x14)

inst_154:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37cddddddddddddc
offset:288*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xdddddddc,0x37cddddd,x15, 288*SIGALIGN, x16,x1, x14)

inst_155:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:290*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0x37cddddd,0x00000000,0x00000000,x15, 290*SIGALIGN, x16,x1, x14)

inst_156:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37d1111111111110
offset:292*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x11111110,0x37d11111,x15, 292*SIGALIGN, x16,x1, x14)

inst_157:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:294*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0x37d11111,0x00000000,0x00000000,x15, 294*SIGALIGN, x16,x1, x14)

inst_158:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37c2492492492490
offset:296*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x92492490,0x37c24924,x15, 296*SIGALIGN, x16,x1, x14)

inst_159:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:298*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0x37c24924,0x00000000,0x00000000,x15, 298*SIGALIGN, x16,x1, x14)

inst_160:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37d6db6db6db6db6
offset:300*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xb6db6db6,0x37d6db6d,x15, 300*SIGALIGN, x16,x1, x14)

inst_161:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:302*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x37d6db6d,0x00000000,0x00000000,x15, 302*SIGALIGN, x16,x1, x14)

inst_162:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37c9999999999998
offset:304*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x99999998,0x37c99999,x15, 304*SIGALIGN, x16,x1, x14)

inst_163:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:306*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37c99999,0x00000000,0x00000000,x15, 306*SIGALIGN, x16,x1, x14)

inst_164:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37d3333333333332
offset:308*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0x33333332,0x37d33333,x15, 308*SIGALIGN, x16,x1, x14)

inst_165:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:310*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0x37d33333,0x00000000,0x00000000,x15, 310*SIGALIGN, x16,x1, x14)

inst_166:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb696d601ad376ab9
offset:312*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xad376ab9,0xb696d601,x15, 312*SIGALIGN, x16,x1, x14)

inst_167:// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb696d601ad376ab9; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:314*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xad376ab9, 0xb696d601,0x00000000,0x80000000,x15, 314*SIGALIGN, x16,x1, x14)

inst_168:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffe
offset:316*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffffe,0xb7dfffff,x15, 316*SIGALIGN, x16,x1, x14)

inst_169:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:318*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xb7dfffff,0x00000000,0x80000000,x15, 318*SIGALIGN, x16,x1, x14)

inst_170:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d0000000000000
offset:320*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7d00000,x15, 320*SIGALIGN, x16,x1, x14)

inst_171:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d0000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:322*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d00000,0x00000000,0x80000000,x15, 322*SIGALIGN, x16,x1, x14)

inst_172:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7cffffffffffffc
offset:324*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffffc,0xb7cfffff,x15, 324*SIGALIGN, x16,x1, x14)

inst_173:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:326*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7cfffff,0x00000000,0x80000000,x15, 326*SIGALIGN, x16,x1, x14)

inst_174:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d8000000000000
offset:328*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7d80000,x15, 328*SIGALIGN, x16,x1, x14)

inst_175:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d8000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:330*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d80000,0x00000000,0x80000000,x15, 330*SIGALIGN, x16,x1, x14)

inst_176:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7bffffffffffff8
offset:332*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffff8,0xb7bfffff,x15, 332*SIGALIGN, x16,x1, x14)

inst_177:// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7bffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:334*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7bfffff,0x00000000,0x80000000,x15, 334*SIGALIGN, x16,x1, x14)

inst_178:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dc000000000000
offset:336*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dc0000,x15, 336*SIGALIGN, x16,x1, x14)

inst_179:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dc000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:338*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dc0000,0x00000000,0x80000000,x15, 338*SIGALIGN, x16,x1, x14)

inst_180:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7affffffffffff0
offset:340*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffff0,0xb7afffff,x15, 340*SIGALIGN, x16,x1, x14)

inst_181:// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:342*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7afffff,0x00000000,0x80000000,x15, 342*SIGALIGN, x16,x1, x14)

inst_182:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7de000000000000
offset:344*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7de0000,x15, 344*SIGALIGN, x16,x1, x14)

inst_183:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7de000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:346*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7de0000,0x00000000,0x80000000,x15, 346*SIGALIGN, x16,x1, x14)

inst_184:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb79fffffffffffe0
offset:348*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffe0,0xb79fffff,x15, 348*SIGALIGN, x16,x1, x14)

inst_185:// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb79fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:350*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb79fffff,0x00000000,0x80000000,x15, 350*SIGALIGN, x16,x1, x14)

inst_186:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7df000000000000
offset:352*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7df0000,x15, 352*SIGALIGN, x16,x1, x14)

inst_187:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:354*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df0000,0x00000000,0x80000000,x15, 354*SIGALIGN, x16,x1, x14)

inst_188:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb78fffffffffffc0
offset:356*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffc0,0xb78fffff,x15, 356*SIGALIGN, x16,x1, x14)

inst_189:// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb78fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:358*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb78fffff,0x00000000,0x80000000,x15, 358*SIGALIGN, x16,x1, x14)

inst_190:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7df800000000000
offset:360*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7df8000,x15, 360*SIGALIGN, x16,x1, x14)

inst_191:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df800000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:362*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df8000,0x00000000,0x80000000,x15, 362*SIGALIGN, x16,x1, x14)

inst_192:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb77fffffffffff80
offset:364*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffff80,0xb77fffff,x15, 364*SIGALIGN, x16,x1, x14)

inst_193:// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb77fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:366*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb77fffff,0x00000000,0x80000000,x15, 366*SIGALIGN, x16,x1, x14)

inst_194:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfc00000000000
offset:368*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfc000,x15, 368*SIGALIGN, x16,x1, x14)

inst_195:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:370*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfc000,0x00000000,0x80000000,x15, 370*SIGALIGN, x16,x1, x14)

inst_196:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb76fffffffffff00
offset:372*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffff00,0xb76fffff,x15, 372*SIGALIGN, x16,x1, x14)

inst_197:// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb76fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:374*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb76fffff,0x00000000,0x80000000,x15, 374*SIGALIGN, x16,x1, x14)

inst_198:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfe00000000000
offset:376*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfe000,x15, 376*SIGALIGN, x16,x1, x14)

inst_199:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:378*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfe000,0x00000000,0x80000000,x15, 378*SIGALIGN, x16,x1, x14)

inst_200:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb75ffffffffffe00
offset:380*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffe00,0xb75fffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_201:// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb75ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:382*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb75fffff,0x00000000,0x80000000,x15, 382*SIGALIGN, x16,x1, x14)

inst_202:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dff00000000000
offset:384*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dff000,x15, 384*SIGALIGN, x16,x1, x14)

inst_203:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:386*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff000,0x00000000,0x80000000,x15, 386*SIGALIGN, x16,x1, x14)

inst_204:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb74ffffffffffc00
offset:388*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffc00,0xb74fffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_205:// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb74ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:390*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb74fffff,0x00000000,0x80000000,x15, 390*SIGALIGN, x16,x1, x14)

inst_206:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dff80000000000
offset:392*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dff800,x15, 392*SIGALIGN, x16,x1, x14)

inst_207:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:394*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff800,0x00000000,0x80000000,x15, 394*SIGALIGN, x16,x1, x14)

inst_208:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb73ffffffffff800
offset:396*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffff800,0xb73fffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_209:// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb73ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:398*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb73fffff,0x00000000,0x80000000,x15, 398*SIGALIGN, x16,x1, x14)

inst_210:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffc0000000000
offset:400*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffc00,x15, 400*SIGALIGN, x16,x1, x14)

inst_211:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:402*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffc00,0x00000000,0x80000000,x15, 402*SIGALIGN, x16,x1, x14)

inst_212:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb72ffffffffff000
offset:404*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffff000,0xb72fffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_213:// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb72ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:406*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb72fffff,0x00000000,0x80000000,x15, 406*SIGALIGN, x16,x1, x14)

inst_214:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffe0000000000
offset:408*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffe00,x15, 408*SIGALIGN, x16,x1, x14)

inst_215:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:410*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffe00,0x00000000,0x80000000,x15, 410*SIGALIGN, x16,x1, x14)

inst_216:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb71fffffffffe000
offset:412*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffe000,0xb71fffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_217:// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb71fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:414*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb71fffff,0x00000000,0x80000000,x15, 414*SIGALIGN, x16,x1, x14)

inst_218:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfff0000000000
offset:416*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfff00,x15, 416*SIGALIGN, x16,x1, x14)

inst_219:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:418*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff00,0x00000000,0x80000000,x15, 418*SIGALIGN, x16,x1, x14)

inst_220:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb70fffffffffc000
offset:420*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffc000,0xb70fffff,x15, 420*SIGALIGN, x16,x1, x14)

inst_221:// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb70fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:422*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb70fffff,0x00000000,0x80000000,x15, 422*SIGALIGN, x16,x1, x14)

inst_222:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfff8000000000
offset:424*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfff80,x15, 424*SIGALIGN, x16,x1, x14)

inst_223:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:426*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff80,0x00000000,0x80000000,x15, 426*SIGALIGN, x16,x1, x14)

inst_224:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6ffffffffff8000
offset:428*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffff8000,0xb6ffffff,x15, 428*SIGALIGN, x16,x1, x14)

inst_225:// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:430*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb6ffffff,0x00000000,0x80000000,x15, 430*SIGALIGN, x16,x1, x14)

inst_226:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffc000000000
offset:432*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfffc0,x15, 432*SIGALIGN, x16,x1, x14)

inst_227:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:434*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffc0,0x00000000,0x80000000,x15, 434*SIGALIGN, x16,x1, x14)

inst_228:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6efffffffff0000
offset:436*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffff0000,0xb6efffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_229:// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:438*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb6efffff,0x00000000,0x80000000,x15, 438*SIGALIGN, x16,x1, x14)

inst_230:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffe000000000
offset:440*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfffe0,x15, 440*SIGALIGN, x16,x1, x14)

inst_231:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:442*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffe0,0x00000000,0x80000000,x15, 442*SIGALIGN, x16,x1, x14)

inst_232:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6dffffffffe0000
offset:444*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffe0000,0xb6dfffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_233:// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:446*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb6dfffff,0x00000000,0x80000000,x15, 446*SIGALIGN, x16,x1, x14)

inst_234:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffff000000000
offset:448*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffff0,x15, 448*SIGALIGN, x16,x1, x14)

inst_235:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:450*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff0,0x00000000,0x80000000,x15, 450*SIGALIGN, x16,x1, x14)

inst_236:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6cffffffffc0000
offset:452*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffc0000,0xb6cfffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_237:// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:454*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb6cfffff,0x00000000,0x80000000,x15, 454*SIGALIGN, x16,x1, x14)

inst_238:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffff800000000
offset:456*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffff8,x15, 456*SIGALIGN, x16,x1, x14)

inst_239:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:458*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff8,0x00000000,0x80000000,x15, 458*SIGALIGN, x16,x1, x14)

inst_240:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6bffffffff80000
offset:460*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfff80000,0xb6bfffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_241:// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:462*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb6bfffff,0x00000000,0x80000000,x15, 462*SIGALIGN, x16,x1, x14)

inst_242:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffc00000000
offset:464*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffffc,x15, 464*SIGALIGN, x16,x1, x14)

inst_243:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:466*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffc,0x00000000,0x80000000,x15, 466*SIGALIGN, x16,x1, x14)

inst_244:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb6affffffff00000
offset:468*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfff00000,0xb6afffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_245:// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:470*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb6afffff,0x00000000,0x80000000,x15, 470*SIGALIGN, x16,x1, x14)

inst_246:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffe00000000
offset:472*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dffffe,x15, 472*SIGALIGN, x16,x1, x14)

inst_247:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:474*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffe,0x00000000,0x80000000,x15, 474*SIGALIGN, x16,x1, x14)

inst_248:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb69fffffffe00000
offset:476*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffe00000,0xb69fffff,x15, 476*SIGALIGN, x16,x1, x14)

inst_249:// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb69fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:478*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb69fffff,0x00000000,0x80000000,x15, 478*SIGALIGN, x16,x1, x14)

inst_250:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff00000000
offset:480*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x00000000,0xb7dfffff,x15, 480*SIGALIGN, x16,x1, x14)

inst_251:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:482*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffff,0x00000000,0x80000000,x15, 482*SIGALIGN, x16,x1, x14)

inst_252:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff80000000
offset:484*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x80000000,0xb7dfffff,x15, 484*SIGALIGN, x16,x1, x14)

inst_253:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:486*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xb7dfffff,0x00000000,0x80000000,x15, 486*SIGALIGN, x16,x1, x14)

inst_254:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffc0000000
offset:488*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xc0000000,0xb7dfffff,x15, 488*SIGALIGN, x16,x1, x14)

inst_255:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:490*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xb7dfffff,0x00000000,0x80000000,x15, 490*SIGALIGN, x16,x1, x14)

inst_256:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffe0000000
offset:492*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xe0000000,0xb7dfffff,x15, 492*SIGALIGN, x16,x1, x14)

inst_257:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:494*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xb7dfffff,0x00000000,0x80000000,x15, 494*SIGALIGN, x16,x1, x14)

inst_258:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff0000000
offset:496*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xf0000000,0xb7dfffff,x15, 496*SIGALIGN, x16,x1, x14)

inst_259:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:498*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xb7dfffff,0x00000000,0x80000000,x15, 498*SIGALIGN, x16,x1, x14)

inst_260:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff8000000
offset:500*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xf8000000,0xb7dfffff,x15, 500*SIGALIGN, x16,x1, x14)

inst_261:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:502*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xb7dfffff,0x00000000,0x80000000,x15, 502*SIGALIGN, x16,x1, x14)

inst_262:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffc000000
offset:504*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfc000000,0xb7dfffff,x15, 504*SIGALIGN, x16,x1, x14)

inst_263:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:506*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xb7dfffff,0x00000000,0x80000000,x15, 506*SIGALIGN, x16,x1, x14)

inst_264:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffe000000
offset:508*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfe000000,0xb7dfffff,x15, 508*SIGALIGN, x16,x1, x14)

inst_265:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:510*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xb7dfffff,0x00000000,0x80000000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_266:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff000000
offset:512*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xff000000,0xb7dfffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_267:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:514*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xb7dfffff,0x00000000,0x80000000,x15, 2*SIGALIGN, x16,x1, x14)

inst_268:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff800000
offset:516*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xff800000,0xb7dfffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_269:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:518*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xb7dfffff,0x00000000,0x80000000,x15, 6*SIGALIGN, x16,x1, x14)

inst_270:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffc00000
offset:520*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffc00000,0xb7dfffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_271:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:522*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xb7dfffff,0x00000000,0x80000000,x15, 10*SIGALIGN, x16,x1, x14)

inst_272:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffe00000
offset:524*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffe00000,0xb7dfffff,x15, 12*SIGALIGN, x16,x1, x14)

inst_273:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:526*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb7dfffff,0x00000000,0x80000000,x15, 14*SIGALIGN, x16,x1, x14)

inst_274:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff00000
offset:528*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfff00000,0xb7dfffff,x15, 16*SIGALIGN, x16,x1, x14)

inst_275:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:530*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb7dfffff,0x00000000,0x80000000,x15, 18*SIGALIGN, x16,x1, x14)

inst_276:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff80000
offset:532*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfff80000,0xb7dfffff,x15, 20*SIGALIGN, x16,x1, x14)

inst_277:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:534*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb7dfffff,0x00000000,0x80000000,x15, 22*SIGALIGN, x16,x1, x14)

inst_278:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffc0000
offset:536*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffc0000,0xb7dfffff,x15, 24*SIGALIGN, x16,x1, x14)

inst_279:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:538*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb7dfffff,0x00000000,0x80000000,x15, 26*SIGALIGN, x16,x1, x14)

inst_280:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffe0000
offset:540*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffe0000,0xb7dfffff,x15, 28*SIGALIGN, x16,x1, x14)

inst_281:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:542*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb7dfffff,0x00000000,0x80000000,x15, 30*SIGALIGN, x16,x1, x14)

inst_282:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff0000
offset:544*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffff0000,0xb7dfffff,x15, 32*SIGALIGN, x16,x1, x14)

inst_283:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:546*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb7dfffff,0x00000000,0x80000000,x15, 34*SIGALIGN, x16,x1, x14)

inst_284:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff8000
offset:548*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffff8000,0xb7dfffff,x15, 36*SIGALIGN, x16,x1, x14)

inst_285:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:550*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb7dfffff,0x00000000,0x80000000,x15, 38*SIGALIGN, x16,x1, x14)

inst_286:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffc000
offset:552*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffc000,0xb7dfffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_287:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:554*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb7dfffff,0x00000000,0x80000000,x15, 42*SIGALIGN, x16,x1, x14)

inst_288:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffe000
offset:556*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffe000,0xb7dfffff,x15, 44*SIGALIGN, x16,x1, x14)

inst_289:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:558*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb7dfffff,0x00000000,0x80000000,x15, 46*SIGALIGN, x16,x1, x14)

inst_290:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff000
offset:560*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffff000,0xb7dfffff,x15, 48*SIGALIGN, x16,x1, x14)

inst_291:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:562*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb7dfffff,0x00000000,0x80000000,x15, 50*SIGALIGN, x16,x1, x14)

inst_292:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff800
offset:564*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffff800,0xb7dfffff,x15, 52*SIGALIGN, x16,x1, x14)

inst_293:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:566*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb7dfffff,0x00000000,0x80000000,x15, 54*SIGALIGN, x16,x1, x14)

inst_294:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffc00
offset:568*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffc00,0xb7dfffff,x15, 56*SIGALIGN, x16,x1, x14)

inst_295:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:570*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb7dfffff,0x00000000,0x80000000,x15, 58*SIGALIGN, x16,x1, x14)

inst_296:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffe00
offset:572*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffe00,0xb7dfffff,x15, 60*SIGALIGN, x16,x1, x14)

inst_297:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:574*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb7dfffff,0x00000000,0x80000000,x15, 62*SIGALIGN, x16,x1, x14)

inst_298:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff00
offset:576*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffff00,0xb7dfffff,x15, 64*SIGALIGN, x16,x1, x14)

inst_299:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:578*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb7dfffff,0x00000000,0x80000000,x15, 66*SIGALIGN, x16,x1, x14)

inst_300:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff80
offset:580*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffff80,0xb7dfffff,x15, 68*SIGALIGN, x16,x1, x14)

inst_301:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:582*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb7dfffff,0x00000000,0x80000000,x15, 70*SIGALIGN, x16,x1, x14)

inst_302:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffc0
offset:584*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffc0,0xb7dfffff,x15, 72*SIGALIGN, x16,x1, x14)

inst_303:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:586*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb7dfffff,0x00000000,0x80000000,x15, 74*SIGALIGN, x16,x1, x14)

inst_304:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffe0
offset:588*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xffffffe0,0xb7dfffff,x15, 76*SIGALIGN, x16,x1, x14)

inst_305:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:590*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb7dfffff,0x00000000,0x80000000,x15, 78*SIGALIGN, x16,x1, x14)

inst_306:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff0
offset:592*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffff0,0xb7dfffff,x15, 80*SIGALIGN, x16,x1, x14)

inst_307:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:594*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7dfffff,0x00000000,0x80000000,x15, 82*SIGALIGN, x16,x1, x14)

inst_308:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff8
offset:596*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffff8,0xb7dfffff,x15, 84*SIGALIGN, x16,x1, x14)

inst_309:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:598*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7dfffff,0x00000000,0x80000000,x15, 86*SIGALIGN, x16,x1, x14)

inst_310:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffc
offset:600*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xfffffffc,0xb7dfffff,x15, 88*SIGALIGN, x16,x1, x14)

inst_311:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:602*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7dfffff,0x00000000,0x80000000,x15, 90*SIGALIGN, x16,x1, x14)

inst_312:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7cb6db6db6db6d8
offset:604*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xdb6db6d8,0xb7cb6db6,x15, 92*SIGALIGN, x16,x1, x14)

inst_313:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:606*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0xb7cb6db6,0x00000000,0x80000000,x15, 94*SIGALIGN, x16,x1, x14)

inst_314:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7db6db6db6db6da
offset:608*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xdb6db6da,0xb7db6db6,x15, 96*SIGALIGN, x16,x1, x14)

inst_315:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:610*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0xb7db6db6,0x00000000,0x80000000,x15, 98*SIGALIGN, x16,x1, x14)

inst_316:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7b9999999999998
offset:612*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x99999998,0xb7b99999,x15, 100*SIGALIGN, x16,x1, x14)

inst_317:// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:614*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7b99999,0x00000000,0x80000000,x15, 102*SIGALIGN, x16,x1, x14)

inst_318:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d9999999999998
offset:616*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x99999998,0xb7d99999,x15, 104*SIGALIGN, x16,x1, x14)

inst_319:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:618*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7d99999,0x00000000,0x80000000,x15, 106*SIGALIGN, x16,x1, x14)

inst_320:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7cddddddddddddc
offset:620*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xdddddddc,0xb7cddddd,x15, 108*SIGALIGN, x16,x1, x14)

inst_321:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:622*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0xb7cddddd,0x00000000,0x80000000,x15, 110*SIGALIGN, x16,x1, x14)

inst_322:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d1111111111110
offset:624*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x11111110,0xb7d11111,x15, 112*SIGALIGN, x16,x1, x14)

inst_323:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:626*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0xb7d11111,0x00000000,0x80000000,x15, 114*SIGALIGN, x16,x1, x14)

inst_324:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7c2492492492490
offset:628*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x92492490,0xb7c24924,x15, 116*SIGALIGN, x16,x1, x14)

inst_325:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:630*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0xb7c24924,0x00000000,0x80000000,x15, 118*SIGALIGN, x16,x1, x14)

inst_326:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d6db6db6db6db6
offset:632*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0xb6db6db6,0xb7d6db6d,x15, 120*SIGALIGN, x16,x1, x14)

inst_327:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:634*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xb7d6db6d,0x00000000,0x80000000,x15, 122*SIGALIGN, x16,x1, x14)

inst_328:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7c9999999999998
offset:636*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x99999998,0xb7c99999,x15, 124*SIGALIGN, x16,x1, x14)

inst_329:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:638*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7c99999,0x00000000,0x80000000,x15, 126*SIGALIGN, x16,x1, x14)

inst_330:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7d3333333333332
offset:640*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80000000,0x33333332,0xb7d33333,x15, 128*SIGALIGN, x16,x1, x14)

inst_331:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x8000000000000000
offset:642*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0xb7d33333,0x00000000,0x80000000,x15, 130*SIGALIGN, x16,x1, x14)

inst_332:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000000
offset:644*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0000,x15, 132*SIGALIGN, x16,x1, x14)

inst_333:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:646*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 134*SIGALIGN, x16,x1, x14)

inst_334:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x400 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x4000000000000000
offset:648*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x40000000,x15, 136*SIGALIGN, x16,x1, x14)

inst_335:// fs1 == 0 and fe1 == 0x400 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x4000000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:650*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x40000000,0x00000000,0x3ff00000,x15, 138*SIGALIGN, x16,x1, x14)

inst_336:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff000000000000
offset:652*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fff0000,x15, 140*SIGALIGN, x16,x1, x14)

inst_337:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:654*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fff0000,0x00000000,0x3ff00000,x15, 142*SIGALIGN, x16,x1, x14)

inst_338:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff800000000000
offset:656*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fff8000,x15, 144*SIGALIGN, x16,x1, x14)

inst_339:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff800000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:658*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fff8000,0x00000000,0x3ff00000,x15, 146*SIGALIGN, x16,x1, x14)

inst_340:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe800000000000
offset:660*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe8000,x15, 148*SIGALIGN, x16,x1, x14)

inst_341:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe800000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe800000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:662*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe8000,0x00000000,0x3ff00000,x15, 150*SIGALIGN, x16,x1, x14)

inst_342:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffc00000000000
offset:664*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffc000,x15, 152*SIGALIGN, x16,x1, x14)

inst_343:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffc00000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:666*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffc000,0x00000000,0x3ff00000,x15, 154*SIGALIGN, x16,x1, x14)

inst_344:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe400000000000
offset:668*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe4000,x15, 156*SIGALIGN, x16,x1, x14)

inst_345:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe400000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe400000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:670*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe4000,0x00000000,0x3ff00000,x15, 158*SIGALIGN, x16,x1, x14)

inst_346:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffe00000000000
offset:672*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffe000,x15, 160*SIGALIGN, x16,x1, x14)

inst_347:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffe00000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:674*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffe000,0x00000000,0x3ff00000,x15, 162*SIGALIGN, x16,x1, x14)

inst_348:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe200000000000
offset:676*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe2000,x15, 164*SIGALIGN, x16,x1, x14)

inst_349:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe200000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe200000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:678*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe2000,0x00000000,0x3ff00000,x15, 166*SIGALIGN, x16,x1, x14)

inst_350:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffff00000000000
offset:680*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffff000,x15, 168*SIGALIGN, x16,x1, x14)

inst_351:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffff00000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:682*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffff000,0x00000000,0x3ff00000,x15, 170*SIGALIGN, x16,x1, x14)

inst_352:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe100000000000
offset:684*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe1000,x15, 172*SIGALIGN, x16,x1, x14)

inst_353:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe100000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe100000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:686*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe1000,0x00000000,0x3ff00000,x15, 174*SIGALIGN, x16,x1, x14)

inst_354:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffff80000000000
offset:688*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffff800,x15, 176*SIGALIGN, x16,x1, x14)

inst_355:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffff80000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:690*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffff800,0x00000000,0x3ff00000,x15, 178*SIGALIGN, x16,x1, x14)

inst_356:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe080000000000
offset:692*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0800,x15, 180*SIGALIGN, x16,x1, x14)

inst_357:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe080000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe080000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:694*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0800,0x00000000,0x3ff00000,x15, 182*SIGALIGN, x16,x1, x14)

inst_358:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffc0000000000
offset:696*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffc00,x15, 184*SIGALIGN, x16,x1, x14)

inst_359:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:698*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffc00,0x00000000,0x3ff00000,x15, 186*SIGALIGN, x16,x1, x14)

inst_360:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe040000000000
offset:700*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0400,x15, 188*SIGALIGN, x16,x1, x14)

inst_361:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe040000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe040000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:702*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0400,0x00000000,0x3ff00000,x15, 190*SIGALIGN, x16,x1, x14)

inst_362:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffe0000000000
offset:704*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffe00,x15, 192*SIGALIGN, x16,x1, x14)

inst_363:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:706*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffe00,0x00000000,0x3ff00000,x15, 194*SIGALIGN, x16,x1, x14)

inst_364:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe020000000000
offset:708*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0200,x15, 196*SIGALIGN, x16,x1, x14)

inst_365:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe020000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe020000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:710*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0200,0x00000000,0x3ff00000,x15, 198*SIGALIGN, x16,x1, x14)

inst_366:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffff0000000000
offset:712*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffff00,x15, 200*SIGALIGN, x16,x1, x14)

inst_367:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffff0000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:714*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffff00,0x00000000,0x3ff00000,x15, 202*SIGALIGN, x16,x1, x14)

inst_368:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe010000000000
offset:716*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0100,x15, 204*SIGALIGN, x16,x1, x14)

inst_369:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe010000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe010000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:718*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0100,0x00000000,0x3ff00000,x15, 206*SIGALIGN, x16,x1, x14)

inst_370:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffff8000000000
offset:720*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffff80,x15, 208*SIGALIGN, x16,x1, x14)

inst_371:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffff8000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:722*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffff80,0x00000000,0x3ff00000,x15, 210*SIGALIGN, x16,x1, x14)

inst_372:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe008000000000
offset:724*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0080,x15, 212*SIGALIGN, x16,x1, x14)

inst_373:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe008000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe008000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:726*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0080,0x00000000,0x3ff00000,x15, 214*SIGALIGN, x16,x1, x14)

inst_374:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffc000000000
offset:728*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffffc0,x15, 216*SIGALIGN, x16,x1, x14)

inst_375:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffc000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:730*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffffc0,0x00000000,0x3ff00000,x15, 218*SIGALIGN, x16,x1, x14)

inst_376:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe004000000000
offset:732*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0040,x15, 220*SIGALIGN, x16,x1, x14)

inst_377:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe004000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe004000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:734*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0040,0x00000000,0x3ff00000,x15, 222*SIGALIGN, x16,x1, x14)

inst_378:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffe000000000
offset:736*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffffe0,x15, 224*SIGALIGN, x16,x1, x14)

inst_379:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffe000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:738*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffffe0,0x00000000,0x3ff00000,x15, 226*SIGALIGN, x16,x1, x14)

inst_380:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe002000000000
offset:740*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0020,x15, 228*SIGALIGN, x16,x1, x14)

inst_381:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe002000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe002000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:742*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0020,0x00000000,0x3ff00000,x15, 230*SIGALIGN, x16,x1, x14)

inst_382:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffff000000000
offset:744*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffff0,x15, 232*SIGALIGN, x16,x1, x14)

inst_383:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffff000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:746*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffff0,0x00000000,0x3ff00000,x15, 234*SIGALIGN, x16,x1, x14)

inst_384:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe001000000000
offset:748*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0010,x15, 236*SIGALIGN, x16,x1, x14)

inst_385:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe001000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe001000000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:750*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0010,0x00000000,0x3ff00000,x15, 238*SIGALIGN, x16,x1, x14)

inst_386:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffff800000000
offset:752*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffff8,x15, 240*SIGALIGN, x16,x1, x14)

inst_387:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffff800000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:754*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffff8,0x00000000,0x3ff00000,x15, 242*SIGALIGN, x16,x1, x14)

inst_388:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000800000000
offset:756*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0008,x15, 244*SIGALIGN, x16,x1, x14)

inst_389:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000800000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000800000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:758*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0008,0x00000000,0x3ff00000,x15, 246*SIGALIGN, x16,x1, x14)

inst_390:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffc00000000
offset:760*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffffc,x15, 248*SIGALIGN, x16,x1, x14)

inst_391:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:762*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffffc,0x00000000,0x3ff00000,x15, 250*SIGALIGN, x16,x1, x14)

inst_392:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000400000000
offset:764*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0004,x15, 252*SIGALIGN, x16,x1, x14)

inst_393:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000400000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000400000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:766*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0004,0x00000000,0x3ff00000,x15, 254*SIGALIGN, x16,x1, x14)

inst_394:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffe00000000
offset:768*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffffffe,x15, 256*SIGALIGN, x16,x1, x14)

inst_395:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:770*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffffffe,0x00000000,0x3ff00000,x15, 258*SIGALIGN, x16,x1, x14)

inst_396:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000200000000
offset:772*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0002,x15, 260*SIGALIGN, x16,x1, x14)

inst_397:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000200000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000200000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:774*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0002,0x00000000,0x3ff00000,x15, 262*SIGALIGN, x16,x1, x14)

inst_398:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffff00000000
offset:776*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3fffffff,x15, 264*SIGALIGN, x16,x1, x14)

inst_399:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffff00000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:778*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 266*SIGALIGN, x16,x1, x14)

inst_400:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000100000000
offset:780*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000000,0x3ffe0001,x15, 268*SIGALIGN, x16,x1, x14)

inst_401:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000100000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000100000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:782*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ffe0001,0x00000000,0x3ff00000,x15, 270*SIGALIGN, x16,x1, x14)

inst_402:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffff80000000
offset:784*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x80000000,0x3fffffff,x15, 272*SIGALIGN, x16,x1, x14)

inst_403:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffff80000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:786*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 274*SIGALIGN, x16,x1, x14)

inst_404:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000080000000
offset:788*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x80000000,0x3ffe0000,x15, 276*SIGALIGN, x16,x1, x14)

inst_405:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000080000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000080000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:790*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 278*SIGALIGN, x16,x1, x14)

inst_406:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffc0000000
offset:792*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xc0000000,0x3fffffff,x15, 280*SIGALIGN, x16,x1, x14)

inst_407:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:794*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 282*SIGALIGN, x16,x1, x14)

inst_408:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000040000000
offset:796*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x40000000,0x3ffe0000,x15, 284*SIGALIGN, x16,x1, x14)

inst_409:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000040000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000040000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:798*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x40000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 286*SIGALIGN, x16,x1, x14)

inst_410:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffe0000000
offset:800*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xe0000000,0x3fffffff,x15, 288*SIGALIGN, x16,x1, x14)

inst_411:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:802*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 290*SIGALIGN, x16,x1, x14)

inst_412:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000020000000
offset:804*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x20000000,0x3ffe0000,x15, 292*SIGALIGN, x16,x1, x14)

inst_413:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000020000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000020000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:806*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x20000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 294*SIGALIGN, x16,x1, x14)

inst_414:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffff0000000
offset:808*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xf0000000,0x3fffffff,x15, 296*SIGALIGN, x16,x1, x14)

inst_415:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:810*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 298*SIGALIGN, x16,x1, x14)

inst_416:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000010000000
offset:812*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x10000000,0x3ffe0000,x15, 300*SIGALIGN, x16,x1, x14)

inst_417:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000010000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000010000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:814*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x10000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 302*SIGALIGN, x16,x1, x14)

inst_418:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffff8000000
offset:816*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xf8000000,0x3fffffff,x15, 304*SIGALIGN, x16,x1, x14)

inst_419:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:818*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 306*SIGALIGN, x16,x1, x14)

inst_420:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000008000000
offset:820*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x08000000,0x3ffe0000,x15, 308*SIGALIGN, x16,x1, x14)

inst_421:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000008000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000008000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:822*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x08000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 310*SIGALIGN, x16,x1, x14)

inst_422:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffc000000
offset:824*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfc000000,0x3fffffff,x15, 312*SIGALIGN, x16,x1, x14)

inst_423:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:826*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 314*SIGALIGN, x16,x1, x14)

inst_424:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000004000000
offset:828*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x04000000,0x3ffe0000,x15, 316*SIGALIGN, x16,x1, x14)

inst_425:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000004000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000004000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:830*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x04000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 318*SIGALIGN, x16,x1, x14)

inst_426:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffe000000
offset:832*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfe000000,0x3fffffff,x15, 320*SIGALIGN, x16,x1, x14)

inst_427:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:834*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 322*SIGALIGN, x16,x1, x14)

inst_428:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000002000000
offset:836*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x02000000,0x3ffe0000,x15, 324*SIGALIGN, x16,x1, x14)

inst_429:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000002000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000002000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:838*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x02000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 326*SIGALIGN, x16,x1, x14)

inst_430:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffff000000
offset:840*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xff000000,0x3fffffff,x15, 328*SIGALIGN, x16,x1, x14)

inst_431:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffff000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:842*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x3fffffff,0x00000000,0x3ff00000,x15, 330*SIGALIGN, x16,x1, x14)

inst_432:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000001000000
offset:844*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x01000000,0x3ffe0000,x15, 332*SIGALIGN, x16,x1, x14)

inst_433:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000001000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000001000000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:846*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01000000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 334*SIGALIGN, x16,x1, x14)

inst_434:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffff800000
offset:848*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xff800000,0x3fffffff,x15, 336*SIGALIGN, x16,x1, x14)

inst_435:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffff800000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:850*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x3fffffff,0x00000000,0x3ff00000,x15, 338*SIGALIGN, x16,x1, x14)

inst_436:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000800000
offset:852*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00800000,0x3ffe0000,x15, 340*SIGALIGN, x16,x1, x14)

inst_437:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000800000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000800000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:854*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00800000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 342*SIGALIGN, x16,x1, x14)

inst_438:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffc00000
offset:856*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffc00000,0x3fffffff,x15, 344*SIGALIGN, x16,x1, x14)

inst_439:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:858*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x3fffffff,0x00000000,0x3ff00000,x15, 346*SIGALIGN, x16,x1, x14)

inst_440:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000400000
offset:860*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00400000,0x3ffe0000,x15, 348*SIGALIGN, x16,x1, x14)

inst_441:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000400000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000400000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:862*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00400000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 350*SIGALIGN, x16,x1, x14)

inst_442:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffe00000
offset:864*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffe00000,0x3fffffff,x15, 352*SIGALIGN, x16,x1, x14)

inst_443:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:866*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x3fffffff,0x00000000,0x3ff00000,x15, 354*SIGALIGN, x16,x1, x14)

inst_444:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000200000
offset:868*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00200000,0x3ffe0000,x15, 356*SIGALIGN, x16,x1, x14)

inst_445:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000200000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000200000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:870*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00200000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 358*SIGALIGN, x16,x1, x14)

inst_446:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffff00000
offset:872*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfff00000,0x3fffffff,x15, 360*SIGALIGN, x16,x1, x14)

inst_447:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:874*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x3fffffff,0x00000000,0x3ff00000,x15, 362*SIGALIGN, x16,x1, x14)

inst_448:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000100000
offset:876*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00100000,0x3ffe0000,x15, 364*SIGALIGN, x16,x1, x14)

inst_449:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000100000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000100000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:878*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00100000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 366*SIGALIGN, x16,x1, x14)

inst_450:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffff80000
offset:880*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfff80000,0x3fffffff,x15, 368*SIGALIGN, x16,x1, x14)

inst_451:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:882*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x3fffffff,0x00000000,0x3ff00000,x15, 370*SIGALIGN, x16,x1, x14)

inst_452:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000080000
offset:884*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00080000,0x3ffe0000,x15, 372*SIGALIGN, x16,x1, x14)

inst_453:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000080000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000080000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:886*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00080000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 374*SIGALIGN, x16,x1, x14)

inst_454:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffc0000
offset:888*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffc0000,0x3fffffff,x15, 376*SIGALIGN, x16,x1, x14)

inst_455:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:890*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x3fffffff,0x00000000,0x3ff00000,x15, 378*SIGALIGN, x16,x1, x14)

inst_456:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000040000
offset:892*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00040000,0x3ffe0000,x15, 380*SIGALIGN, x16,x1, x14)

inst_457:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000040000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000040000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:894*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00040000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 382*SIGALIGN, x16,x1, x14)

inst_458:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffe0000
offset:896*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffe0000,0x3fffffff,x15, 384*SIGALIGN, x16,x1, x14)

inst_459:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:898*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x3fffffff,0x00000000,0x3ff00000,x15, 386*SIGALIGN, x16,x1, x14)

inst_460:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000020000
offset:900*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00020000,0x3ffe0000,x15, 388*SIGALIGN, x16,x1, x14)

inst_461:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000020000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000020000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:902*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00020000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 390*SIGALIGN, x16,x1, x14)

inst_462:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffff0000
offset:904*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffff0000,0x3fffffff,x15, 392*SIGALIGN, x16,x1, x14)

inst_463:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:906*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x3fffffff,0x00000000,0x3ff00000,x15, 394*SIGALIGN, x16,x1, x14)

inst_464:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000010000
offset:908*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00010000,0x3ffe0000,x15, 396*SIGALIGN, x16,x1, x14)

inst_465:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000010000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000010000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:910*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00010000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 398*SIGALIGN, x16,x1, x14)

inst_466:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffff8000
offset:912*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffff8000,0x3fffffff,x15, 400*SIGALIGN, x16,x1, x14)

inst_467:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:914*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x3fffffff,0x00000000,0x3ff00000,x15, 402*SIGALIGN, x16,x1, x14)

inst_468:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000008000
offset:916*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00008000,0x3ffe0000,x15, 404*SIGALIGN, x16,x1, x14)

inst_469:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000008000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000008000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:918*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00008000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 406*SIGALIGN, x16,x1, x14)

inst_470:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffc000
offset:920*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffc000,0x3fffffff,x15, 408*SIGALIGN, x16,x1, x14)

inst_471:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:922*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x3fffffff,0x00000000,0x3ff00000,x15, 410*SIGALIGN, x16,x1, x14)

inst_472:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000004000
offset:924*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00004000,0x3ffe0000,x15, 412*SIGALIGN, x16,x1, x14)

inst_473:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000004000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000004000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:926*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00004000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 414*SIGALIGN, x16,x1, x14)

inst_474:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffe000
offset:928*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffe000,0x3fffffff,x15, 416*SIGALIGN, x16,x1, x14)

inst_475:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:930*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x3fffffff,0x00000000,0x3ff00000,x15, 418*SIGALIGN, x16,x1, x14)

inst_476:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000002000
offset:932*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00002000,0x3ffe0000,x15, 420*SIGALIGN, x16,x1, x14)

inst_477:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000002000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000002000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:934*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00002000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 422*SIGALIGN, x16,x1, x14)

inst_478:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffff000
offset:936*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffff000,0x3fffffff,x15, 424*SIGALIGN, x16,x1, x14)

inst_479:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:938*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x3fffffff,0x00000000,0x3ff00000,x15, 426*SIGALIGN, x16,x1, x14)

inst_480:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000001000
offset:940*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00001000,0x3ffe0000,x15, 428*SIGALIGN, x16,x1, x14)

inst_481:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000001000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000001000; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:942*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001000, 0x3ffe0000,0x00000000,0x3ff00000,x15, 430*SIGALIGN, x16,x1, x14)

inst_482:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffff800
offset:944*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffff800,0x3fffffff,x15, 432*SIGALIGN, x16,x1, x14)

inst_483:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:946*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x3fffffff,0x00000000,0x3ff00000,x15, 434*SIGALIGN, x16,x1, x14)

inst_484:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000800
offset:948*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000800,0x3ffe0000,x15, 436*SIGALIGN, x16,x1, x14)

inst_485:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000800 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000800; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:950*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000800, 0x3ffe0000,0x00000000,0x3ff00000,x15, 438*SIGALIGN, x16,x1, x14)

inst_486:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffc00
offset:952*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffc00,0x3fffffff,x15, 440*SIGALIGN, x16,x1, x14)

inst_487:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:954*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x3fffffff,0x00000000,0x3ff00000,x15, 442*SIGALIGN, x16,x1, x14)

inst_488:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000400
offset:956*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000400,0x3ffe0000,x15, 444*SIGALIGN, x16,x1, x14)

inst_489:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000400 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000400; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:958*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000400, 0x3ffe0000,0x00000000,0x3ff00000,x15, 446*SIGALIGN, x16,x1, x14)

inst_490:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffe00
offset:960*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffe00,0x3fffffff,x15, 448*SIGALIGN, x16,x1, x14)

inst_491:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:962*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x3fffffff,0x00000000,0x3ff00000,x15, 450*SIGALIGN, x16,x1, x14)

inst_492:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000200
offset:964*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000200,0x3ffe0000,x15, 452*SIGALIGN, x16,x1, x14)

inst_493:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000200 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000200; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:966*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000200, 0x3ffe0000,0x00000000,0x3ff00000,x15, 454*SIGALIGN, x16,x1, x14)

inst_494:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffff00
offset:968*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffff00,0x3fffffff,x15, 456*SIGALIGN, x16,x1, x14)

inst_495:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:970*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x3fffffff,0x00000000,0x3ff00000,x15, 458*SIGALIGN, x16,x1, x14)

inst_496:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000100
offset:972*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000100,0x3ffe0000,x15, 460*SIGALIGN, x16,x1, x14)

inst_497:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000100 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000100; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:974*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000100, 0x3ffe0000,0x00000000,0x3ff00000,x15, 462*SIGALIGN, x16,x1, x14)

inst_498:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffff80
offset:976*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffff80,0x3fffffff,x15, 464*SIGALIGN, x16,x1, x14)

inst_499:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:978*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x3fffffff,0x00000000,0x3ff00000,x15, 466*SIGALIGN, x16,x1, x14)

inst_500:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000080
offset:980*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000080,0x3ffe0000,x15, 468*SIGALIGN, x16,x1, x14)

inst_501:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000080 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000080; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:982*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000080, 0x3ffe0000,0x00000000,0x3ff00000,x15, 470*SIGALIGN, x16,x1, x14)

inst_502:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffffc0
offset:984*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffc0,0x3fffffff,x15, 472*SIGALIGN, x16,x1, x14)

inst_503:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:986*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x3fffffff,0x00000000,0x3ff00000,x15, 474*SIGALIGN, x16,x1, x14)

inst_504:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000040
offset:988*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000040,0x3ffe0000,x15, 476*SIGALIGN, x16,x1, x14)

inst_505:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000040 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000040; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:990*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000040, 0x3ffe0000,0x00000000,0x3ff00000,x15, 478*SIGALIGN, x16,x1, x14)

inst_506:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffffe0
offset:992*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffe0,0x3fffffff,x15, 480*SIGALIGN, x16,x1, x14)

inst_507:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:994*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x3fffffff,0x00000000,0x3ff00000,x15, 482*SIGALIGN, x16,x1, x14)

inst_508:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000020
offset:996*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000020,0x3ffe0000,x15, 484*SIGALIGN, x16,x1, x14)

inst_509:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000020 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000020; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:998*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000020, 0x3ffe0000,0x00000000,0x3ff00000,x15, 486*SIGALIGN, x16,x1, x14)

inst_510:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffff0
offset:1000*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffff0,0x3fffffff,x15, 488*SIGALIGN, x16,x1, x14)

inst_511:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1002*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x3fffffff,0x00000000,0x3ff00000,x15, 490*SIGALIGN, x16,x1, x14)

inst_512:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000010
offset:1004*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000010,0x3ffe0000,x15, 492*SIGALIGN, x16,x1, x14)

inst_513:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000010 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000010; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1006*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000010, 0x3ffe0000,0x00000000,0x3ff00000,x15, 494*SIGALIGN, x16,x1, x14)

inst_514:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffff8
offset:1008*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffff8,0x3fffffff,x15, 496*SIGALIGN, x16,x1, x14)

inst_515:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1010*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x3fffffff,0x00000000,0x3ff00000,x15, 498*SIGALIGN, x16,x1, x14)

inst_516:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000008
offset:1012*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000008,0x3ffe0000,x15, 500*SIGALIGN, x16,x1, x14)

inst_517:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000008 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000008; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1014*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000008, 0x3ffe0000,0x00000000,0x3ff00000,x15, 502*SIGALIGN, x16,x1, x14)

inst_518:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffffc
offset:1016*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffffc,0x3fffffff,x15, 504*SIGALIGN, x16,x1, x14)

inst_519:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1018*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x3fffffff,0x00000000,0x3ff00000,x15, 506*SIGALIGN, x16,x1, x14)

inst_520:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000004
offset:1020*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000004,0x3ffe0000,x15, 508*SIGALIGN, x16,x1, x14)

inst_521:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000004 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000004; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1022*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000004, 0x3ffe0000,0x00000000,0x3ff00000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_522:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffffffffffffffe
offset:1024*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xfffffffe,0x3fffffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_523:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1026*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x3fffffff,0x00000000,0x3ff00000,x15, 2*SIGALIGN, x16,x1, x14)

inst_524:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe000000000002
offset:1028*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x00000002,0x3ffe0000,x15, 4*SIGALIGN, x16,x1, x14)

inst_525:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe000000000002; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1030*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x3ffe0000,0x00000000,0x3ff00000,x15, 6*SIGALIGN, x16,x1, x14)

inst_526:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffffffffffffff
offset:1032*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xffffffff,0x3fffffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_527:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1034*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x3fffffff,0x00000000,0x3ff00000,x15, 10*SIGALIGN, x16,x1, x14)

inst_528:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xedb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffedb6db6db6db6
offset:1036*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xb6db6db6,0x3ffedb6d,x15, 12*SIGALIGN, x16,x1, x14)

inst_529:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xedb6db6db6db6 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffedb6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1038*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x3ffedb6d,0x00000000,0x3ff00000,x15, 14*SIGALIGN, x16,x1, x14)

inst_530:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fffb6db6db6db6e
offset:1040*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x6db6db6e,0x3fffb6db,x15, 16*SIGALIGN, x16,x1, x14)

inst_531:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfb6db6db6db6e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fffb6db6db6db6e; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1042*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6e, 0x3fffb6db,0x00000000,0x3ff00000,x15, 18*SIGALIGN, x16,x1, x14)

inst_532:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe666666666666
offset:1044*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x66666666,0x3ffe6666,x15, 20*SIGALIGN, x16,x1, x14)

inst_533:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe666666666666 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe666666666666; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1046*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0x3ffe6666,0x00000000,0x3ff00000,x15, 22*SIGALIGN, x16,x1, x14)

inst_534:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff99999999999a
offset:1048*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x9999999a,0x3fff9999,x15, 24*SIGALIGN, x16,x1, x14)

inst_535:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf99999999999a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff99999999999a; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1050*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x9999999a, 0x3fff9999,0x00000000,0x3ff00000,x15, 26*SIGALIGN, x16,x1, x14)

inst_536:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xeeeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffeeeeeeeeeeeee
offset:1052*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xeeeeeeee,0x3ffeeeee,x15, 28*SIGALIGN, x16,x1, x14)

inst_537:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xeeeeeeeeeeeee and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffeeeeeeeeeeeee; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1054*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xeeeeeeee, 0x3ffeeeee,0x00000000,0x3ff00000,x15, 30*SIGALIGN, x16,x1, x14)

inst_538:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff111111111111
offset:1056*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x11111111,0x3fff1111,x15, 32*SIGALIGN, x16,x1, x14)

inst_539:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf111111111111 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff111111111111; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1058*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111111, 0x3fff1111,0x00000000,0x3ff00000,x15, 34*SIGALIGN, x16,x1, x14)

inst_540:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffe924924924924
offset:1060*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x24924924,0x3ffe9249,x15, 36*SIGALIGN, x16,x1, x14)

inst_541:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe924924924924 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffe924924924924; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1062*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0x3ffe9249,0x00000000,0x3ff00000,x15, 38*SIGALIGN, x16,x1, x14)

inst_542:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff6db6db6db6db
offset:1064*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xdb6db6db,0x3fff6db6,x15, 40*SIGALIGN, x16,x1, x14)

inst_543:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf6db6db6db6db and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff6db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1066*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0x3fff6db6,0x00000000,0x3ff00000,x15, 42*SIGALIGN, x16,x1, x14)

inst_544:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xecccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3ffecccccccccccc
offset:1068*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0xcccccccc,0x3ffecccc,x15, 44*SIGALIGN, x16,x1, x14)

inst_545:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xecccccccccccc and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ffecccccccccccc; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1070*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0x3ffecccc,0x00000000,0x3ff00000,x15, 46*SIGALIGN, x16,x1, x14)

inst_546:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x15; op2:x26; op2val:0x3fff333333333333
offset:1072*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x3ff00000,0x33333333,0x3fff3333,x15, 48*SIGALIGN, x16,x1, x14)

inst_547:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf333333333333 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3fff333333333333; valaddr_reg:x15; op2:x26; op2val:0x3ff0000000000000
offset:1074*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0x3fff3333,0x00000000,0x3ff00000,x15, 50*SIGALIGN, x16,x1, x14)

inst_548:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000000
offset:1076*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00000,x15, 52*SIGALIGN, x16,x1, x14)

inst_549:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1078*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00000,0x00000000,0xbf800000,x15, 54*SIGALIGN, x16,x1, x14)

inst_550:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x2000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff2000000000000
offset:1080*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff20000,x15, 56*SIGALIGN, x16,x1, x14)

inst_551:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x2000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff2000000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1082*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff20000,0x00000000,0xbf800000,x15, 58*SIGALIGN, x16,x1, x14)

inst_552:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1000000000000
offset:1084*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff10000,x15, 60*SIGALIGN, x16,x1, x14)

inst_553:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1000000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1086*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff10000,0x00000000,0xbf800000,x15, 62*SIGALIGN, x16,x1, x14)

inst_554:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1800000000000
offset:1088*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff18000,x15, 64*SIGALIGN, x16,x1, x14)

inst_555:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1800000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1800000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1090*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff18000,0x00000000,0xbf800000,x15, 66*SIGALIGN, x16,x1, x14)

inst_556:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0800000000000
offset:1092*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff08000,x15, 68*SIGALIGN, x16,x1, x14)

inst_557:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0800000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0800000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1094*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff08000,0x00000000,0xbf800000,x15, 70*SIGALIGN, x16,x1, x14)

inst_558:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1c00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1c00000000000
offset:1096*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1c000,x15, 72*SIGALIGN, x16,x1, x14)

inst_559:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1c00000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1098*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1c000,0x00000000,0xbf800000,x15, 74*SIGALIGN, x16,x1, x14)

inst_560:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0400000000000
offset:1100*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff04000,x15, 76*SIGALIGN, x16,x1, x14)

inst_561:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0400000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0400000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1102*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff04000,0x00000000,0xbf800000,x15, 78*SIGALIGN, x16,x1, x14)

inst_562:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1e00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1e00000000000
offset:1104*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1e000,x15, 80*SIGALIGN, x16,x1, x14)

inst_563:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1e00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1e00000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1106*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1e000,0x00000000,0xbf800000,x15, 82*SIGALIGN, x16,x1, x14)

inst_564:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0200000000000
offset:1108*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff02000,x15, 84*SIGALIGN, x16,x1, x14)

inst_565:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0200000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0200000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1110*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff02000,0x00000000,0xbf800000,x15, 86*SIGALIGN, x16,x1, x14)

inst_566:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1f00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1f00000000000
offset:1112*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1f000,x15, 88*SIGALIGN, x16,x1, x14)

inst_567:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1f00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1f00000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1114*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1f000,0x00000000,0xbf800000,x15, 90*SIGALIGN, x16,x1, x14)

inst_568:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0100000000000
offset:1116*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff01000,x15, 92*SIGALIGN, x16,x1, x14)

inst_569:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0100000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0100000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1118*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff01000,0x00000000,0xbf800000,x15, 94*SIGALIGN, x16,x1, x14)

inst_570:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1f80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1f80000000000
offset:1120*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1f800,x15, 96*SIGALIGN, x16,x1, x14)

inst_571:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1f80000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1f80000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1122*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1f800,0x00000000,0xbf800000,x15, 98*SIGALIGN, x16,x1, x14)

inst_572:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0080000000000
offset:1124*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00800,x15, 100*SIGALIGN, x16,x1, x14)

inst_573:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0080000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0080000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1126*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00800,0x00000000,0xbf800000,x15, 102*SIGALIGN, x16,x1, x14)

inst_574:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fc0000000000
offset:1128*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fc00,x15, 104*SIGALIGN, x16,x1, x14)

inst_575:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fc0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fc0000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1130*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fc00,0x00000000,0xbf800000,x15, 106*SIGALIGN, x16,x1, x14)

inst_576:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0040000000000
offset:1132*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00400,x15, 108*SIGALIGN, x16,x1, x14)

inst_577:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0040000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0040000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1134*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00400,0x00000000,0xbf800000,x15, 110*SIGALIGN, x16,x1, x14)

inst_578:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fe0000000000
offset:1136*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fe00,x15, 112*SIGALIGN, x16,x1, x14)

inst_579:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fe0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fe0000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1138*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fe00,0x00000000,0xbf800000,x15, 114*SIGALIGN, x16,x1, x14)

inst_580:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0020000000000
offset:1140*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00200,x15, 116*SIGALIGN, x16,x1, x14)

inst_581:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0020000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0020000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1142*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00200,0x00000000,0xbf800000,x15, 118*SIGALIGN, x16,x1, x14)

inst_582:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ff0000000000
offset:1144*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1ff00,x15, 120*SIGALIGN, x16,x1, x14)

inst_583:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ff0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ff0000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1146*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1ff00,0x00000000,0xbf800000,x15, 122*SIGALIGN, x16,x1, x14)

inst_584:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0010000000000
offset:1148*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00100,x15, 124*SIGALIGN, x16,x1, x14)

inst_585:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0010000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0010000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1150*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00100,0x00000000,0xbf800000,x15, 126*SIGALIGN, x16,x1, x14)

inst_586:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ff8000000000
offset:1152*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1ff80,x15, 128*SIGALIGN, x16,x1, x14)

inst_587:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ff8000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ff8000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1154*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1ff80,0x00000000,0xbf800000,x15, 130*SIGALIGN, x16,x1, x14)

inst_588:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0008000000000
offset:1156*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00080,x15, 132*SIGALIGN, x16,x1, x14)

inst_589:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0008000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0008000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1158*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00080,0x00000000,0xbf800000,x15, 134*SIGALIGN, x16,x1, x14)

inst_590:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffc000000000
offset:1160*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1ffc0,x15, 136*SIGALIGN, x16,x1, x14)

inst_591:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffc000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffc000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1162*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1ffc0,0x00000000,0xbf800000,x15, 138*SIGALIGN, x16,x1, x14)

inst_592:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0004000000000
offset:1164*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00040,x15, 140*SIGALIGN, x16,x1, x14)

inst_593:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0004000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0004000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1166*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00040,0x00000000,0xbf800000,x15, 142*SIGALIGN, x16,x1, x14)

inst_594:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffe000000000
offset:1168*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1ffe0,x15, 144*SIGALIGN, x16,x1, x14)

inst_595:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffe000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffe000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1170*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1ffe0,0x00000000,0xbf800000,x15, 146*SIGALIGN, x16,x1, x14)

inst_596:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0002000000000
offset:1172*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00020,x15, 148*SIGALIGN, x16,x1, x14)

inst_597:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0002000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0002000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1174*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00020,0x00000000,0xbf800000,x15, 150*SIGALIGN, x16,x1, x14)

inst_598:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fff000000000
offset:1176*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fff0,x15, 152*SIGALIGN, x16,x1, x14)

inst_599:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fff000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fff000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1178*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fff0,0x00000000,0xbf800000,x15, 154*SIGALIGN, x16,x1, x14)

inst_600:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0001000000000
offset:1180*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00010,x15, 156*SIGALIGN, x16,x1, x14)

inst_601:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0001000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0001000000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1182*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00010,0x00000000,0xbf800000,x15, 158*SIGALIGN, x16,x1, x14)

inst_602:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fff800000000
offset:1184*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fff8,x15, 160*SIGALIGN, x16,x1, x14)

inst_603:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fff800000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fff800000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1186*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fff8,0x00000000,0xbf800000,x15, 162*SIGALIGN, x16,x1, x14)

inst_604:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000800000000
offset:1188*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00008,x15, 164*SIGALIGN, x16,x1, x14)

inst_605:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000800000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000800000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1190*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00008,0x00000000,0xbf800000,x15, 166*SIGALIGN, x16,x1, x14)

inst_606:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffc00000000
offset:1192*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fffc,x15, 168*SIGALIGN, x16,x1, x14)

inst_607:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffc00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffc00000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1194*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fffc,0x00000000,0xbf800000,x15, 170*SIGALIGN, x16,x1, x14)

inst_608:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000400000000
offset:1196*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00004,x15, 172*SIGALIGN, x16,x1, x14)

inst_609:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000400000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000400000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1198*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00004,0x00000000,0xbf800000,x15, 174*SIGALIGN, x16,x1, x14)

inst_610:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffe00000000
offset:1200*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1fffe,x15, 176*SIGALIGN, x16,x1, x14)

inst_611:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffe00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffe00000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1202*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1fffe,0x00000000,0xbf800000,x15, 178*SIGALIGN, x16,x1, x14)

inst_612:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000200000000
offset:1204*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00002,x15, 180*SIGALIGN, x16,x1, x14)

inst_613:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000200000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000200000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1206*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00002,0x00000000,0xbf800000,x15, 182*SIGALIGN, x16,x1, x14)

inst_614:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffff00000000
offset:1208*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff1ffff,x15, 184*SIGALIGN, x16,x1, x14)

inst_615:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffff00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffff00000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1210*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 186*SIGALIGN, x16,x1, x14)

inst_616:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000100000000
offset:1212*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000000,0xbff00001,x15, 188*SIGALIGN, x16,x1, x14)

inst_617:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000100000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000100000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1214*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbff00001,0x00000000,0xbf800000,x15, 190*SIGALIGN, x16,x1, x14)

inst_618:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffff80000000
offset:1216*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x80000000,0xbff1ffff,x15, 192*SIGALIGN, x16,x1, x14)

inst_619:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffff80000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffff80000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1218*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 194*SIGALIGN, x16,x1, x14)

inst_620:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000080000000
offset:1220*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x80000000,0xbff00000,x15, 196*SIGALIGN, x16,x1, x14)

inst_621:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000080000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000080000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1222*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xbff00000,0x00000000,0xbf800000,x15, 198*SIGALIGN, x16,x1, x14)

inst_622:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffc0000000
offset:1224*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xc0000000,0xbff1ffff,x15, 200*SIGALIGN, x16,x1, x14)

inst_623:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffc0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffc0000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1226*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 202*SIGALIGN, x16,x1, x14)

inst_624:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000040000000
offset:1228*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x40000000,0xbff00000,x15, 204*SIGALIGN, x16,x1, x14)

inst_625:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000040000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000040000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1230*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x40000000, 0xbff00000,0x00000000,0xbf800000,x15, 206*SIGALIGN, x16,x1, x14)

inst_626:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffe0000000
offset:1232*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xe0000000,0xbff1ffff,x15, 208*SIGALIGN, x16,x1, x14)

inst_627:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffe0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffe0000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1234*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 210*SIGALIGN, x16,x1, x14)

inst_628:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000020000000
offset:1236*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x20000000,0xbff00000,x15, 212*SIGALIGN, x16,x1, x14)

inst_629:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000020000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000020000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1238*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x20000000, 0xbff00000,0x00000000,0xbf800000,x15, 214*SIGALIGN, x16,x1, x14)

inst_630:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffff0000000
offset:1240*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xf0000000,0xbff1ffff,x15, 216*SIGALIGN, x16,x1, x14)

inst_631:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffff0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffff0000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1242*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 218*SIGALIGN, x16,x1, x14)

inst_632:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000010000000
offset:1244*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x10000000,0xbff00000,x15, 220*SIGALIGN, x16,x1, x14)

inst_633:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000010000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000010000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1246*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x10000000, 0xbff00000,0x00000000,0xbf800000,x15, 222*SIGALIGN, x16,x1, x14)

inst_634:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffff8000000
offset:1248*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xf8000000,0xbff1ffff,x15, 224*SIGALIGN, x16,x1, x14)

inst_635:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffff8000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffff8000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1250*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 226*SIGALIGN, x16,x1, x14)

inst_636:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000008000000
offset:1252*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x08000000,0xbff00000,x15, 228*SIGALIGN, x16,x1, x14)

inst_637:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000008000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000008000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1254*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x08000000, 0xbff00000,0x00000000,0xbf800000,x15, 230*SIGALIGN, x16,x1, x14)

inst_638:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffc000000
offset:1256*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfc000000,0xbff1ffff,x15, 232*SIGALIGN, x16,x1, x14)

inst_639:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffc000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffc000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1258*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 234*SIGALIGN, x16,x1, x14)

inst_640:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000004000000
offset:1260*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x04000000,0xbff00000,x15, 236*SIGALIGN, x16,x1, x14)

inst_641:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000004000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000004000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1262*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x04000000, 0xbff00000,0x00000000,0xbf800000,x15, 238*SIGALIGN, x16,x1, x14)

inst_642:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffe000000
offset:1264*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfe000000,0xbff1ffff,x15, 240*SIGALIGN, x16,x1, x14)

inst_643:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffe000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffe000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1266*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 242*SIGALIGN, x16,x1, x14)

inst_644:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000002000000
offset:1268*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x02000000,0xbff00000,x15, 244*SIGALIGN, x16,x1, x14)

inst_645:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000002000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000002000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1270*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x02000000, 0xbff00000,0x00000000,0xbf800000,x15, 246*SIGALIGN, x16,x1, x14)

inst_646:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffff000000
offset:1272*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xff000000,0xbff1ffff,x15, 248*SIGALIGN, x16,x1, x14)

inst_647:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffff000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffff000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1274*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xbff1ffff,0x00000000,0xbf800000,x15, 250*SIGALIGN, x16,x1, x14)

inst_648:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000001000000
offset:1276*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x01000000,0xbff00000,x15, 252*SIGALIGN, x16,x1, x14)

inst_649:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000001000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000001000000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1278*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01000000, 0xbff00000,0x00000000,0xbf800000,x15, 254*SIGALIGN, x16,x1, x14)

inst_650:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffff800000
offset:1280*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xff800000,0xbff1ffff,x15, 256*SIGALIGN, x16,x1, x14)

inst_651:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffff800000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffff800000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1282*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xbff1ffff,0x00000000,0xbf800000,x15, 258*SIGALIGN, x16,x1, x14)

inst_652:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000800000
offset:1284*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00800000,0xbff00000,x15, 260*SIGALIGN, x16,x1, x14)

inst_653:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000800000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000800000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1286*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00800000, 0xbff00000,0x00000000,0xbf800000,x15, 262*SIGALIGN, x16,x1, x14)

inst_654:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffc00000
offset:1288*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffc00000,0xbff1ffff,x15, 264*SIGALIGN, x16,x1, x14)

inst_655:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffc00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffc00000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1290*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xbff1ffff,0x00000000,0xbf800000,x15, 266*SIGALIGN, x16,x1, x14)

inst_656:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000400000
offset:1292*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00400000,0xbff00000,x15, 268*SIGALIGN, x16,x1, x14)

inst_657:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000400000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000400000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1294*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00400000, 0xbff00000,0x00000000,0xbf800000,x15, 270*SIGALIGN, x16,x1, x14)

inst_658:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffe00000
offset:1296*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffe00000,0xbff1ffff,x15, 272*SIGALIGN, x16,x1, x14)

inst_659:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffe00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffe00000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1298*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xbff1ffff,0x00000000,0xbf800000,x15, 274*SIGALIGN, x16,x1, x14)

inst_660:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000200000
offset:1300*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00200000,0xbff00000,x15, 276*SIGALIGN, x16,x1, x14)

inst_661:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000200000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000200000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1302*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00200000, 0xbff00000,0x00000000,0xbf800000,x15, 278*SIGALIGN, x16,x1, x14)

inst_662:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffff00000
offset:1304*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfff00000,0xbff1ffff,x15, 280*SIGALIGN, x16,x1, x14)

inst_663:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffff00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffff00000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1306*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xbff1ffff,0x00000000,0xbf800000,x15, 282*SIGALIGN, x16,x1, x14)

inst_664:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000100000
offset:1308*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00100000,0xbff00000,x15, 284*SIGALIGN, x16,x1, x14)

inst_665:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000100000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000100000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1310*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00100000, 0xbff00000,0x00000000,0xbf800000,x15, 286*SIGALIGN, x16,x1, x14)

inst_666:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffff80000
offset:1312*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfff80000,0xbff1ffff,x15, 288*SIGALIGN, x16,x1, x14)

inst_667:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffff80000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffff80000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1314*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xbff1ffff,0x00000000,0xbf800000,x15, 290*SIGALIGN, x16,x1, x14)

inst_668:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000080000
offset:1316*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00080000,0xbff00000,x15, 292*SIGALIGN, x16,x1, x14)

inst_669:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000080000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000080000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1318*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00080000, 0xbff00000,0x00000000,0xbf800000,x15, 294*SIGALIGN, x16,x1, x14)

inst_670:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffc0000
offset:1320*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffc0000,0xbff1ffff,x15, 296*SIGALIGN, x16,x1, x14)

inst_671:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffc0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffc0000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1322*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xbff1ffff,0x00000000,0xbf800000,x15, 298*SIGALIGN, x16,x1, x14)

inst_672:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000040000
offset:1324*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00040000,0xbff00000,x15, 300*SIGALIGN, x16,x1, x14)

inst_673:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000040000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000040000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1326*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00040000, 0xbff00000,0x00000000,0xbf800000,x15, 302*SIGALIGN, x16,x1, x14)

inst_674:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffe0000
offset:1328*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffe0000,0xbff1ffff,x15, 304*SIGALIGN, x16,x1, x14)

inst_675:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffe0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffe0000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1330*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xbff1ffff,0x00000000,0xbf800000,x15, 306*SIGALIGN, x16,x1, x14)

inst_676:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000020000
offset:1332*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00020000,0xbff00000,x15, 308*SIGALIGN, x16,x1, x14)

inst_677:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000020000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000020000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1334*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00020000, 0xbff00000,0x00000000,0xbf800000,x15, 310*SIGALIGN, x16,x1, x14)

inst_678:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffff0000
offset:1336*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffff0000,0xbff1ffff,x15, 312*SIGALIGN, x16,x1, x14)

inst_679:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffff0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffff0000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1338*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xbff1ffff,0x00000000,0xbf800000,x15, 314*SIGALIGN, x16,x1, x14)

inst_680:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000010000
offset:1340*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00010000,0xbff00000,x15, 316*SIGALIGN, x16,x1, x14)

inst_681:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000010000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000010000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1342*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00010000, 0xbff00000,0x00000000,0xbf800000,x15, 318*SIGALIGN, x16,x1, x14)

inst_682:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffff8000
offset:1344*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffff8000,0xbff1ffff,x15, 320*SIGALIGN, x16,x1, x14)

inst_683:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffff8000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffff8000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1346*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xbff1ffff,0x00000000,0xbf800000,x15, 322*SIGALIGN, x16,x1, x14)

inst_684:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000008000
offset:1348*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00008000,0xbff00000,x15, 324*SIGALIGN, x16,x1, x14)

inst_685:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000008000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000008000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1350*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00008000, 0xbff00000,0x00000000,0xbf800000,x15, 326*SIGALIGN, x16,x1, x14)

inst_686:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffc000
offset:1352*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffc000,0xbff1ffff,x15, 328*SIGALIGN, x16,x1, x14)

inst_687:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffc000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffc000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1354*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xbff1ffff,0x00000000,0xbf800000,x15, 330*SIGALIGN, x16,x1, x14)

inst_688:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000004000
offset:1356*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00004000,0xbff00000,x15, 332*SIGALIGN, x16,x1, x14)

inst_689:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000004000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000004000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1358*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00004000, 0xbff00000,0x00000000,0xbf800000,x15, 334*SIGALIGN, x16,x1, x14)

inst_690:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffe000
offset:1360*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffe000,0xbff1ffff,x15, 336*SIGALIGN, x16,x1, x14)

inst_691:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffe000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffe000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1362*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xbff1ffff,0x00000000,0xbf800000,x15, 338*SIGALIGN, x16,x1, x14)

inst_692:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000002000
offset:1364*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00002000,0xbff00000,x15, 340*SIGALIGN, x16,x1, x14)

inst_693:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000002000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000002000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1366*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00002000, 0xbff00000,0x00000000,0xbf800000,x15, 342*SIGALIGN, x16,x1, x14)

inst_694:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffff000
offset:1368*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffff000,0xbff1ffff,x15, 344*SIGALIGN, x16,x1, x14)

inst_695:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffff000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffff000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1370*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xbff1ffff,0x00000000,0xbf800000,x15, 346*SIGALIGN, x16,x1, x14)

inst_696:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000001000
offset:1372*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00001000,0xbff00000,x15, 348*SIGALIGN, x16,x1, x14)

inst_697:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000001000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000001000; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1374*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001000, 0xbff00000,0x00000000,0xbf800000,x15, 350*SIGALIGN, x16,x1, x14)

inst_698:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffff800
offset:1376*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffff800,0xbff1ffff,x15, 352*SIGALIGN, x16,x1, x14)

inst_699:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffff800 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffff800; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1378*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xbff1ffff,0x00000000,0xbf800000,x15, 354*SIGALIGN, x16,x1, x14)

inst_700:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000800
offset:1380*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000800,0xbff00000,x15, 356*SIGALIGN, x16,x1, x14)

inst_701:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000800 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000800; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1382*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000800, 0xbff00000,0x00000000,0xbf800000,x15, 358*SIGALIGN, x16,x1, x14)

inst_702:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffc00
offset:1384*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffc00,0xbff1ffff,x15, 360*SIGALIGN, x16,x1, x14)

inst_703:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffc00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffc00; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1386*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xbff1ffff,0x00000000,0xbf800000,x15, 362*SIGALIGN, x16,x1, x14)

inst_704:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000400
offset:1388*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000400,0xbff00000,x15, 364*SIGALIGN, x16,x1, x14)

inst_705:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000400 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000400; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1390*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000400, 0xbff00000,0x00000000,0xbf800000,x15, 366*SIGALIGN, x16,x1, x14)

inst_706:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffe00
offset:1392*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffe00,0xbff1ffff,x15, 368*SIGALIGN, x16,x1, x14)

inst_707:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffe00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffe00; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1394*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xbff1ffff,0x00000000,0xbf800000,x15, 370*SIGALIGN, x16,x1, x14)

inst_708:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000200
offset:1396*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000200,0xbff00000,x15, 372*SIGALIGN, x16,x1, x14)

inst_709:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000200 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000200; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1398*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000200, 0xbff00000,0x00000000,0xbf800000,x15, 374*SIGALIGN, x16,x1, x14)

inst_710:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffff00
offset:1400*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffff00,0xbff1ffff,x15, 376*SIGALIGN, x16,x1, x14)

inst_711:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffff00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffff00; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1402*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xbff1ffff,0x00000000,0xbf800000,x15, 378*SIGALIGN, x16,x1, x14)

inst_712:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000100
offset:1404*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000100,0xbff00000,x15, 380*SIGALIGN, x16,x1, x14)

inst_713:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000100 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000100; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1406*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000100, 0xbff00000,0x00000000,0xbf800000,x15, 382*SIGALIGN, x16,x1, x14)

inst_714:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffff80
offset:1408*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffff80,0xbff1ffff,x15, 384*SIGALIGN, x16,x1, x14)

inst_715:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffff80 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffff80; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1410*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xbff1ffff,0x00000000,0xbf800000,x15, 386*SIGALIGN, x16,x1, x14)

inst_716:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000080
offset:1412*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000080,0xbff00000,x15, 388*SIGALIGN, x16,x1, x14)

inst_717:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000080 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000080; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1414*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000080, 0xbff00000,0x00000000,0xbf800000,x15, 390*SIGALIGN, x16,x1, x14)

inst_718:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffffc0
offset:1416*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffc0,0xbff1ffff,x15, 392*SIGALIGN, x16,x1, x14)

inst_719:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffc0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1418*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xbff1ffff,0x00000000,0xbf800000,x15, 394*SIGALIGN, x16,x1, x14)

inst_720:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000040
offset:1420*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000040,0xbff00000,x15, 396*SIGALIGN, x16,x1, x14)

inst_721:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000040 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000040; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1422*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000040, 0xbff00000,0x00000000,0xbf800000,x15, 398*SIGALIGN, x16,x1, x14)

inst_722:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffffe0
offset:1424*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffe0,0xbff1ffff,x15, 400*SIGALIGN, x16,x1, x14)

inst_723:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffe0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1426*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xbff1ffff,0x00000000,0xbf800000,x15, 402*SIGALIGN, x16,x1, x14)

inst_724:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000020
offset:1428*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000020,0xbff00000,x15, 404*SIGALIGN, x16,x1, x14)

inst_725:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000020 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000020; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1430*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000020, 0xbff00000,0x00000000,0xbf800000,x15, 406*SIGALIGN, x16,x1, x14)

inst_726:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffff0
offset:1432*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffff0,0xbff1ffff,x15, 408*SIGALIGN, x16,x1, x14)

inst_727:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffff0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffff0; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1434*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xbff1ffff,0x00000000,0xbf800000,x15, 410*SIGALIGN, x16,x1, x14)

inst_728:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000010
offset:1436*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000010,0xbff00000,x15, 412*SIGALIGN, x16,x1, x14)

inst_729:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000010 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000010; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1438*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000010, 0xbff00000,0x00000000,0xbf800000,x15, 414*SIGALIGN, x16,x1, x14)

inst_730:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffff8
offset:1440*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffff8,0xbff1ffff,x15, 416*SIGALIGN, x16,x1, x14)

inst_731:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffff8 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffff8; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1442*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xbff1ffff,0x00000000,0xbf800000,x15, 418*SIGALIGN, x16,x1, x14)

inst_732:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000008
offset:1444*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000008,0xbff00000,x15, 420*SIGALIGN, x16,x1, x14)

inst_733:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000008 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000008; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1446*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000008, 0xbff00000,0x00000000,0xbf800000,x15, 422*SIGALIGN, x16,x1, x14)

inst_734:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffffc
offset:1448*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffffc,0xbff1ffff,x15, 424*SIGALIGN, x16,x1, x14)

inst_735:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffffc and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffffc; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1450*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xbff1ffff,0x00000000,0xbf800000,x15, 426*SIGALIGN, x16,x1, x14)

inst_736:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000004
offset:1452*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000004,0xbff00000,x15, 428*SIGALIGN, x16,x1, x14)

inst_737:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000004; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1454*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000004, 0xbff00000,0x00000000,0xbf800000,x15, 430*SIGALIGN, x16,x1, x14)

inst_738:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1fffffffffffe
offset:1456*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xfffffffe,0xbff1ffff,x15, 432*SIGALIGN, x16,x1, x14)

inst_739:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffffe and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1fffffffffffe; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1458*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xbff1ffff,0x00000000,0xbf800000,x15, 434*SIGALIGN, x16,x1, x14)

inst_740:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0000000000002
offset:1460*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x00000002,0xbff00000,x15, 436*SIGALIGN, x16,x1, x14)

inst_741:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0000000000002; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1462*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0xbff00000,0x00000000,0xbf800000,x15, 438*SIGALIGN, x16,x1, x14)

inst_742:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1ffffffffffff
offset:1464*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xffffffff,0xbff1ffff,x15, 440*SIGALIGN, x16,x1, x14)

inst_743:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1466*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xbff1ffff,0x00000000,0xbf800000,x15, 442*SIGALIGN, x16,x1, x14)

inst_744:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0db6db6db6db6
offset:1468*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xb6db6db6,0xbff0db6d,x15, 444*SIGALIGN, x16,x1, x14)

inst_745:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0db6db6db6db6 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1470*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xbff0db6d,0x00000000,0xbf800000,x15, 446*SIGALIGN, x16,x1, x14)

inst_746:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1b6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1b6db6db6db6e
offset:1472*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x6db6db6e,0xbff1b6db,x15, 448*SIGALIGN, x16,x1, x14)

inst_747:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1b6db6db6db6e and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1b6db6db6db6e; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1474*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6e, 0xbff1b6db,0x00000000,0xbf800000,x15, 450*SIGALIGN, x16,x1, x14)

inst_748:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0666666666666
offset:1476*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x66666666,0xbff06666,x15, 452*SIGALIGN, x16,x1, x14)

inst_749:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0666666666666 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0666666666666; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1478*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0xbff06666,0x00000000,0xbf800000,x15, 454*SIGALIGN, x16,x1, x14)

inst_750:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x199999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff199999999999a
offset:1480*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x9999999a,0xbff19999,x15, 456*SIGALIGN, x16,x1, x14)

inst_751:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1482*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x9999999a, 0xbff19999,0x00000000,0xbf800000,x15, 458*SIGALIGN, x16,x1, x14)

inst_752:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0eeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0eeeeeeeeeeee
offset:1484*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xeeeeeeee,0xbff0eeee,x15, 460*SIGALIGN, x16,x1, x14)

inst_753:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0eeeeeeeeeeee and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0eeeeeeeeeeee; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1486*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xeeeeeeee, 0xbff0eeee,0x00000000,0xbf800000,x15, 462*SIGALIGN, x16,x1, x14)

inst_754:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1111111111111
offset:1488*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x11111111,0xbff11111,x15, 464*SIGALIGN, x16,x1, x14)

inst_755:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1111111111111 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1111111111111; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1490*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111111, 0xbff11111,0x00000000,0xbf800000,x15, 466*SIGALIGN, x16,x1, x14)

inst_756:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0924924924924
offset:1492*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x24924924,0xbff09249,x15, 468*SIGALIGN, x16,x1, x14)

inst_757:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0924924924924 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0924924924924; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1494*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0xbff09249,0x00000000,0xbf800000,x15, 470*SIGALIGN, x16,x1, x14)

inst_758:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x16db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff16db6db6db6db
offset:1496*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xdb6db6db,0xbff16db6,x15, 472*SIGALIGN, x16,x1, x14)

inst_759:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x16db6db6db6db and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff16db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1498*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0xbff16db6,0x00000000,0xbf800000,x15, 474*SIGALIGN, x16,x1, x14)

inst_760:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0cccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff0cccccccccccc
offset:1500*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0xcccccccc,0xbff0cccc,x15, 476*SIGALIGN, x16,x1, x14)

inst_761:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0cccccccccccc and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff0cccccccccccc; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1502*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0xbff0cccc,0x00000000,0xbf800000,x15, 478*SIGALIGN, x16,x1, x14)

inst_762:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbf80000000000000; valaddr_reg:x15; op2:x26; op2val:0xbff1333333333333
offset:1504*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xbf800000,0x33333333,0xbff13333,x15, 480*SIGALIGN, x16,x1, x14)

inst_763:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1333333333333 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xbff1333333333333; valaddr_reg:x15; op2:x26; op2val:0xbf80000000000000
offset:1506*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0xbff13333,0x00000000,0xbf800000,x15, 482*SIGALIGN, x16,x1, x14)

inst_764:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x3696d601ad376ab9
offset:1508*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xad376ab9,0x3696d601,x15, 484*SIGALIGN, x16,x1, x14)

inst_765:// fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3696d601ad376ab9; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1510*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xad376ab9, 0x3696d601,0x00000001,0x00000000,x15, 486*SIGALIGN, x16,x1, x14)

inst_766:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffe
offset:1512*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffffe,0x37dfffff,x15, 488*SIGALIGN, x16,x1, x14)

inst_767:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1514*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x37dfffff,0x00000001,0x00000000,x15, 490*SIGALIGN, x16,x1, x14)

inst_768:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d0000000000000
offset:1516*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37d00000,x15, 492*SIGALIGN, x16,x1, x14)

inst_769:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d0000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1518*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37d00000,0x00000001,0x00000000,x15, 494*SIGALIGN, x16,x1, x14)

inst_770:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37cffffffffffffc
offset:1520*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffffc,0x37cfffff,x15, 496*SIGALIGN, x16,x1, x14)

inst_771:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1522*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37cfffff,0x00000001,0x00000000,x15, 498*SIGALIGN, x16,x1, x14)

inst_772:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d8000000000000
offset:1524*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37d80000,x15, 500*SIGALIGN, x16,x1, x14)

inst_773:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d8000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1526*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37d80000,0x00000001,0x00000000,x15, 502*SIGALIGN, x16,x1, x14)

inst_774:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37bffffffffffff8
offset:1528*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffff8,0x37bfffff,x15, 504*SIGALIGN, x16,x1, x14)

inst_775:// fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37bffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1530*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37bfffff,0x00000001,0x00000000,x15, 506*SIGALIGN, x16,x1, x14)

inst_776:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dc000000000000
offset:1532*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dc0000,x15, 508*SIGALIGN, x16,x1, x14)

inst_777:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dc000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1534*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dc0000,0x00000001,0x00000000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_778:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37affffffffffff0
offset:1536*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffff0,0x37afffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_779:// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1538*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37afffff,0x00000001,0x00000000,x15, 2*SIGALIGN, x16,x1, x14)

inst_780:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37de000000000000
offset:1540*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37de0000,x15, 4*SIGALIGN, x16,x1, x14)

inst_781:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37de000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1542*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37de0000,0x00000001,0x00000000,x15, 6*SIGALIGN, x16,x1, x14)

inst_782:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x379fffffffffffe0
offset:1544*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffe0,0x379fffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_783:// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x379fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1546*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x379fffff,0x00000001,0x00000000,x15, 10*SIGALIGN, x16,x1, x14)

inst_784:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37df000000000000
offset:1548*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37df0000,x15, 12*SIGALIGN, x16,x1, x14)

inst_785:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df000000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1550*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df0000,0x00000001,0x00000000,x15, 14*SIGALIGN, x16,x1, x14)

inst_786:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x378fffffffffffc0
offset:1552*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffc0,0x378fffff,x15, 16*SIGALIGN, x16,x1, x14)

inst_787:// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x378fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1554*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x378fffff,0x00000001,0x00000000,x15, 18*SIGALIGN, x16,x1, x14)

inst_788:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37df800000000000
offset:1556*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37df8000,x15, 20*SIGALIGN, x16,x1, x14)

inst_789:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df800000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1558*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df8000,0x00000001,0x00000000,x15, 22*SIGALIGN, x16,x1, x14)

inst_790:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x377fffffffffff80
offset:1560*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffff80,0x377fffff,x15, 24*SIGALIGN, x16,x1, x14)

inst_791:// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x377fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1562*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x377fffff,0x00000001,0x00000000,x15, 26*SIGALIGN, x16,x1, x14)

inst_792:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfc00000000000
offset:1564*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfc000,x15, 28*SIGALIGN, x16,x1, x14)

inst_793:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1566*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfc000,0x00000001,0x00000000,x15, 30*SIGALIGN, x16,x1, x14)

inst_794:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x376fffffffffff00
offset:1568*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffff00,0x376fffff,x15, 32*SIGALIGN, x16,x1, x14)

inst_795:// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x376fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1570*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x376fffff,0x00000001,0x00000000,x15, 34*SIGALIGN, x16,x1, x14)

inst_796:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfe00000000000
offset:1572*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfe000,x15, 36*SIGALIGN, x16,x1, x14)

inst_797:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1574*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfe000,0x00000001,0x00000000,x15, 38*SIGALIGN, x16,x1, x14)

inst_798:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x375ffffffffffe00
offset:1576*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffe00,0x375fffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_799:// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x375ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1578*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x375fffff,0x00000001,0x00000000,x15, 42*SIGALIGN, x16,x1, x14)

inst_800:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dff00000000000
offset:1580*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dff000,x15, 44*SIGALIGN, x16,x1, x14)

inst_801:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1582*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff000,0x00000001,0x00000000,x15, 46*SIGALIGN, x16,x1, x14)

inst_802:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x374ffffffffffc00
offset:1584*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffc00,0x374fffff,x15, 48*SIGALIGN, x16,x1, x14)

inst_803:// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x374ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1586*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x374fffff,0x00000001,0x00000000,x15, 50*SIGALIGN, x16,x1, x14)

inst_804:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dff80000000000
offset:1588*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dff800,x15, 52*SIGALIGN, x16,x1, x14)

inst_805:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1590*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff800,0x00000001,0x00000000,x15, 54*SIGALIGN, x16,x1, x14)

inst_806:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x373ffffffffff800
offset:1592*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffff800,0x373fffff,x15, 56*SIGALIGN, x16,x1, x14)

inst_807:// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x373ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1594*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x373fffff,0x00000001,0x00000000,x15, 58*SIGALIGN, x16,x1, x14)

inst_808:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffc0000000000
offset:1596*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffc00,x15, 60*SIGALIGN, x16,x1, x14)

inst_809:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1598*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffc00,0x00000001,0x00000000,x15, 62*SIGALIGN, x16,x1, x14)

inst_810:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x372ffffffffff000
offset:1600*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffff000,0x372fffff,x15, 64*SIGALIGN, x16,x1, x14)

inst_811:// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x372ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1602*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x372fffff,0x00000001,0x00000000,x15, 66*SIGALIGN, x16,x1, x14)

inst_812:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffe0000000000
offset:1604*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffe00,x15, 68*SIGALIGN, x16,x1, x14)

inst_813:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1606*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffe00,0x00000001,0x00000000,x15, 70*SIGALIGN, x16,x1, x14)

inst_814:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x371fffffffffe000
offset:1608*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffe000,0x371fffff,x15, 72*SIGALIGN, x16,x1, x14)

inst_815:// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x371fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1610*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x371fffff,0x00000001,0x00000000,x15, 74*SIGALIGN, x16,x1, x14)

inst_816:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfff0000000000
offset:1612*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfff00,x15, 76*SIGALIGN, x16,x1, x14)

inst_817:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1614*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff00,0x00000001,0x00000000,x15, 78*SIGALIGN, x16,x1, x14)

inst_818:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x370fffffffffc000
offset:1616*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffc000,0x370fffff,x15, 80*SIGALIGN, x16,x1, x14)

inst_819:// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x370fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1618*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x370fffff,0x00000001,0x00000000,x15, 82*SIGALIGN, x16,x1, x14)

inst_820:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfff8000000000
offset:1620*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfff80,x15, 84*SIGALIGN, x16,x1, x14)

inst_821:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1622*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff80,0x00000001,0x00000000,x15, 86*SIGALIGN, x16,x1, x14)

inst_822:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36ffffffffff8000
offset:1624*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffff8000,0x36ffffff,x15, 88*SIGALIGN, x16,x1, x14)

inst_823:// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1626*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x36ffffff,0x00000001,0x00000000,x15, 90*SIGALIGN, x16,x1, x14)

inst_824:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffc000000000
offset:1628*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfffc0,x15, 92*SIGALIGN, x16,x1, x14)

inst_825:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1630*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffc0,0x00000001,0x00000000,x15, 94*SIGALIGN, x16,x1, x14)

inst_826:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36efffffffff0000
offset:1632*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffff0000,0x36efffff,x15, 96*SIGALIGN, x16,x1, x14)

inst_827:// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1634*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x36efffff,0x00000001,0x00000000,x15, 98*SIGALIGN, x16,x1, x14)

inst_828:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffe000000000
offset:1636*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfffe0,x15, 100*SIGALIGN, x16,x1, x14)

inst_829:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1638*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffe0,0x00000001,0x00000000,x15, 102*SIGALIGN, x16,x1, x14)

inst_830:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36dffffffffe0000
offset:1640*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffe0000,0x36dfffff,x15, 104*SIGALIGN, x16,x1, x14)

inst_831:// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1642*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x36dfffff,0x00000001,0x00000000,x15, 106*SIGALIGN, x16,x1, x14)

inst_832:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffff000000000
offset:1644*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffff0,x15, 108*SIGALIGN, x16,x1, x14)

inst_833:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1646*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff0,0x00000001,0x00000000,x15, 110*SIGALIGN, x16,x1, x14)

inst_834:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36cffffffffc0000
offset:1648*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffc0000,0x36cfffff,x15, 112*SIGALIGN, x16,x1, x14)

inst_835:// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1650*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x36cfffff,0x00000001,0x00000000,x15, 114*SIGALIGN, x16,x1, x14)

inst_836:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffff800000000
offset:1652*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffff8,x15, 116*SIGALIGN, x16,x1, x14)

inst_837:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1654*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff8,0x00000001,0x00000000,x15, 118*SIGALIGN, x16,x1, x14)

inst_838:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36bffffffff80000
offset:1656*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfff80000,0x36bfffff,x15, 120*SIGALIGN, x16,x1, x14)

inst_839:// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1658*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x36bfffff,0x00000001,0x00000000,x15, 122*SIGALIGN, x16,x1, x14)

inst_840:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffc00000000
offset:1660*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffffc,x15, 124*SIGALIGN, x16,x1, x14)

inst_841:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1662*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffc,0x00000001,0x00000000,x15, 126*SIGALIGN, x16,x1, x14)

inst_842:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x36affffffff00000
offset:1664*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfff00000,0x36afffff,x15, 128*SIGALIGN, x16,x1, x14)

inst_843:// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1666*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x36afffff,0x00000001,0x00000000,x15, 130*SIGALIGN, x16,x1, x14)

inst_844:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffe00000000
offset:1668*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dffffe,x15, 132*SIGALIGN, x16,x1, x14)

inst_845:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1670*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffe,0x00000001,0x00000000,x15, 134*SIGALIGN, x16,x1, x14)

inst_846:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x369fffffffe00000
offset:1672*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffe00000,0x369fffff,x15, 136*SIGALIGN, x16,x1, x14)

inst_847:// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x369fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1674*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x369fffff,0x00000001,0x00000000,x15, 138*SIGALIGN, x16,x1, x14)

inst_848:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffff00000000
offset:1676*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x00000000,0x37dfffff,x15, 140*SIGALIGN, x16,x1, x14)

inst_849:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1678*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffff,0x00000001,0x00000000,x15, 142*SIGALIGN, x16,x1, x14)

inst_850:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffff80000000
offset:1680*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x80000000,0x37dfffff,x15, 144*SIGALIGN, x16,x1, x14)

inst_851:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1682*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x37dfffff,0x00000001,0x00000000,x15, 146*SIGALIGN, x16,x1, x14)

inst_852:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffc0000000
offset:1684*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xc0000000,0x37dfffff,x15, 148*SIGALIGN, x16,x1, x14)

inst_853:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1686*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x37dfffff,0x00000001,0x00000000,x15, 150*SIGALIGN, x16,x1, x14)

inst_854:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffe0000000
offset:1688*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xe0000000,0x37dfffff,x15, 152*SIGALIGN, x16,x1, x14)

inst_855:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1690*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x37dfffff,0x00000001,0x00000000,x15, 154*SIGALIGN, x16,x1, x14)

inst_856:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffff0000000
offset:1692*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xf0000000,0x37dfffff,x15, 156*SIGALIGN, x16,x1, x14)

inst_857:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1694*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x37dfffff,0x00000001,0x00000000,x15, 158*SIGALIGN, x16,x1, x14)

inst_858:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffff8000000
offset:1696*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xf8000000,0x37dfffff,x15, 160*SIGALIGN, x16,x1, x14)

inst_859:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1698*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x37dfffff,0x00000001,0x00000000,x15, 162*SIGALIGN, x16,x1, x14)

inst_860:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffc000000
offset:1700*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfc000000,0x37dfffff,x15, 164*SIGALIGN, x16,x1, x14)

inst_861:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1702*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x37dfffff,0x00000001,0x00000000,x15, 166*SIGALIGN, x16,x1, x14)

inst_862:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffe000000
offset:1704*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfe000000,0x37dfffff,x15, 168*SIGALIGN, x16,x1, x14)

inst_863:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1706*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x37dfffff,0x00000001,0x00000000,x15, 170*SIGALIGN, x16,x1, x14)

inst_864:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff000000
offset:1708*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xff000000,0x37dfffff,x15, 172*SIGALIGN, x16,x1, x14)

inst_865:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1710*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x37dfffff,0x00000001,0x00000000,x15, 174*SIGALIGN, x16,x1, x14)

inst_866:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff800000
offset:1712*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xff800000,0x37dfffff,x15, 176*SIGALIGN, x16,x1, x14)

inst_867:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1714*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x37dfffff,0x00000001,0x00000000,x15, 178*SIGALIGN, x16,x1, x14)

inst_868:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffc00000
offset:1716*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffc00000,0x37dfffff,x15, 180*SIGALIGN, x16,x1, x14)

inst_869:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1718*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x37dfffff,0x00000001,0x00000000,x15, 182*SIGALIGN, x16,x1, x14)

inst_870:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffe00000
offset:1720*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffe00000,0x37dfffff,x15, 184*SIGALIGN, x16,x1, x14)

inst_871:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1722*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x37dfffff,0x00000001,0x00000000,x15, 186*SIGALIGN, x16,x1, x14)

inst_872:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff00000
offset:1724*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfff00000,0x37dfffff,x15, 188*SIGALIGN, x16,x1, x14)

inst_873:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1726*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x37dfffff,0x00000001,0x00000000,x15, 190*SIGALIGN, x16,x1, x14)

inst_874:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff80000
offset:1728*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfff80000,0x37dfffff,x15, 192*SIGALIGN, x16,x1, x14)

inst_875:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1730*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x37dfffff,0x00000001,0x00000000,x15, 194*SIGALIGN, x16,x1, x14)

inst_876:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffc0000
offset:1732*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffc0000,0x37dfffff,x15, 196*SIGALIGN, x16,x1, x14)

inst_877:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1734*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x37dfffff,0x00000001,0x00000000,x15, 198*SIGALIGN, x16,x1, x14)

inst_878:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffe0000
offset:1736*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffe0000,0x37dfffff,x15, 200*SIGALIGN, x16,x1, x14)

inst_879:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1738*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x37dfffff,0x00000001,0x00000000,x15, 202*SIGALIGN, x16,x1, x14)

inst_880:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff0000
offset:1740*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffff0000,0x37dfffff,x15, 204*SIGALIGN, x16,x1, x14)

inst_881:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1742*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x37dfffff,0x00000001,0x00000000,x15, 206*SIGALIGN, x16,x1, x14)

inst_882:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff8000
offset:1744*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffff8000,0x37dfffff,x15, 208*SIGALIGN, x16,x1, x14)

inst_883:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1746*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x37dfffff,0x00000001,0x00000000,x15, 210*SIGALIGN, x16,x1, x14)

inst_884:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffc000
offset:1748*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffc000,0x37dfffff,x15, 212*SIGALIGN, x16,x1, x14)

inst_885:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1750*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x37dfffff,0x00000001,0x00000000,x15, 214*SIGALIGN, x16,x1, x14)

inst_886:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffe000
offset:1752*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffe000,0x37dfffff,x15, 216*SIGALIGN, x16,x1, x14)

inst_887:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1754*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x37dfffff,0x00000001,0x00000000,x15, 218*SIGALIGN, x16,x1, x14)

inst_888:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff000
offset:1756*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffff000,0x37dfffff,x15, 220*SIGALIGN, x16,x1, x14)

inst_889:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1758*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x37dfffff,0x00000001,0x00000000,x15, 222*SIGALIGN, x16,x1, x14)

inst_890:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff800
offset:1760*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffff800,0x37dfffff,x15, 224*SIGALIGN, x16,x1, x14)

inst_891:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1762*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x37dfffff,0x00000001,0x00000000,x15, 226*SIGALIGN, x16,x1, x14)

inst_892:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffc00
offset:1764*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffc00,0x37dfffff,x15, 228*SIGALIGN, x16,x1, x14)

inst_893:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1766*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x37dfffff,0x00000001,0x00000000,x15, 230*SIGALIGN, x16,x1, x14)

inst_894:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffe00
offset:1768*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffe00,0x37dfffff,x15, 232*SIGALIGN, x16,x1, x14)

inst_895:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1770*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x37dfffff,0x00000001,0x00000000,x15, 234*SIGALIGN, x16,x1, x14)

inst_896:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff00
offset:1772*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffff00,0x37dfffff,x15, 236*SIGALIGN, x16,x1, x14)

inst_897:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1774*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x37dfffff,0x00000001,0x00000000,x15, 238*SIGALIGN, x16,x1, x14)

inst_898:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff80
offset:1776*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffff80,0x37dfffff,x15, 240*SIGALIGN, x16,x1, x14)

inst_899:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1778*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x37dfffff,0x00000001,0x00000000,x15, 242*SIGALIGN, x16,x1, x14)

inst_900:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffc0
offset:1780*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffc0,0x37dfffff,x15, 244*SIGALIGN, x16,x1, x14)

inst_901:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1782*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x37dfffff,0x00000001,0x00000000,x15, 246*SIGALIGN, x16,x1, x14)

inst_902:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffe0
offset:1784*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xffffffe0,0x37dfffff,x15, 248*SIGALIGN, x16,x1, x14)

inst_903:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1786*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x37dfffff,0x00000001,0x00000000,x15, 250*SIGALIGN, x16,x1, x14)

inst_904:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff0
offset:1788*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffff0,0x37dfffff,x15, 252*SIGALIGN, x16,x1, x14)

inst_905:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1790*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37dfffff,0x00000001,0x00000000,x15, 254*SIGALIGN, x16,x1, x14)

inst_906:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff8
offset:1792*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffff8,0x37dfffff,x15, 256*SIGALIGN, x16,x1, x14)

inst_907:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1794*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37dfffff,0x00000001,0x00000000,x15, 258*SIGALIGN, x16,x1, x14)

inst_908:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffc
offset:1796*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xfffffffc,0x37dfffff,x15, 260*SIGALIGN, x16,x1, x14)

inst_909:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1798*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37dfffff,0x00000001,0x00000000,x15, 262*SIGALIGN, x16,x1, x14)

inst_910:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37cb6db6db6db6d8
offset:1800*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xdb6db6d8,0x37cb6db6,x15, 264*SIGALIGN, x16,x1, x14)

inst_911:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1802*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0x37cb6db6,0x00000001,0x00000000,x15, 266*SIGALIGN, x16,x1, x14)

inst_912:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37db6db6db6db6da
offset:1804*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xdb6db6da,0x37db6db6,x15, 268*SIGALIGN, x16,x1, x14)

inst_913:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1806*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0x37db6db6,0x00000001,0x00000000,x15, 270*SIGALIGN, x16,x1, x14)

inst_914:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37b9999999999998
offset:1808*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x99999998,0x37b99999,x15, 272*SIGALIGN, x16,x1, x14)

inst_915:// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1810*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37b99999,0x00000001,0x00000000,x15, 274*SIGALIGN, x16,x1, x14)

inst_916:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d9999999999998
offset:1812*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x99999998,0x37d99999,x15, 276*SIGALIGN, x16,x1, x14)

inst_917:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1814*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37d99999,0x00000001,0x00000000,x15, 278*SIGALIGN, x16,x1, x14)

inst_918:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37cddddddddddddc
offset:1816*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xdddddddc,0x37cddddd,x15, 280*SIGALIGN, x16,x1, x14)

inst_919:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1818*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0x37cddddd,0x00000001,0x00000000,x15, 282*SIGALIGN, x16,x1, x14)

inst_920:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d1111111111110
offset:1820*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x11111110,0x37d11111,x15, 284*SIGALIGN, x16,x1, x14)

inst_921:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1822*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0x37d11111,0x00000001,0x00000000,x15, 286*SIGALIGN, x16,x1, x14)

inst_922:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37c2492492492490
offset:1824*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x92492490,0x37c24924,x15, 288*SIGALIGN, x16,x1, x14)

inst_923:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1826*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0x37c24924,0x00000001,0x00000000,x15, 290*SIGALIGN, x16,x1, x14)

inst_924:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d6db6db6db6db6
offset:1828*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0xb6db6db6,0x37d6db6d,x15, 292*SIGALIGN, x16,x1, x14)

inst_925:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1830*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x37d6db6d,0x00000001,0x00000000,x15, 294*SIGALIGN, x16,x1, x14)

inst_926:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37c9999999999998
offset:1832*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x99999998,0x37c99999,x15, 296*SIGALIGN, x16,x1, x14)

inst_927:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1834*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37c99999,0x00000001,0x00000000,x15, 298*SIGALIGN, x16,x1, x14)

inst_928:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000001; valaddr_reg:x15; op2:x26; op2val:0x37d3333333333332
offset:1836*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x00000000,0x33333332,0x37d33333,x15, 300*SIGALIGN, x16,x1, x14)

inst_929:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x0000000000000001
offset:1838*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0x37d33333,0x00000001,0x00000000,x15, 302*SIGALIGN, x16,x1, x14)

inst_930:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb696d601ad376ab9
offset:1840*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xad376ab9,0xb696d601,x15, 304*SIGALIGN, x16,x1, x14)

inst_931:// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb696d601ad376ab9; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1842*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xad376ab9, 0xb696d601,0x00000001,0x80000000,x15, 306*SIGALIGN, x16,x1, x14)

inst_932:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffe
offset:1844*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffffe,0xb7dfffff,x15, 308*SIGALIGN, x16,x1, x14)

inst_933:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1846*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xb7dfffff,0x00000001,0x80000000,x15, 310*SIGALIGN, x16,x1, x14)

inst_934:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d0000000000000
offset:1848*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7d00000,x15, 312*SIGALIGN, x16,x1, x14)

inst_935:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d0000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1850*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d00000,0x00000001,0x80000000,x15, 314*SIGALIGN, x16,x1, x14)

inst_936:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7cffffffffffffc
offset:1852*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffffc,0xb7cfffff,x15, 316*SIGALIGN, x16,x1, x14)

inst_937:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1854*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7cfffff,0x00000001,0x80000000,x15, 318*SIGALIGN, x16,x1, x14)

inst_938:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d8000000000000
offset:1856*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7d80000,x15, 320*SIGALIGN, x16,x1, x14)

inst_939:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d8000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1858*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d80000,0x00000001,0x80000000,x15, 322*SIGALIGN, x16,x1, x14)

inst_940:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7bffffffffffff8
offset:1860*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffff8,0xb7bfffff,x15, 324*SIGALIGN, x16,x1, x14)

inst_941:// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7bffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1862*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7bfffff,0x00000001,0x80000000,x15, 326*SIGALIGN, x16,x1, x14)

inst_942:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dc000000000000
offset:1864*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dc0000,x15, 328*SIGALIGN, x16,x1, x14)

inst_943:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dc000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1866*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dc0000,0x00000001,0x80000000,x15, 330*SIGALIGN, x16,x1, x14)

inst_944:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7affffffffffff0
offset:1868*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffff0,0xb7afffff,x15, 332*SIGALIGN, x16,x1, x14)

inst_945:// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1870*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7afffff,0x00000001,0x80000000,x15, 334*SIGALIGN, x16,x1, x14)

inst_946:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7de000000000000
offset:1872*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7de0000,x15, 336*SIGALIGN, x16,x1, x14)

inst_947:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7de000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1874*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7de0000,0x00000001,0x80000000,x15, 338*SIGALIGN, x16,x1, x14)

inst_948:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb79fffffffffffe0
offset:1876*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffe0,0xb79fffff,x15, 340*SIGALIGN, x16,x1, x14)

inst_949:// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb79fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1878*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb79fffff,0x00000001,0x80000000,x15, 342*SIGALIGN, x16,x1, x14)

inst_950:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7df000000000000
offset:1880*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7df0000,x15, 344*SIGALIGN, x16,x1, x14)

inst_951:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df000000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1882*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df0000,0x00000001,0x80000000,x15, 346*SIGALIGN, x16,x1, x14)

inst_952:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb78fffffffffffc0
offset:1884*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffc0,0xb78fffff,x15, 348*SIGALIGN, x16,x1, x14)

inst_953:// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb78fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1886*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb78fffff,0x00000001,0x80000000,x15, 350*SIGALIGN, x16,x1, x14)

inst_954:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7df800000000000
offset:1888*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7df8000,x15, 352*SIGALIGN, x16,x1, x14)

inst_955:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df800000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1890*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df8000,0x00000001,0x80000000,x15, 354*SIGALIGN, x16,x1, x14)

inst_956:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb77fffffffffff80
offset:1892*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffff80,0xb77fffff,x15, 356*SIGALIGN, x16,x1, x14)

inst_957:// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb77fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1894*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb77fffff,0x00000001,0x80000000,x15, 358*SIGALIGN, x16,x1, x14)

inst_958:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfc00000000000
offset:1896*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfc000,x15, 360*SIGALIGN, x16,x1, x14)

inst_959:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1898*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfc000,0x00000001,0x80000000,x15, 362*SIGALIGN, x16,x1, x14)

inst_960:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb76fffffffffff00
offset:1900*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffff00,0xb76fffff,x15, 364*SIGALIGN, x16,x1, x14)

inst_961:// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb76fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1902*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb76fffff,0x00000001,0x80000000,x15, 366*SIGALIGN, x16,x1, x14)

inst_962:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfe00000000000
offset:1904*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfe000,x15, 368*SIGALIGN, x16,x1, x14)

inst_963:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1906*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfe000,0x00000001,0x80000000,x15, 370*SIGALIGN, x16,x1, x14)

inst_964:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb75ffffffffffe00
offset:1908*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffe00,0xb75fffff,x15, 372*SIGALIGN, x16,x1, x14)

inst_965:// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb75ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1910*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb75fffff,0x00000001,0x80000000,x15, 374*SIGALIGN, x16,x1, x14)

inst_966:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dff00000000000
offset:1912*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dff000,x15, 376*SIGALIGN, x16,x1, x14)

inst_967:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1914*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff000,0x00000001,0x80000000,x15, 378*SIGALIGN, x16,x1, x14)

inst_968:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb74ffffffffffc00
offset:1916*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffc00,0xb74fffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_969:// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb74ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1918*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb74fffff,0x00000001,0x80000000,x15, 382*SIGALIGN, x16,x1, x14)

inst_970:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dff80000000000
offset:1920*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dff800,x15, 384*SIGALIGN, x16,x1, x14)

inst_971:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1922*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff800,0x00000001,0x80000000,x15, 386*SIGALIGN, x16,x1, x14)

inst_972:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb73ffffffffff800
offset:1924*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffff800,0xb73fffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_973:// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb73ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1926*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb73fffff,0x00000001,0x80000000,x15, 390*SIGALIGN, x16,x1, x14)

inst_974:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffc0000000000
offset:1928*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffc00,x15, 392*SIGALIGN, x16,x1, x14)

inst_975:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1930*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffc00,0x00000001,0x80000000,x15, 394*SIGALIGN, x16,x1, x14)

inst_976:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb72ffffffffff000
offset:1932*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffff000,0xb72fffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_977:// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb72ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1934*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb72fffff,0x00000001,0x80000000,x15, 398*SIGALIGN, x16,x1, x14)

inst_978:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffe0000000000
offset:1936*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffe00,x15, 400*SIGALIGN, x16,x1, x14)

inst_979:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1938*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffe00,0x00000001,0x80000000,x15, 402*SIGALIGN, x16,x1, x14)

inst_980:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb71fffffffffe000
offset:1940*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffe000,0xb71fffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_981:// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb71fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1942*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb71fffff,0x00000001,0x80000000,x15, 406*SIGALIGN, x16,x1, x14)

inst_982:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfff0000000000
offset:1944*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfff00,x15, 408*SIGALIGN, x16,x1, x14)

inst_983:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1946*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff00,0x00000001,0x80000000,x15, 410*SIGALIGN, x16,x1, x14)

inst_984:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb70fffffffffc000
offset:1948*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffc000,0xb70fffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_985:// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb70fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1950*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb70fffff,0x00000001,0x80000000,x15, 414*SIGALIGN, x16,x1, x14)

inst_986:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfff8000000000
offset:1952*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfff80,x15, 416*SIGALIGN, x16,x1, x14)

inst_987:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1954*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff80,0x00000001,0x80000000,x15, 418*SIGALIGN, x16,x1, x14)

inst_988:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6ffffffffff8000
offset:1956*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffff8000,0xb6ffffff,x15, 420*SIGALIGN, x16,x1, x14)

inst_989:// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1958*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb6ffffff,0x00000001,0x80000000,x15, 422*SIGALIGN, x16,x1, x14)

inst_990:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffc000000000
offset:1960*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfffc0,x15, 424*SIGALIGN, x16,x1, x14)

inst_991:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1962*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffc0,0x00000001,0x80000000,x15, 426*SIGALIGN, x16,x1, x14)

inst_992:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6efffffffff0000
offset:1964*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffff0000,0xb6efffff,x15, 428*SIGALIGN, x16,x1, x14)

inst_993:// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1966*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb6efffff,0x00000001,0x80000000,x15, 430*SIGALIGN, x16,x1, x14)

inst_994:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffe000000000
offset:1968*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfffe0,x15, 432*SIGALIGN, x16,x1, x14)

inst_995:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1970*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffe0,0x00000001,0x80000000,x15, 434*SIGALIGN, x16,x1, x14)

inst_996:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6dffffffffe0000
offset:1972*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffe0000,0xb6dfffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_997:// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1974*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb6dfffff,0x00000001,0x80000000,x15, 438*SIGALIGN, x16,x1, x14)

inst_998:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffff000000000
offset:1976*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffff0,x15, 440*SIGALIGN, x16,x1, x14)

inst_999:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1978*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff0,0x00000001,0x80000000,x15, 442*SIGALIGN, x16,x1, x14)

inst_1000:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6cffffffffc0000
offset:1980*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffc0000,0xb6cfffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_1001:// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1982*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb6cfffff,0x00000001,0x80000000,x15, 446*SIGALIGN, x16,x1, x14)

inst_1002:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffff800000000
offset:1984*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffff8,x15, 448*SIGALIGN, x16,x1, x14)

inst_1003:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1986*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff8,0x00000001,0x80000000,x15, 450*SIGALIGN, x16,x1, x14)

inst_1004:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6bffffffff80000
offset:1988*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfff80000,0xb6bfffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_1005:// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1990*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb6bfffff,0x00000001,0x80000000,x15, 454*SIGALIGN, x16,x1, x14)

inst_1006:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffc00000000
offset:1992*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffffc,x15, 456*SIGALIGN, x16,x1, x14)

inst_1007:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1994*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffc,0x00000001,0x80000000,x15, 458*SIGALIGN, x16,x1, x14)

inst_1008:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb6affffffff00000
offset:1996*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfff00000,0xb6afffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_1009:// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:1998*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb6afffff,0x00000001,0x80000000,x15, 462*SIGALIGN, x16,x1, x14)

inst_1010:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffe00000000
offset:2000*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dffffe,x15, 464*SIGALIGN, x16,x1, x14)

inst_1011:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2002*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffe,0x00000001,0x80000000,x15, 466*SIGALIGN, x16,x1, x14)

inst_1012:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb69fffffffe00000
offset:2004*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffe00000,0xb69fffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_1013:// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb69fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2006*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb69fffff,0x00000001,0x80000000,x15, 470*SIGALIGN, x16,x1, x14)

inst_1014:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff00000000
offset:2008*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x00000000,0xb7dfffff,x15, 472*SIGALIGN, x16,x1, x14)

inst_1015:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2010*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffff,0x00000001,0x80000000,x15, 474*SIGALIGN, x16,x1, x14)

inst_1016:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff80000000
offset:2012*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x80000000,0xb7dfffff,x15, 476*SIGALIGN, x16,x1, x14)

inst_1017:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2014*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xb7dfffff,0x00000001,0x80000000,x15, 478*SIGALIGN, x16,x1, x14)

inst_1018:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffc0000000
offset:2016*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xc0000000,0xb7dfffff,x15, 480*SIGALIGN, x16,x1, x14)

inst_1019:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2018*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xb7dfffff,0x00000001,0x80000000,x15, 482*SIGALIGN, x16,x1, x14)

inst_1020:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffe0000000
offset:2020*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xe0000000,0xb7dfffff,x15, 484*SIGALIGN, x16,x1, x14)

inst_1021:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2022*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xb7dfffff,0x00000001,0x80000000,x15, 486*SIGALIGN, x16,x1, x14)

inst_1022:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff0000000
offset:2024*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xf0000000,0xb7dfffff,x15, 488*SIGALIGN, x16,x1, x14)

inst_1023:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2026*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xb7dfffff,0x00000001,0x80000000,x15, 490*SIGALIGN, x16,x1, x14)

inst_1024:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff8000000
offset:2028*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xf8000000,0xb7dfffff,x15, 492*SIGALIGN, x16,x1, x14)

inst_1025:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2030*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xb7dfffff,0x00000001,0x80000000,x15, 494*SIGALIGN, x16,x1, x14)

inst_1026:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffc000000
offset:2032*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfc000000,0xb7dfffff,x15, 496*SIGALIGN, x16,x1, x14)

inst_1027:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2034*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xb7dfffff,0x00000001,0x80000000,x15, 498*SIGALIGN, x16,x1, x14)

inst_1028:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffe000000
offset:2036*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfe000000,0xb7dfffff,x15, 500*SIGALIGN, x16,x1, x14)

inst_1029:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2038*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xb7dfffff,0x00000001,0x80000000,x15, 502*SIGALIGN, x16,x1, x14)

inst_1030:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff000000
offset:2040*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xff000000,0xb7dfffff,x15, 504*SIGALIGN, x16,x1, x14)

inst_1031:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2042*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xb7dfffff,0x00000001,0x80000000,x15, 506*SIGALIGN, x16,x1, x14)

inst_1032:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff800000
offset:2044*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xff800000,0xb7dfffff,x15, 508*SIGALIGN, x16,x1, x14)

inst_1033:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2046*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xb7dfffff,0x00000001,0x80000000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_1034:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffc00000
offset:2048*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffc00000,0xb7dfffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_1035:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2050*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xb7dfffff,0x00000001,0x80000000,x15, 2*SIGALIGN, x16,x1, x14)

inst_1036:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffe00000
offset:2052*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffe00000,0xb7dfffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_1037:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2054*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb7dfffff,0x00000001,0x80000000,x15, 6*SIGALIGN, x16,x1, x14)

inst_1038:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff00000
offset:2056*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfff00000,0xb7dfffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_1039:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2058*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb7dfffff,0x00000001,0x80000000,x15, 10*SIGALIGN, x16,x1, x14)

inst_1040:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff80000
offset:2060*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfff80000,0xb7dfffff,x15, 12*SIGALIGN, x16,x1, x14)

inst_1041:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2062*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb7dfffff,0x00000001,0x80000000,x15, 14*SIGALIGN, x16,x1, x14)

inst_1042:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffc0000
offset:2064*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffc0000,0xb7dfffff,x15, 16*SIGALIGN, x16,x1, x14)

inst_1043:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2066*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb7dfffff,0x00000001,0x80000000,x15, 18*SIGALIGN, x16,x1, x14)

inst_1044:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffe0000
offset:2068*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffe0000,0xb7dfffff,x15, 20*SIGALIGN, x16,x1, x14)

inst_1045:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2070*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb7dfffff,0x00000001,0x80000000,x15, 22*SIGALIGN, x16,x1, x14)

inst_1046:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff0000
offset:2072*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffff0000,0xb7dfffff,x15, 24*SIGALIGN, x16,x1, x14)

inst_1047:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2074*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb7dfffff,0x00000001,0x80000000,x15, 26*SIGALIGN, x16,x1, x14)

inst_1048:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff8000
offset:2076*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffff8000,0xb7dfffff,x15, 28*SIGALIGN, x16,x1, x14)

inst_1049:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2078*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb7dfffff,0x00000001,0x80000000,x15, 30*SIGALIGN, x16,x1, x14)

inst_1050:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffc000
offset:2080*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffc000,0xb7dfffff,x15, 32*SIGALIGN, x16,x1, x14)

inst_1051:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2082*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb7dfffff,0x00000001,0x80000000,x15, 34*SIGALIGN, x16,x1, x14)

inst_1052:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffe000
offset:2084*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffe000,0xb7dfffff,x15, 36*SIGALIGN, x16,x1, x14)

inst_1053:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2086*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb7dfffff,0x00000001,0x80000000,x15, 38*SIGALIGN, x16,x1, x14)

inst_1054:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff000
offset:2088*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffff000,0xb7dfffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_1055:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2090*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb7dfffff,0x00000001,0x80000000,x15, 42*SIGALIGN, x16,x1, x14)

inst_1056:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff800
offset:2092*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffff800,0xb7dfffff,x15, 44*SIGALIGN, x16,x1, x14)

inst_1057:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2094*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb7dfffff,0x00000001,0x80000000,x15, 46*SIGALIGN, x16,x1, x14)

inst_1058:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffc00
offset:2096*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffc00,0xb7dfffff,x15, 48*SIGALIGN, x16,x1, x14)

inst_1059:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2098*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb7dfffff,0x00000001,0x80000000,x15, 50*SIGALIGN, x16,x1, x14)

inst_1060:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffe00
offset:2100*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffe00,0xb7dfffff,x15, 52*SIGALIGN, x16,x1, x14)

inst_1061:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2102*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb7dfffff,0x00000001,0x80000000,x15, 54*SIGALIGN, x16,x1, x14)

inst_1062:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff00
offset:2104*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffff00,0xb7dfffff,x15, 56*SIGALIGN, x16,x1, x14)

inst_1063:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2106*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb7dfffff,0x00000001,0x80000000,x15, 58*SIGALIGN, x16,x1, x14)

inst_1064:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff80
offset:2108*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffff80,0xb7dfffff,x15, 60*SIGALIGN, x16,x1, x14)

inst_1065:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2110*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb7dfffff,0x00000001,0x80000000,x15, 62*SIGALIGN, x16,x1, x14)

inst_1066:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffc0
offset:2112*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffc0,0xb7dfffff,x15, 64*SIGALIGN, x16,x1, x14)

inst_1067:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2114*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb7dfffff,0x00000001,0x80000000,x15, 66*SIGALIGN, x16,x1, x14)

inst_1068:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffe0
offset:2116*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xffffffe0,0xb7dfffff,x15, 68*SIGALIGN, x16,x1, x14)

inst_1069:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2118*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb7dfffff,0x00000001,0x80000000,x15, 70*SIGALIGN, x16,x1, x14)

inst_1070:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff0
offset:2120*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffff0,0xb7dfffff,x15, 72*SIGALIGN, x16,x1, x14)

inst_1071:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2122*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7dfffff,0x00000001,0x80000000,x15, 74*SIGALIGN, x16,x1, x14)

inst_1072:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff8
offset:2124*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffff8,0xb7dfffff,x15, 76*SIGALIGN, x16,x1, x14)

inst_1073:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2126*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7dfffff,0x00000001,0x80000000,x15, 78*SIGALIGN, x16,x1, x14)

inst_1074:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffc
offset:2128*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xfffffffc,0xb7dfffff,x15, 80*SIGALIGN, x16,x1, x14)

inst_1075:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2130*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7dfffff,0x00000001,0x80000000,x15, 82*SIGALIGN, x16,x1, x14)

inst_1076:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7cb6db6db6db6d8
offset:2132*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xdb6db6d8,0xb7cb6db6,x15, 84*SIGALIGN, x16,x1, x14)

inst_1077:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2134*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0xb7cb6db6,0x00000001,0x80000000,x15, 86*SIGALIGN, x16,x1, x14)

inst_1078:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7db6db6db6db6da
offset:2136*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xdb6db6da,0xb7db6db6,x15, 88*SIGALIGN, x16,x1, x14)

inst_1079:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2138*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0xb7db6db6,0x00000001,0x80000000,x15, 90*SIGALIGN, x16,x1, x14)

inst_1080:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7b9999999999998
offset:2140*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x99999998,0xb7b99999,x15, 92*SIGALIGN, x16,x1, x14)

inst_1081:// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2142*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7b99999,0x00000001,0x80000000,x15, 94*SIGALIGN, x16,x1, x14)

inst_1082:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d9999999999998
offset:2144*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x99999998,0xb7d99999,x15, 96*SIGALIGN, x16,x1, x14)

inst_1083:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2146*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7d99999,0x00000001,0x80000000,x15, 98*SIGALIGN, x16,x1, x14)

inst_1084:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7cddddddddddddc
offset:2148*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xdddddddc,0xb7cddddd,x15, 100*SIGALIGN, x16,x1, x14)

inst_1085:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2150*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0xb7cddddd,0x00000001,0x80000000,x15, 102*SIGALIGN, x16,x1, x14)

inst_1086:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d1111111111110
offset:2152*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x11111110,0xb7d11111,x15, 104*SIGALIGN, x16,x1, x14)

inst_1087:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2154*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0xb7d11111,0x00000001,0x80000000,x15, 106*SIGALIGN, x16,x1, x14)

inst_1088:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7c2492492492490
offset:2156*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x92492490,0xb7c24924,x15, 108*SIGALIGN, x16,x1, x14)

inst_1089:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2158*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0xb7c24924,0x00000001,0x80000000,x15, 110*SIGALIGN, x16,x1, x14)

inst_1090:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d6db6db6db6db6
offset:2160*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0xb6db6db6,0xb7d6db6d,x15, 112*SIGALIGN, x16,x1, x14)

inst_1091:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2162*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xb7d6db6d,0x00000001,0x80000000,x15, 114*SIGALIGN, x16,x1, x14)

inst_1092:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7c9999999999998
offset:2164*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x99999998,0xb7c99999,x15, 116*SIGALIGN, x16,x1, x14)

inst_1093:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2166*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7c99999,0x00000001,0x80000000,x15, 118*SIGALIGN, x16,x1, x14)

inst_1094:// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8000000000000001; valaddr_reg:x15; op2:x26; op2val:0xb7d3333333333332
offset:2168*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x80000000,0x33333332,0xb7d33333,x15, 120*SIGALIGN, x16,x1, x14)

inst_1095:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x8000000000000001
offset:2170*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0xb7d33333,0x00000001,0x80000000,x15, 122*SIGALIGN, x16,x1, x14)

inst_1096:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffe
offset:2172*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffffe,0x37dfffff,x15, 124*SIGALIGN, x16,x1, x14)

inst_1097:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2174*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x37dfffff,0xffffffff,0x000fffff,x15, 126*SIGALIGN, x16,x1, x14)

inst_1098:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x3696d601ad376ab9
offset:2176*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xad376ab9,0x3696d601,x15, 128*SIGALIGN, x16,x1, x14)

inst_1099:// fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x3696d601ad376ab9; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2178*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xad376ab9, 0x3696d601,0xffffffff,0x000fffff,x15, 130*SIGALIGN, x16,x1, x14)

inst_1100:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37cffffffffffffc
offset:2180*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffffc,0x37cfffff,x15, 132*SIGALIGN, x16,x1, x14)

inst_1101:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2182*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37cfffff,0xffffffff,0x000fffff,x15, 134*SIGALIGN, x16,x1, x14)

inst_1102:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d0000000000000
offset:2184*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37d00000,x15, 136*SIGALIGN, x16,x1, x14)

inst_1103:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d0000000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2186*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37d00000,0xffffffff,0x000fffff,x15, 138*SIGALIGN, x16,x1, x14)

inst_1104:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37bffffffffffff8
offset:2188*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffff8,0x37bfffff,x15, 140*SIGALIGN, x16,x1, x14)

inst_1105:// fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37bffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2190*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37bfffff,0xffffffff,0x000fffff,x15, 142*SIGALIGN, x16,x1, x14)

inst_1106:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d8000000000000
offset:2192*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37d80000,x15, 144*SIGALIGN, x16,x1, x14)

inst_1107:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d8000000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2194*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37d80000,0xffffffff,0x000fffff,x15, 146*SIGALIGN, x16,x1, x14)

inst_1108:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37affffffffffff0
offset:2196*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffff0,0x37afffff,x15, 148*SIGALIGN, x16,x1, x14)

inst_1109:// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2198*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37afffff,0xffffffff,0x000fffff,x15, 150*SIGALIGN, x16,x1, x14)

inst_1110:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dc000000000000
offset:2200*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dc0000,x15, 152*SIGALIGN, x16,x1, x14)

inst_1111:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dc000000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2202*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dc0000,0xffffffff,0x000fffff,x15, 154*SIGALIGN, x16,x1, x14)

inst_1112:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x379fffffffffffe0
offset:2204*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffe0,0x379fffff,x15, 156*SIGALIGN, x16,x1, x14)

inst_1113:// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x379fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2206*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x379fffff,0xffffffff,0x000fffff,x15, 158*SIGALIGN, x16,x1, x14)

inst_1114:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37de000000000000
offset:2208*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37de0000,x15, 160*SIGALIGN, x16,x1, x14)

inst_1115:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37de000000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2210*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37de0000,0xffffffff,0x000fffff,x15, 162*SIGALIGN, x16,x1, x14)

inst_1116:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x378fffffffffffc0
offset:2212*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffc0,0x378fffff,x15, 164*SIGALIGN, x16,x1, x14)

inst_1117:// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x378fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2214*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x378fffff,0xffffffff,0x000fffff,x15, 166*SIGALIGN, x16,x1, x14)

inst_1118:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37df000000000000
offset:2216*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37df0000,x15, 168*SIGALIGN, x16,x1, x14)

inst_1119:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df000000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2218*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df0000,0xffffffff,0x000fffff,x15, 170*SIGALIGN, x16,x1, x14)

inst_1120:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x377fffffffffff80
offset:2220*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffff80,0x377fffff,x15, 172*SIGALIGN, x16,x1, x14)

inst_1121:// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x377fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2222*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x377fffff,0xffffffff,0x000fffff,x15, 174*SIGALIGN, x16,x1, x14)

inst_1122:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37df800000000000
offset:2224*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37df8000,x15, 176*SIGALIGN, x16,x1, x14)

inst_1123:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37df800000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2226*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37df8000,0xffffffff,0x000fffff,x15, 178*SIGALIGN, x16,x1, x14)

inst_1124:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x376fffffffffff00
offset:2228*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffff00,0x376fffff,x15, 180*SIGALIGN, x16,x1, x14)

inst_1125:// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x376fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2230*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x376fffff,0xffffffff,0x000fffff,x15, 182*SIGALIGN, x16,x1, x14)

inst_1126:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfc00000000000
offset:2232*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfc000,x15, 184*SIGALIGN, x16,x1, x14)

inst_1127:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2234*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfc000,0xffffffff,0x000fffff,x15, 186*SIGALIGN, x16,x1, x14)

inst_1128:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x375ffffffffffe00
offset:2236*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffe00,0x375fffff,x15, 188*SIGALIGN, x16,x1, x14)

inst_1129:// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x375ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2238*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x375fffff,0xffffffff,0x000fffff,x15, 190*SIGALIGN, x16,x1, x14)

inst_1130:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfe00000000000
offset:2240*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfe000,x15, 192*SIGALIGN, x16,x1, x14)

inst_1131:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2242*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfe000,0xffffffff,0x000fffff,x15, 194*SIGALIGN, x16,x1, x14)

inst_1132:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x374ffffffffffc00
offset:2244*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffc00,0x374fffff,x15, 196*SIGALIGN, x16,x1, x14)

inst_1133:// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x374ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2246*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x374fffff,0xffffffff,0x000fffff,x15, 198*SIGALIGN, x16,x1, x14)

inst_1134:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dff00000000000
offset:2248*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dff000,x15, 200*SIGALIGN, x16,x1, x14)

inst_1135:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2250*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff000,0xffffffff,0x000fffff,x15, 202*SIGALIGN, x16,x1, x14)

inst_1136:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x373ffffffffff800
offset:2252*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffff800,0x373fffff,x15, 204*SIGALIGN, x16,x1, x14)

inst_1137:// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x373ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2254*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x373fffff,0xffffffff,0x000fffff,x15, 206*SIGALIGN, x16,x1, x14)

inst_1138:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dff80000000000
offset:2256*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dff800,x15, 208*SIGALIGN, x16,x1, x14)

inst_1139:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2258*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dff800,0xffffffff,0x000fffff,x15, 210*SIGALIGN, x16,x1, x14)

inst_1140:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x372ffffffffff000
offset:2260*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffff000,0x372fffff,x15, 212*SIGALIGN, x16,x1, x14)

inst_1141:// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x372ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2262*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x372fffff,0xffffffff,0x000fffff,x15, 214*SIGALIGN, x16,x1, x14)

inst_1142:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffc0000000000
offset:2264*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffc00,x15, 216*SIGALIGN, x16,x1, x14)

inst_1143:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2266*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffc00,0xffffffff,0x000fffff,x15, 218*SIGALIGN, x16,x1, x14)

inst_1144:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x371fffffffffe000
offset:2268*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffe000,0x371fffff,x15, 220*SIGALIGN, x16,x1, x14)

inst_1145:// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x371fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2270*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x371fffff,0xffffffff,0x000fffff,x15, 222*SIGALIGN, x16,x1, x14)

inst_1146:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffe0000000000
offset:2272*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffe00,x15, 224*SIGALIGN, x16,x1, x14)

inst_1147:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2274*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffe00,0xffffffff,0x000fffff,x15, 226*SIGALIGN, x16,x1, x14)

inst_1148:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x370fffffffffc000
offset:2276*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffc000,0x370fffff,x15, 228*SIGALIGN, x16,x1, x14)

inst_1149:// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x370fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2278*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x370fffff,0xffffffff,0x000fffff,x15, 230*SIGALIGN, x16,x1, x14)

inst_1150:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfff0000000000
offset:2280*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfff00,x15, 232*SIGALIGN, x16,x1, x14)

inst_1151:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2282*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff00,0xffffffff,0x000fffff,x15, 234*SIGALIGN, x16,x1, x14)

inst_1152:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36ffffffffff8000
offset:2284*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffff8000,0x36ffffff,x15, 236*SIGALIGN, x16,x1, x14)

inst_1153:// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2286*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x36ffffff,0xffffffff,0x000fffff,x15, 238*SIGALIGN, x16,x1, x14)

inst_1154:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfff8000000000
offset:2288*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfff80,x15, 240*SIGALIGN, x16,x1, x14)

inst_1155:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2290*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfff80,0xffffffff,0x000fffff,x15, 242*SIGALIGN, x16,x1, x14)

inst_1156:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36efffffffff0000
offset:2292*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffff0000,0x36efffff,x15, 244*SIGALIGN, x16,x1, x14)

inst_1157:// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2294*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x36efffff,0xffffffff,0x000fffff,x15, 246*SIGALIGN, x16,x1, x14)

inst_1158:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffc000000000
offset:2296*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfffc0,x15, 248*SIGALIGN, x16,x1, x14)

inst_1159:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2298*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffc0,0xffffffff,0x000fffff,x15, 250*SIGALIGN, x16,x1, x14)

inst_1160:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36dffffffffe0000
offset:2300*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffe0000,0x36dfffff,x15, 252*SIGALIGN, x16,x1, x14)

inst_1161:// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2302*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x36dfffff,0xffffffff,0x000fffff,x15, 254*SIGALIGN, x16,x1, x14)

inst_1162:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffe000000000
offset:2304*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfffe0,x15, 256*SIGALIGN, x16,x1, x14)

inst_1163:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2306*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffe0,0xffffffff,0x000fffff,x15, 258*SIGALIGN, x16,x1, x14)

inst_1164:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36cffffffffc0000
offset:2308*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffc0000,0x36cfffff,x15, 260*SIGALIGN, x16,x1, x14)

inst_1165:// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2310*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x36cfffff,0xffffffff,0x000fffff,x15, 262*SIGALIGN, x16,x1, x14)

inst_1166:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffff000000000
offset:2312*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffff0,x15, 264*SIGALIGN, x16,x1, x14)

inst_1167:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2314*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff0,0xffffffff,0x000fffff,x15, 266*SIGALIGN, x16,x1, x14)

inst_1168:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36bffffffff80000
offset:2316*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfff80000,0x36bfffff,x15, 268*SIGALIGN, x16,x1, x14)

inst_1169:// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2318*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x36bfffff,0xffffffff,0x000fffff,x15, 270*SIGALIGN, x16,x1, x14)

inst_1170:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffff800000000
offset:2320*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffff8,x15, 272*SIGALIGN, x16,x1, x14)

inst_1171:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2322*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffff8,0xffffffff,0x000fffff,x15, 274*SIGALIGN, x16,x1, x14)

inst_1172:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x36affffffff00000
offset:2324*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfff00000,0x36afffff,x15, 276*SIGALIGN, x16,x1, x14)

inst_1173:// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x36affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2326*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x36afffff,0xffffffff,0x000fffff,x15, 278*SIGALIGN, x16,x1, x14)

inst_1174:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffc00000000
offset:2328*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffffc,x15, 280*SIGALIGN, x16,x1, x14)

inst_1175:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2330*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffc,0xffffffff,0x000fffff,x15, 282*SIGALIGN, x16,x1, x14)

inst_1176:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x369fffffffe00000
offset:2332*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffe00000,0x369fffff,x15, 284*SIGALIGN, x16,x1, x14)

inst_1177:// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x369fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2334*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x369fffff,0xffffffff,0x000fffff,x15, 286*SIGALIGN, x16,x1, x14)

inst_1178:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffe00000000
offset:2336*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dffffe,x15, 288*SIGALIGN, x16,x1, x14)

inst_1179:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2338*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dffffe,0xffffffff,0x000fffff,x15, 290*SIGALIGN, x16,x1, x14)

inst_1180:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffff00000000
offset:2340*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x00000000,0x37dfffff,x15, 292*SIGALIGN, x16,x1, x14)

inst_1181:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2342*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 294*SIGALIGN, x16,x1, x14)

inst_1182:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffff80000000
offset:2344*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x80000000,0x37dfffff,x15, 296*SIGALIGN, x16,x1, x14)

inst_1183:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2346*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 298*SIGALIGN, x16,x1, x14)

inst_1184:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffc0000000
offset:2348*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xc0000000,0x37dfffff,x15, 300*SIGALIGN, x16,x1, x14)

inst_1185:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2350*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 302*SIGALIGN, x16,x1, x14)

inst_1186:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffe0000000
offset:2352*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xe0000000,0x37dfffff,x15, 304*SIGALIGN, x16,x1, x14)

inst_1187:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2354*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 306*SIGALIGN, x16,x1, x14)

inst_1188:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffff0000000
offset:2356*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xf0000000,0x37dfffff,x15, 308*SIGALIGN, x16,x1, x14)

inst_1189:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2358*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 310*SIGALIGN, x16,x1, x14)

inst_1190:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffff8000000
offset:2360*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xf8000000,0x37dfffff,x15, 312*SIGALIGN, x16,x1, x14)

inst_1191:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2362*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 314*SIGALIGN, x16,x1, x14)

inst_1192:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffc000000
offset:2364*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfc000000,0x37dfffff,x15, 316*SIGALIGN, x16,x1, x14)

inst_1193:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2366*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 318*SIGALIGN, x16,x1, x14)

inst_1194:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffe000000
offset:2368*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfe000000,0x37dfffff,x15, 320*SIGALIGN, x16,x1, x14)

inst_1195:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2370*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 322*SIGALIGN, x16,x1, x14)

inst_1196:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff000000
offset:2372*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xff000000,0x37dfffff,x15, 324*SIGALIGN, x16,x1, x14)

inst_1197:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2374*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x37dfffff,0xffffffff,0x000fffff,x15, 326*SIGALIGN, x16,x1, x14)

inst_1198:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffff800000
offset:2376*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xff800000,0x37dfffff,x15, 328*SIGALIGN, x16,x1, x14)

inst_1199:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2378*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x37dfffff,0xffffffff,0x000fffff,x15, 330*SIGALIGN, x16,x1, x14)

inst_1200:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffc00000
offset:2380*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffc00000,0x37dfffff,x15, 332*SIGALIGN, x16,x1, x14)

inst_1201:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2382*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x37dfffff,0xffffffff,0x000fffff,x15, 334*SIGALIGN, x16,x1, x14)

inst_1202:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffe00000
offset:2384*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffe00000,0x37dfffff,x15, 336*SIGALIGN, x16,x1, x14)

inst_1203:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2386*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x37dfffff,0xffffffff,0x000fffff,x15, 338*SIGALIGN, x16,x1, x14)

inst_1204:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff00000
offset:2388*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfff00000,0x37dfffff,x15, 340*SIGALIGN, x16,x1, x14)

inst_1205:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2390*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x37dfffff,0xffffffff,0x000fffff,x15, 342*SIGALIGN, x16,x1, x14)

inst_1206:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffff80000
offset:2392*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfff80000,0x37dfffff,x15, 344*SIGALIGN, x16,x1, x14)

inst_1207:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2394*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x37dfffff,0xffffffff,0x000fffff,x15, 346*SIGALIGN, x16,x1, x14)

inst_1208:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffc0000
offset:2396*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffc0000,0x37dfffff,x15, 348*SIGALIGN, x16,x1, x14)

inst_1209:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2398*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x37dfffff,0xffffffff,0x000fffff,x15, 350*SIGALIGN, x16,x1, x14)

inst_1210:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffe0000
offset:2400*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffe0000,0x37dfffff,x15, 352*SIGALIGN, x16,x1, x14)

inst_1211:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2402*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x37dfffff,0xffffffff,0x000fffff,x15, 354*SIGALIGN, x16,x1, x14)

inst_1212:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff0000
offset:2404*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffff0000,0x37dfffff,x15, 356*SIGALIGN, x16,x1, x14)

inst_1213:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2406*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x37dfffff,0xffffffff,0x000fffff,x15, 358*SIGALIGN, x16,x1, x14)

inst_1214:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffff8000
offset:2408*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffff8000,0x37dfffff,x15, 360*SIGALIGN, x16,x1, x14)

inst_1215:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2410*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x37dfffff,0xffffffff,0x000fffff,x15, 362*SIGALIGN, x16,x1, x14)

inst_1216:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffc000
offset:2412*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffc000,0x37dfffff,x15, 364*SIGALIGN, x16,x1, x14)

inst_1217:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2414*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x37dfffff,0xffffffff,0x000fffff,x15, 366*SIGALIGN, x16,x1, x14)

inst_1218:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffe000
offset:2416*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffe000,0x37dfffff,x15, 368*SIGALIGN, x16,x1, x14)

inst_1219:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2418*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x37dfffff,0xffffffff,0x000fffff,x15, 370*SIGALIGN, x16,x1, x14)

inst_1220:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff000
offset:2420*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffff000,0x37dfffff,x15, 372*SIGALIGN, x16,x1, x14)

inst_1221:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2422*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x37dfffff,0xffffffff,0x000fffff,x15, 374*SIGALIGN, x16,x1, x14)

inst_1222:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffff800
offset:2424*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffff800,0x37dfffff,x15, 376*SIGALIGN, x16,x1, x14)

inst_1223:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2426*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x37dfffff,0xffffffff,0x000fffff,x15, 378*SIGALIGN, x16,x1, x14)

inst_1224:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffc00
offset:2428*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffc00,0x37dfffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_1225:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2430*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x37dfffff,0xffffffff,0x000fffff,x15, 382*SIGALIGN, x16,x1, x14)

inst_1226:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffe00
offset:2432*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffe00,0x37dfffff,x15, 384*SIGALIGN, x16,x1, x14)

inst_1227:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2434*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x37dfffff,0xffffffff,0x000fffff,x15, 386*SIGALIGN, x16,x1, x14)

inst_1228:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff00
offset:2436*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffff00,0x37dfffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_1229:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2438*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x37dfffff,0xffffffff,0x000fffff,x15, 390*SIGALIGN, x16,x1, x14)

inst_1230:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffff80
offset:2440*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffff80,0x37dfffff,x15, 392*SIGALIGN, x16,x1, x14)

inst_1231:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2442*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x37dfffff,0xffffffff,0x000fffff,x15, 394*SIGALIGN, x16,x1, x14)

inst_1232:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffc0
offset:2444*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffc0,0x37dfffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_1233:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2446*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x37dfffff,0xffffffff,0x000fffff,x15, 398*SIGALIGN, x16,x1, x14)

inst_1234:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dfffffffffffe0
offset:2448*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xffffffe0,0x37dfffff,x15, 400*SIGALIGN, x16,x1, x14)

inst_1235:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2450*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x37dfffff,0xffffffff,0x000fffff,x15, 402*SIGALIGN, x16,x1, x14)

inst_1236:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff0
offset:2452*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffff0,0x37dfffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_1237:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2454*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37dfffff,0xffffffff,0x000fffff,x15, 406*SIGALIGN, x16,x1, x14)

inst_1238:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffff8
offset:2456*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffff8,0x37dfffff,x15, 408*SIGALIGN, x16,x1, x14)

inst_1239:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2458*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37dfffff,0xffffffff,0x000fffff,x15, 410*SIGALIGN, x16,x1, x14)

inst_1240:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffc
offset:2460*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xfffffffc,0x37dfffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_1241:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2462*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37dfffff,0xffffffff,0x000fffff,x15, 414*SIGALIGN, x16,x1, x14)

inst_1242:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37cb6db6db6db6d8
offset:2464*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xdb6db6d8,0x37cb6db6,x15, 416*SIGALIGN, x16,x1, x14)

inst_1243:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2466*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0x37cb6db6,0xffffffff,0x000fffff,x15, 418*SIGALIGN, x16,x1, x14)

inst_1244:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37db6db6db6db6da
offset:2468*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xdb6db6da,0x37db6db6,x15, 420*SIGALIGN, x16,x1, x14)

inst_1245:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2470*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0x37db6db6,0xffffffff,0x000fffff,x15, 422*SIGALIGN, x16,x1, x14)

inst_1246:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37b9999999999998
offset:2472*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x99999998,0x37b99999,x15, 424*SIGALIGN, x16,x1, x14)

inst_1247:// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2474*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37b99999,0xffffffff,0x000fffff,x15, 426*SIGALIGN, x16,x1, x14)

inst_1248:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d9999999999998
offset:2476*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x99999998,0x37d99999,x15, 428*SIGALIGN, x16,x1, x14)

inst_1249:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2478*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37d99999,0xffffffff,0x000fffff,x15, 430*SIGALIGN, x16,x1, x14)

inst_1250:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37cddddddddddddc
offset:2480*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xdddddddc,0x37cddddd,x15, 432*SIGALIGN, x16,x1, x14)

inst_1251:// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2482*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0x37cddddd,0xffffffff,0x000fffff,x15, 434*SIGALIGN, x16,x1, x14)

inst_1252:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d1111111111110
offset:2484*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x11111110,0x37d11111,x15, 436*SIGALIGN, x16,x1, x14)

inst_1253:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2486*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0x37d11111,0xffffffff,0x000fffff,x15, 438*SIGALIGN, x16,x1, x14)

inst_1254:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37c2492492492490
offset:2488*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x92492490,0x37c24924,x15, 440*SIGALIGN, x16,x1, x14)

inst_1255:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2490*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0x37c24924,0xffffffff,0x000fffff,x15, 442*SIGALIGN, x16,x1, x14)

inst_1256:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d6db6db6db6db6
offset:2492*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0xb6db6db6,0x37d6db6d,x15, 444*SIGALIGN, x16,x1, x14)

inst_1257:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2494*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x37d6db6d,0xffffffff,0x000fffff,x15, 446*SIGALIGN, x16,x1, x14)

inst_1258:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37c9999999999998
offset:2496*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x99999998,0x37c99999,x15, 448*SIGALIGN, x16,x1, x14)

inst_1259:// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2498*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0x37c99999,0xffffffff,0x000fffff,x15, 450*SIGALIGN, x16,x1, x14)

inst_1260:// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x000fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x37d3333333333332
offset:2500*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x000fffff,0x33333332,0x37d33333,x15, 452*SIGALIGN, x16,x1, x14)

inst_1261:// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x000fffffffffffff
offset:2502*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0x37d33333,0xffffffff,0x000fffff,x15, 454*SIGALIGN, x16,x1, x14)

inst_1262:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffe
offset:2504*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffffe,0xb7dfffff,x15, 456*SIGALIGN, x16,x1, x14)

inst_1263:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2506*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xb7dfffff,0xffffffff,0x800fffff,x15, 458*SIGALIGN, x16,x1, x14)

inst_1264:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb696d601ad376ab9
offset:2508*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xad376ab9,0xb696d601,x15, 460*SIGALIGN, x16,x1, x14)

inst_1265:// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb696d601ad376ab9; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2510*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xad376ab9, 0xb696d601,0xffffffff,0x800fffff,x15, 462*SIGALIGN, x16,x1, x14)

inst_1266:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7cffffffffffffc
offset:2512*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffffc,0xb7cfffff,x15, 464*SIGALIGN, x16,x1, x14)

inst_1267:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2514*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7cfffff,0xffffffff,0x800fffff,x15, 466*SIGALIGN, x16,x1, x14)

inst_1268:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d0000000000000
offset:2516*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7d00000,x15, 468*SIGALIGN, x16,x1, x14)

inst_1269:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d0000000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2518*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d00000,0xffffffff,0x800fffff,x15, 470*SIGALIGN, x16,x1, x14)

inst_1270:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7bffffffffffff8
offset:2520*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffff8,0xb7bfffff,x15, 472*SIGALIGN, x16,x1, x14)

inst_1271:// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7bffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2522*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7bfffff,0xffffffff,0x800fffff,x15, 474*SIGALIGN, x16,x1, x14)

inst_1272:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d8000000000000
offset:2524*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7d80000,x15, 476*SIGALIGN, x16,x1, x14)

inst_1273:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d8000000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2526*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7d80000,0xffffffff,0x800fffff,x15, 478*SIGALIGN, x16,x1, x14)

inst_1274:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7affffffffffff0
offset:2528*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffff0,0xb7afffff,x15, 480*SIGALIGN, x16,x1, x14)

inst_1275:// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7affffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2530*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7afffff,0xffffffff,0x800fffff,x15, 482*SIGALIGN, x16,x1, x14)

inst_1276:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dc000000000000
offset:2532*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dc0000,x15, 484*SIGALIGN, x16,x1, x14)

inst_1277:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dc000000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2534*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dc0000,0xffffffff,0x800fffff,x15, 486*SIGALIGN, x16,x1, x14)

inst_1278:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb79fffffffffffe0
offset:2536*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffe0,0xb79fffff,x15, 488*SIGALIGN, x16,x1, x14)

inst_1279:// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb79fffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2538*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb79fffff,0xffffffff,0x800fffff,x15, 490*SIGALIGN, x16,x1, x14)

inst_1280:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7de000000000000
offset:2540*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7de0000,x15, 492*SIGALIGN, x16,x1, x14)

inst_1281:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7de000000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2542*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7de0000,0xffffffff,0x800fffff,x15, 494*SIGALIGN, x16,x1, x14)

inst_1282:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb78fffffffffffc0
offset:2544*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffc0,0xb78fffff,x15, 496*SIGALIGN, x16,x1, x14)

inst_1283:// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb78fffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2546*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb78fffff,0xffffffff,0x800fffff,x15, 498*SIGALIGN, x16,x1, x14)

inst_1284:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7df000000000000
offset:2548*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7df0000,x15, 500*SIGALIGN, x16,x1, x14)

inst_1285:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df000000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2550*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df0000,0xffffffff,0x800fffff,x15, 502*SIGALIGN, x16,x1, x14)

inst_1286:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb77fffffffffff80
offset:2552*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffff80,0xb77fffff,x15, 504*SIGALIGN, x16,x1, x14)

inst_1287:// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb77fffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2554*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb77fffff,0xffffffff,0x800fffff,x15, 506*SIGALIGN, x16,x1, x14)

inst_1288:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7df800000000000
offset:2556*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7df8000,x15, 508*SIGALIGN, x16,x1, x14)

inst_1289:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7df800000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2558*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7df8000,0xffffffff,0x800fffff,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_1290:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb76fffffffffff00
offset:2560*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffff00,0xb76fffff,x15, 0*SIGALIGN, x16,x1, x14)

inst_1291:// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb76fffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2562*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb76fffff,0xffffffff,0x800fffff,x15, 2*SIGALIGN, x16,x1, x14)

inst_1292:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfc00000000000
offset:2564*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfc000,x15, 4*SIGALIGN, x16,x1, x14)

inst_1293:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfc00000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2566*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfc000,0xffffffff,0x800fffff,x15, 6*SIGALIGN, x16,x1, x14)

inst_1294:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb75ffffffffffe00
offset:2568*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffe00,0xb75fffff,x15, 8*SIGALIGN, x16,x1, x14)

inst_1295:// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb75ffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2570*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb75fffff,0xffffffff,0x800fffff,x15, 10*SIGALIGN, x16,x1, x14)

inst_1296:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfe00000000000
offset:2572*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfe000,x15, 12*SIGALIGN, x16,x1, x14)

inst_1297:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfe00000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2574*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfe000,0xffffffff,0x800fffff,x15, 14*SIGALIGN, x16,x1, x14)

inst_1298:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb74ffffffffffc00
offset:2576*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffc00,0xb74fffff,x15, 16*SIGALIGN, x16,x1, x14)

inst_1299:// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb74ffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2578*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb74fffff,0xffffffff,0x800fffff,x15, 18*SIGALIGN, x16,x1, x14)

inst_1300:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dff00000000000
offset:2580*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dff000,x15, 20*SIGALIGN, x16,x1, x14)

inst_1301:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff00000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2582*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff000,0xffffffff,0x800fffff,x15, 22*SIGALIGN, x16,x1, x14)

inst_1302:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb73ffffffffff800
offset:2584*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffff800,0xb73fffff,x15, 24*SIGALIGN, x16,x1, x14)

inst_1303:// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb73ffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2586*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb73fffff,0xffffffff,0x800fffff,x15, 26*SIGALIGN, x16,x1, x14)

inst_1304:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dff80000000000
offset:2588*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dff800,x15, 28*SIGALIGN, x16,x1, x14)

inst_1305:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dff80000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2590*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dff800,0xffffffff,0x800fffff,x15, 30*SIGALIGN, x16,x1, x14)

inst_1306:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb72ffffffffff000
offset:2592*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffff000,0xb72fffff,x15, 32*SIGALIGN, x16,x1, x14)

inst_1307:// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb72ffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2594*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb72fffff,0xffffffff,0x800fffff,x15, 34*SIGALIGN, x16,x1, x14)

inst_1308:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffc0000000000
offset:2596*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffc00,x15, 36*SIGALIGN, x16,x1, x14)

inst_1309:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffc0000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2598*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffc00,0xffffffff,0x800fffff,x15, 38*SIGALIGN, x16,x1, x14)

inst_1310:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb71fffffffffe000
offset:2600*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffe000,0xb71fffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_1311:// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb71fffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2602*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb71fffff,0xffffffff,0x800fffff,x15, 42*SIGALIGN, x16,x1, x14)

inst_1312:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffe0000000000
offset:2604*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffe00,x15, 44*SIGALIGN, x16,x1, x14)

inst_1313:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffe0000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2606*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffe00,0xffffffff,0x800fffff,x15, 46*SIGALIGN, x16,x1, x14)

inst_1314:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb70fffffffffc000
offset:2608*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffc000,0xb70fffff,x15, 48*SIGALIGN, x16,x1, x14)

inst_1315:// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb70fffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2610*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb70fffff,0xffffffff,0x800fffff,x15, 50*SIGALIGN, x16,x1, x14)

inst_1316:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfff0000000000
offset:2612*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfff00,x15, 52*SIGALIGN, x16,x1, x14)

inst_1317:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff0000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2614*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff00,0xffffffff,0x800fffff,x15, 54*SIGALIGN, x16,x1, x14)

inst_1318:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6ffffffffff8000
offset:2616*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffff8000,0xb6ffffff,x15, 56*SIGALIGN, x16,x1, x14)

inst_1319:// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6ffffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2618*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb6ffffff,0xffffffff,0x800fffff,x15, 58*SIGALIGN, x16,x1, x14)

inst_1320:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfff8000000000
offset:2620*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfff80,x15, 60*SIGALIGN, x16,x1, x14)

inst_1321:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfff8000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2622*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfff80,0xffffffff,0x800fffff,x15, 62*SIGALIGN, x16,x1, x14)

inst_1322:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6efffffffff0000
offset:2624*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffff0000,0xb6efffff,x15, 64*SIGALIGN, x16,x1, x14)

inst_1323:// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2626*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb6efffff,0xffffffff,0x800fffff,x15, 66*SIGALIGN, x16,x1, x14)

inst_1324:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffc000000000
offset:2628*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfffc0,x15, 68*SIGALIGN, x16,x1, x14)

inst_1325:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffc000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2630*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffc0,0xffffffff,0x800fffff,x15, 70*SIGALIGN, x16,x1, x14)

inst_1326:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6dffffffffe0000
offset:2632*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffe0000,0xb6dfffff,x15, 72*SIGALIGN, x16,x1, x14)

inst_1327:// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2634*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb6dfffff,0xffffffff,0x800fffff,x15, 74*SIGALIGN, x16,x1, x14)

inst_1328:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffe000000000
offset:2636*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfffe0,x15, 76*SIGALIGN, x16,x1, x14)

inst_1329:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffe000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2638*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffe0,0xffffffff,0x800fffff,x15, 78*SIGALIGN, x16,x1, x14)

inst_1330:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6cffffffffc0000
offset:2640*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffc0000,0xb6cfffff,x15, 80*SIGALIGN, x16,x1, x14)

inst_1331:// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6cffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2642*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb6cfffff,0xffffffff,0x800fffff,x15, 82*SIGALIGN, x16,x1, x14)

inst_1332:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffff000000000
offset:2644*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffff0,x15, 84*SIGALIGN, x16,x1, x14)

inst_1333:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff000000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2646*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff0,0xffffffff,0x800fffff,x15, 86*SIGALIGN, x16,x1, x14)

inst_1334:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6bffffffff80000
offset:2648*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfff80000,0xb6bfffff,x15, 88*SIGALIGN, x16,x1, x14)

inst_1335:// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6bffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2650*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb6bfffff,0xffffffff,0x800fffff,x15, 90*SIGALIGN, x16,x1, x14)

inst_1336:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffff800000000
offset:2652*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffff8,x15, 92*SIGALIGN, x16,x1, x14)

inst_1337:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffff800000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2654*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffff8,0xffffffff,0x800fffff,x15, 94*SIGALIGN, x16,x1, x14)

inst_1338:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb6affffffff00000
offset:2656*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfff00000,0xb6afffff,x15, 96*SIGALIGN, x16,x1, x14)

inst_1339:// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb6affffffff00000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2658*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb6afffff,0xffffffff,0x800fffff,x15, 98*SIGALIGN, x16,x1, x14)

inst_1340:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffc00000000
offset:2660*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffffc,x15, 100*SIGALIGN, x16,x1, x14)

inst_1341:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffc00000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2662*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffc,0xffffffff,0x800fffff,x15, 102*SIGALIGN, x16,x1, x14)

inst_1342:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb69fffffffe00000
offset:2664*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffe00000,0xb69fffff,x15, 104*SIGALIGN, x16,x1, x14)

inst_1343:// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb69fffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2666*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb69fffff,0xffffffff,0x800fffff,x15, 106*SIGALIGN, x16,x1, x14)

inst_1344:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffe00000000
offset:2668*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dffffe,x15, 108*SIGALIGN, x16,x1, x14)

inst_1345:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffe00000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2670*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dffffe,0xffffffff,0x800fffff,x15, 110*SIGALIGN, x16,x1, x14)

inst_1346:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff00000000
offset:2672*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x00000000,0xb7dfffff,x15, 112*SIGALIGN, x16,x1, x14)

inst_1347:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff00000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2674*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 114*SIGALIGN, x16,x1, x14)

inst_1348:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffff80000000
offset:2676*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x80000000,0xb7dfffff,x15, 116*SIGALIGN, x16,x1, x14)

inst_1349:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffff80000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2678*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 118*SIGALIGN, x16,x1, x14)

inst_1350:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffc0000000
offset:2680*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xc0000000,0xb7dfffff,x15, 120*SIGALIGN, x16,x1, x14)

inst_1351:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2682*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 122*SIGALIGN, x16,x1, x14)

inst_1352:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffe0000000
offset:2684*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xe0000000,0xb7dfffff,x15, 124*SIGALIGN, x16,x1, x14)

inst_1353:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2686*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 126*SIGALIGN, x16,x1, x14)

inst_1354:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff0000000
offset:2688*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xf0000000,0xb7dfffff,x15, 128*SIGALIGN, x16,x1, x14)

inst_1355:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff0000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2690*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 130*SIGALIGN, x16,x1, x14)

inst_1356:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffff8000000
offset:2692*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xf8000000,0xb7dfffff,x15, 132*SIGALIGN, x16,x1, x14)

inst_1357:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffff8000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2694*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 134*SIGALIGN, x16,x1, x14)

inst_1358:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffc000000
offset:2696*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfc000000,0xb7dfffff,x15, 136*SIGALIGN, x16,x1, x14)

inst_1359:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffc000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2698*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 138*SIGALIGN, x16,x1, x14)

inst_1360:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffe000000
offset:2700*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfe000000,0xb7dfffff,x15, 140*SIGALIGN, x16,x1, x14)

inst_1361:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffe000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2702*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 142*SIGALIGN, x16,x1, x14)

inst_1362:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff000000
offset:2704*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xff000000,0xb7dfffff,x15, 144*SIGALIGN, x16,x1, x14)

inst_1363:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff000000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2706*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 146*SIGALIGN, x16,x1, x14)

inst_1364:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffff800000
offset:2708*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xff800000,0xb7dfffff,x15, 148*SIGALIGN, x16,x1, x14)

inst_1365:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffff800000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2710*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 150*SIGALIGN, x16,x1, x14)

inst_1366:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffc00000
offset:2712*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffc00000,0xb7dfffff,x15, 152*SIGALIGN, x16,x1, x14)

inst_1367:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2714*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 154*SIGALIGN, x16,x1, x14)

inst_1368:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffe00000
offset:2716*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffe00000,0xb7dfffff,x15, 156*SIGALIGN, x16,x1, x14)

inst_1369:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2718*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 158*SIGALIGN, x16,x1, x14)

inst_1370:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff00000
offset:2720*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfff00000,0xb7dfffff,x15, 160*SIGALIGN, x16,x1, x14)

inst_1371:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff00000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2722*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 162*SIGALIGN, x16,x1, x14)

inst_1372:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffff80000
offset:2724*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfff80000,0xb7dfffff,x15, 164*SIGALIGN, x16,x1, x14)

inst_1373:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffff80000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2726*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 166*SIGALIGN, x16,x1, x14)

inst_1374:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffc0000
offset:2728*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffc0000,0xb7dfffff,x15, 168*SIGALIGN, x16,x1, x14)

inst_1375:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2730*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 170*SIGALIGN, x16,x1, x14)

inst_1376:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffe0000
offset:2732*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffe0000,0xb7dfffff,x15, 172*SIGALIGN, x16,x1, x14)

inst_1377:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2734*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 174*SIGALIGN, x16,x1, x14)

inst_1378:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff0000
offset:2736*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffff0000,0xb7dfffff,x15, 176*SIGALIGN, x16,x1, x14)

inst_1379:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2738*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 178*SIGALIGN, x16,x1, x14)

inst_1380:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffff8000
offset:2740*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffff8000,0xb7dfffff,x15, 180*SIGALIGN, x16,x1, x14)

inst_1381:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2742*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 182*SIGALIGN, x16,x1, x14)

inst_1382:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffc000
offset:2744*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffc000,0xb7dfffff,x15, 184*SIGALIGN, x16,x1, x14)

inst_1383:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2746*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 186*SIGALIGN, x16,x1, x14)

inst_1384:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffe000
offset:2748*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffe000,0xb7dfffff,x15, 188*SIGALIGN, x16,x1, x14)

inst_1385:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2750*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 190*SIGALIGN, x16,x1, x14)

inst_1386:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff000
offset:2752*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffff000,0xb7dfffff,x15, 192*SIGALIGN, x16,x1, x14)

inst_1387:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff000; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2754*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb7dfffff,0xffffffff,0x800fffff,x15, 194*SIGALIGN, x16,x1, x14)

inst_1388:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffff800
offset:2756*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffff800,0xb7dfffff,x15, 196*SIGALIGN, x16,x1, x14)

inst_1389:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffff800; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2758*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb7dfffff,0xffffffff,0x800fffff,x15, 198*SIGALIGN, x16,x1, x14)

inst_1390:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffc00
offset:2760*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffc00,0xb7dfffff,x15, 200*SIGALIGN, x16,x1, x14)

inst_1391:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2762*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb7dfffff,0xffffffff,0x800fffff,x15, 202*SIGALIGN, x16,x1, x14)

inst_1392:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffe00
offset:2764*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffe00,0xb7dfffff,x15, 204*SIGALIGN, x16,x1, x14)

inst_1393:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2766*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb7dfffff,0xffffffff,0x800fffff,x15, 206*SIGALIGN, x16,x1, x14)

inst_1394:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff00
offset:2768*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffff00,0xb7dfffff,x15, 208*SIGALIGN, x16,x1, x14)

inst_1395:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2770*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb7dfffff,0xffffffff,0x800fffff,x15, 210*SIGALIGN, x16,x1, x14)

inst_1396:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffff80
offset:2772*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffff80,0xb7dfffff,x15, 212*SIGALIGN, x16,x1, x14)

inst_1397:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2774*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb7dfffff,0xffffffff,0x800fffff,x15, 214*SIGALIGN, x16,x1, x14)

inst_1398:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffc0
offset:2776*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffc0,0xb7dfffff,x15, 216*SIGALIGN, x16,x1, x14)

inst_1399:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2778*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb7dfffff,0xffffffff,0x800fffff,x15, 218*SIGALIGN, x16,x1, x14)

inst_1400:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dfffffffffffe0
offset:2780*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xffffffe0,0xb7dfffff,x15, 220*SIGALIGN, x16,x1, x14)

inst_1401:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dfffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2782*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb7dfffff,0xffffffff,0x800fffff,x15, 222*SIGALIGN, x16,x1, x14)

inst_1402:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff0
offset:2784*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffff0,0xb7dfffff,x15, 224*SIGALIGN, x16,x1, x14)

inst_1403:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2786*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7dfffff,0xffffffff,0x800fffff,x15, 226*SIGALIGN, x16,x1, x14)

inst_1404:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffff8
offset:2788*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffff8,0xb7dfffff,x15, 228*SIGALIGN, x16,x1, x14)

inst_1405:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2790*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7dfffff,0xffffffff,0x800fffff,x15, 230*SIGALIGN, x16,x1, x14)

inst_1406:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7dffffffffffffc
offset:2792*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xfffffffc,0xb7dfffff,x15, 232*SIGALIGN, x16,x1, x14)

inst_1407:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7dffffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2794*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7dfffff,0xffffffff,0x800fffff,x15, 234*SIGALIGN, x16,x1, x14)

inst_1408:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7cb6db6db6db6d8
offset:2796*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xdb6db6d8,0xb7cb6db6,x15, 236*SIGALIGN, x16,x1, x14)

inst_1409:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cb6db6db6db6d8; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2798*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6d8, 0xb7cb6db6,0xffffffff,0x800fffff,x15, 238*SIGALIGN, x16,x1, x14)

inst_1410:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7db6db6db6db6da
offset:2800*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xdb6db6da,0xb7db6db6,x15, 240*SIGALIGN, x16,x1, x14)

inst_1411:// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7db6db6db6db6da; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2802*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6da, 0xb7db6db6,0xffffffff,0x800fffff,x15, 242*SIGALIGN, x16,x1, x14)

inst_1412:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7b9999999999998
offset:2804*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x99999998,0xb7b99999,x15, 244*SIGALIGN, x16,x1, x14)

inst_1413:// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7b9999999999998; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2806*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7b99999,0xffffffff,0x800fffff,x15, 246*SIGALIGN, x16,x1, x14)

inst_1414:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d9999999999998
offset:2808*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x99999998,0xb7d99999,x15, 248*SIGALIGN, x16,x1, x14)

inst_1415:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d9999999999998; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2810*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7d99999,0xffffffff,0x800fffff,x15, 250*SIGALIGN, x16,x1, x14)

inst_1416:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7cddddddddddddc
offset:2812*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xdddddddc,0xb7cddddd,x15, 252*SIGALIGN, x16,x1, x14)

inst_1417:// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7cddddddddddddc; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2814*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdddddddc, 0xb7cddddd,0xffffffff,0x800fffff,x15, 254*SIGALIGN, x16,x1, x14)

inst_1418:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d1111111111110
offset:2816*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x11111110,0xb7d11111,x15, 256*SIGALIGN, x16,x1, x14)

inst_1419:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d1111111111110; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2818*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111110, 0xb7d11111,0xffffffff,0x800fffff,x15, 258*SIGALIGN, x16,x1, x14)

inst_1420:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7c2492492492490
offset:2820*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x92492490,0xb7c24924,x15, 260*SIGALIGN, x16,x1, x14)

inst_1421:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c2492492492490; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2822*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x92492490, 0xb7c24924,0xffffffff,0x800fffff,x15, 262*SIGALIGN, x16,x1, x14)

inst_1422:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d6db6db6db6db6
offset:2824*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0xb6db6db6,0xb7d6db6d,x15, 264*SIGALIGN, x16,x1, x14)

inst_1423:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2826*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xb7d6db6d,0xffffffff,0x800fffff,x15, 266*SIGALIGN, x16,x1, x14)

inst_1424:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7c9999999999998
offset:2828*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x99999998,0xb7c99999,x15, 268*SIGALIGN, x16,x1, x14)

inst_1425:// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7c9999999999998; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2830*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999998, 0xb7c99999,0xffffffff,0x800fffff,x15, 270*SIGALIGN, x16,x1, x14)

inst_1426:// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x800fffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xb7d3333333333332
offset:2832*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x800fffff,0x33333332,0xb7d33333,x15, 272*SIGALIGN, x16,x1, x14)

inst_1427:// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7d3333333333332; valaddr_reg:x15; op2:x26; op2val:0x800fffffffffffff
offset:2834*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333332, 0xb7d33333,0xffffffff,0x800fffff,x15, 274*SIGALIGN, x16,x1, x14)

inst_1428:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000000000
offset:2836*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37e00000,x15, 276*SIGALIGN, x16,x1, x14)

inst_1429:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2838*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37e00000,0x00000000,0x00100000,x15, 278*SIGALIGN, x16,x1, x14)

inst_1430:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffffff
offset:2840*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37efffff,x15, 280*SIGALIGN, x16,x1, x14)

inst_1431:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2842*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37efffff,0x00000000,0x00100000,x15, 282*SIGALIGN, x16,x1, x14)

inst_1432:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e8000000000000
offset:2844*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37e80000,x15, 284*SIGALIGN, x16,x1, x14)

inst_1433:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e8000000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2846*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37e80000,0x00000000,0x00100000,x15, 286*SIGALIGN, x16,x1, x14)

inst_1434:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x7ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e7ffffffffffff
offset:2848*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e7ffff,x15, 288*SIGALIGN, x16,x1, x14)

inst_1435:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x7ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e7ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2850*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e7ffff,0x00000000,0x00100000,x15, 290*SIGALIGN, x16,x1, x14)

inst_1436:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37ec000000000000
offset:2852*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37ec0000,x15, 292*SIGALIGN, x16,x1, x14)

inst_1437:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37ec000000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2854*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37ec0000,0x00000000,0x00100000,x15, 294*SIGALIGN, x16,x1, x14)

inst_1438:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x3ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e3ffffffffffff
offset:2856*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e3ffff,x15, 296*SIGALIGN, x16,x1, x14)

inst_1439:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x3ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e3ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2858*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e3ffff,0x00000000,0x00100000,x15, 298*SIGALIGN, x16,x1, x14)

inst_1440:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37ee000000000000
offset:2860*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37ee0000,x15, 300*SIGALIGN, x16,x1, x14)

inst_1441:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37ee000000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2862*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37ee0000,0x00000000,0x00100000,x15, 302*SIGALIGN, x16,x1, x14)

inst_1442:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e1ffffffffffff
offset:2864*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e1ffff,x15, 304*SIGALIGN, x16,x1, x14)

inst_1443:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x1ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e1ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2866*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e1ffff,0x00000000,0x00100000,x15, 306*SIGALIGN, x16,x1, x14)

inst_1444:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37ef000000000000
offset:2868*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37ef0000,x15, 308*SIGALIGN, x16,x1, x14)

inst_1445:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37ef000000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2870*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37ef0000,0x00000000,0x00100000,x15, 310*SIGALIGN, x16,x1, x14)

inst_1446:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0ffffffffffff
offset:2872*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e0ffff,x15, 312*SIGALIGN, x16,x1, x14)

inst_1447:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2874*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e0ffff,0x00000000,0x00100000,x15, 314*SIGALIGN, x16,x1, x14)

inst_1448:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37ef800000000000
offset:2876*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37ef8000,x15, 316*SIGALIGN, x16,x1, x14)

inst_1449:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37ef800000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2878*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37ef8000,0x00000000,0x00100000,x15, 318*SIGALIGN, x16,x1, x14)

inst_1450:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x07fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e07fffffffffff
offset:2880*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e07fff,x15, 320*SIGALIGN, x16,x1, x14)

inst_1451:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x07fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e07fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2882*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e07fff,0x00000000,0x00100000,x15, 322*SIGALIGN, x16,x1, x14)

inst_1452:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efc00000000000
offset:2884*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efc000,x15, 324*SIGALIGN, x16,x1, x14)

inst_1453:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efc00000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2886*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efc000,0x00000000,0x00100000,x15, 326*SIGALIGN, x16,x1, x14)

inst_1454:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x03fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e03fffffffffff
offset:2888*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e03fff,x15, 328*SIGALIGN, x16,x1, x14)

inst_1455:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x03fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e03fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2890*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e03fff,0x00000000,0x00100000,x15, 330*SIGALIGN, x16,x1, x14)

inst_1456:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efe00000000000
offset:2892*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efe000,x15, 332*SIGALIGN, x16,x1, x14)

inst_1457:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efe00000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2894*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efe000,0x00000000,0x00100000,x15, 334*SIGALIGN, x16,x1, x14)

inst_1458:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x01fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e01fffffffffff
offset:2896*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e01fff,x15, 336*SIGALIGN, x16,x1, x14)

inst_1459:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x01fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e01fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2898*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e01fff,0x00000000,0x00100000,x15, 338*SIGALIGN, x16,x1, x14)

inst_1460:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37eff00000000000
offset:2900*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37eff000,x15, 340*SIGALIGN, x16,x1, x14)

inst_1461:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37eff00000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2902*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37eff000,0x00000000,0x00100000,x15, 342*SIGALIGN, x16,x1, x14)

inst_1462:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00fffffffffff
offset:2904*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e00fff,x15, 344*SIGALIGN, x16,x1, x14)

inst_1463:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2906*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e00fff,0x00000000,0x00100000,x15, 346*SIGALIGN, x16,x1, x14)

inst_1464:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37eff80000000000
offset:2908*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37eff800,x15, 348*SIGALIGN, x16,x1, x14)

inst_1465:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37eff80000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2910*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37eff800,0x00000000,0x00100000,x15, 350*SIGALIGN, x16,x1, x14)

inst_1466:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x007ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e007ffffffffff
offset:2912*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e007ff,x15, 352*SIGALIGN, x16,x1, x14)

inst_1467:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x007ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e007ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2914*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e007ff,0x00000000,0x00100000,x15, 354*SIGALIGN, x16,x1, x14)

inst_1468:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effc0000000000
offset:2916*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effc00,x15, 356*SIGALIGN, x16,x1, x14)

inst_1469:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effc0000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2918*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effc00,0x00000000,0x00100000,x15, 358*SIGALIGN, x16,x1, x14)

inst_1470:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x003ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e003ffffffffff
offset:2920*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e003ff,x15, 360*SIGALIGN, x16,x1, x14)

inst_1471:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x003ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e003ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2922*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e003ff,0x00000000,0x00100000,x15, 362*SIGALIGN, x16,x1, x14)

inst_1472:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effe0000000000
offset:2924*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effe00,x15, 364*SIGALIGN, x16,x1, x14)

inst_1473:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effe0000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2926*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effe00,0x00000000,0x00100000,x15, 366*SIGALIGN, x16,x1, x14)

inst_1474:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x001ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e001ffffffffff
offset:2928*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e001ff,x15, 368*SIGALIGN, x16,x1, x14)

inst_1475:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x001ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e001ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2930*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e001ff,0x00000000,0x00100000,x15, 370*SIGALIGN, x16,x1, x14)

inst_1476:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efff0000000000
offset:2932*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efff00,x15, 372*SIGALIGN, x16,x1, x14)

inst_1477:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efff0000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2934*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efff00,0x00000000,0x00100000,x15, 374*SIGALIGN, x16,x1, x14)

inst_1478:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000ffffffffff
offset:2936*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e000ff,x15, 376*SIGALIGN, x16,x1, x14)

inst_1479:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2938*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e000ff,0x00000000,0x00100000,x15, 378*SIGALIGN, x16,x1, x14)

inst_1480:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efff8000000000
offset:2940*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efff80,x15, 380*SIGALIGN, x16,x1, x14)

inst_1481:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efff8000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2942*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efff80,0x00000000,0x00100000,x15, 382*SIGALIGN, x16,x1, x14)

inst_1482:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0007fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0007fffffffff
offset:2944*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e0007f,x15, 384*SIGALIGN, x16,x1, x14)

inst_1483:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0007fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0007fffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2946*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e0007f,0x00000000,0x00100000,x15, 386*SIGALIGN, x16,x1, x14)

inst_1484:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffc000000000
offset:2948*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efffc0,x15, 388*SIGALIGN, x16,x1, x14)

inst_1485:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffc000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2950*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efffc0,0x00000000,0x00100000,x15, 390*SIGALIGN, x16,x1, x14)

inst_1486:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0003fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0003fffffffff
offset:2952*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e0003f,x15, 392*SIGALIGN, x16,x1, x14)

inst_1487:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0003fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0003fffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2954*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e0003f,0x00000000,0x00100000,x15, 394*SIGALIGN, x16,x1, x14)

inst_1488:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffe000000000
offset:2956*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efffe0,x15, 396*SIGALIGN, x16,x1, x14)

inst_1489:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffe000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2958*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efffe0,0x00000000,0x00100000,x15, 398*SIGALIGN, x16,x1, x14)

inst_1490:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0001fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0001fffffffff
offset:2960*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e0001f,x15, 400*SIGALIGN, x16,x1, x14)

inst_1491:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0001fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0001fffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2962*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e0001f,0x00000000,0x00100000,x15, 402*SIGALIGN, x16,x1, x14)

inst_1492:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effff000000000
offset:2964*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effff0,x15, 404*SIGALIGN, x16,x1, x14)

inst_1493:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effff000000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2966*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effff0,0x00000000,0x00100000,x15, 406*SIGALIGN, x16,x1, x14)

inst_1494:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000fffffffff
offset:2968*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e0000f,x15, 408*SIGALIGN, x16,x1, x14)

inst_1495:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000fffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2970*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e0000f,0x00000000,0x00100000,x15, 410*SIGALIGN, x16,x1, x14)

inst_1496:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effff800000000
offset:2972*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effff8,x15, 412*SIGALIGN, x16,x1, x14)

inst_1497:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effff800000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2974*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effff8,0x00000000,0x00100000,x15, 414*SIGALIGN, x16,x1, x14)

inst_1498:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00007ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00007ffffffff
offset:2976*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e00007,x15, 416*SIGALIGN, x16,x1, x14)

inst_1499:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00007ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00007ffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2978*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e00007,0x00000000,0x00100000,x15, 418*SIGALIGN, x16,x1, x14)

inst_1500:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffc00000000
offset:2980*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effffc,x15, 420*SIGALIGN, x16,x1, x14)

inst_1501:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffc00000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2982*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effffc,0x00000000,0x00100000,x15, 422*SIGALIGN, x16,x1, x14)

inst_1502:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00003ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00003ffffffff
offset:2984*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e00003,x15, 424*SIGALIGN, x16,x1, x14)

inst_1503:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00003ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00003ffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2986*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e00003,0x00000000,0x00100000,x15, 426*SIGALIGN, x16,x1, x14)

inst_1504:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffe00000000
offset:2988*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37effffe,x15, 428*SIGALIGN, x16,x1, x14)

inst_1505:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffe00000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2990*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37effffe,0x00000000,0x00100000,x15, 430*SIGALIGN, x16,x1, x14)

inst_1506:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00001ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00001ffffffff
offset:2992*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e00001,x15, 432*SIGALIGN, x16,x1, x14)

inst_1507:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00001ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00001ffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2994*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e00001,0x00000000,0x00100000,x15, 434*SIGALIGN, x16,x1, x14)

inst_1508:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffff00000000
offset:2996*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000000,0x37efffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_1509:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffff00000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:2998*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x37efffff,0x00000000,0x00100000,x15, 438*SIGALIGN, x16,x1, x14)

inst_1510:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000ffffffff
offset:3000*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffff,0x37e00000,x15, 440*SIGALIGN, x16,x1, x14)

inst_1511:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000ffffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3002*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x37e00000,0x00000000,0x00100000,x15, 442*SIGALIGN, x16,x1, x14)

inst_1512:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffff80000000
offset:3004*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x80000000,0x37efffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_1513:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffff80000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3006*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x37efffff,0x00000000,0x00100000,x15, 446*SIGALIGN, x16,x1, x14)

inst_1514:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000007fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000007fffffff
offset:3008*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x7fffffff,0x37e00000,x15, 448*SIGALIGN, x16,x1, x14)

inst_1515:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000007fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000007fffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3010*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x7fffffff, 0x37e00000,0x00000000,0x00100000,x15, 450*SIGALIGN, x16,x1, x14)

inst_1516:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffc0000000
offset:3012*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xc0000000,0x37efffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_1517:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3014*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x37efffff,0x00000000,0x00100000,x15, 454*SIGALIGN, x16,x1, x14)

inst_1518:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000003fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000003fffffff
offset:3016*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x3fffffff,0x37e00000,x15, 456*SIGALIGN, x16,x1, x14)

inst_1519:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000003fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000003fffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3018*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x3fffffff, 0x37e00000,0x00000000,0x00100000,x15, 458*SIGALIGN, x16,x1, x14)

inst_1520:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffe0000000
offset:3020*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xe0000000,0x37efffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_1521:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3022*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x37efffff,0x00000000,0x00100000,x15, 462*SIGALIGN, x16,x1, x14)

inst_1522:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000001fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000001fffffff
offset:3024*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x1fffffff,0x37e00000,x15, 464*SIGALIGN, x16,x1, x14)

inst_1523:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000001fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000001fffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3026*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x1fffffff, 0x37e00000,0x00000000,0x00100000,x15, 466*SIGALIGN, x16,x1, x14)

inst_1524:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffff0000000
offset:3028*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xf0000000,0x37efffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_1525:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffff0000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3030*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x37efffff,0x00000000,0x00100000,x15, 470*SIGALIGN, x16,x1, x14)

inst_1526:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000fffffff
offset:3032*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0fffffff,0x37e00000,x15, 472*SIGALIGN, x16,x1, x14)

inst_1527:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000fffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3034*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0fffffff, 0x37e00000,0x00000000,0x00100000,x15, 474*SIGALIGN, x16,x1, x14)

inst_1528:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffff8000000
offset:3036*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xf8000000,0x37efffff,x15, 476*SIGALIGN, x16,x1, x14)

inst_1529:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffff8000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3038*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x37efffff,0x00000000,0x00100000,x15, 478*SIGALIGN, x16,x1, x14)

inst_1530:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000007ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000007ffffff
offset:3040*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x07ffffff,0x37e00000,x15, 480*SIGALIGN, x16,x1, x14)

inst_1531:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000007ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000007ffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3042*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x07ffffff, 0x37e00000,0x00000000,0x00100000,x15, 482*SIGALIGN, x16,x1, x14)

inst_1532:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffc000000
offset:3044*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfc000000,0x37efffff,x15, 484*SIGALIGN, x16,x1, x14)

inst_1533:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffc000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3046*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x37efffff,0x00000000,0x00100000,x15, 486*SIGALIGN, x16,x1, x14)

inst_1534:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000003ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000003ffffff
offset:3048*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x03ffffff,0x37e00000,x15, 488*SIGALIGN, x16,x1, x14)

inst_1535:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000003ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000003ffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3050*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x03ffffff, 0x37e00000,0x00000000,0x00100000,x15, 490*SIGALIGN, x16,x1, x14)

inst_1536:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffe000000
offset:3052*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfe000000,0x37efffff,x15, 492*SIGALIGN, x16,x1, x14)

inst_1537:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffe000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3054*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x37efffff,0x00000000,0x00100000,x15, 494*SIGALIGN, x16,x1, x14)

inst_1538:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000001ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000001ffffff
offset:3056*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x01ffffff,0x37e00000,x15, 496*SIGALIGN, x16,x1, x14)

inst_1539:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000001ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000001ffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3058*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01ffffff, 0x37e00000,0x00000000,0x00100000,x15, 498*SIGALIGN, x16,x1, x14)

inst_1540:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffff000000
offset:3060*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xff000000,0x37efffff,x15, 500*SIGALIGN, x16,x1, x14)

inst_1541:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffff000000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3062*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x37efffff,0x00000000,0x00100000,x15, 502*SIGALIGN, x16,x1, x14)

inst_1542:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000ffffff
offset:3064*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00ffffff,0x37e00000,x15, 504*SIGALIGN, x16,x1, x14)

inst_1543:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000ffffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3066*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00ffffff, 0x37e00000,0x00000000,0x00100000,x15, 506*SIGALIGN, x16,x1, x14)

inst_1544:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffff800000
offset:3068*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xff800000,0x37efffff,x15, 508*SIGALIGN, x16,x1, x14)

inst_1545:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffff800000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3070*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x37efffff,0x00000000,0x00100000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_1546:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000007fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000007fffff
offset:3072*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x007fffff,0x37e00000,x15, 0*SIGALIGN, x16,x1, x14)

inst_1547:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000007fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000007fffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3074*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x007fffff, 0x37e00000,0x00000000,0x00100000,x15, 2*SIGALIGN, x16,x1, x14)

inst_1548:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffc00000
offset:3076*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffc00000,0x37efffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_1549:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3078*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x37efffff,0x00000000,0x00100000,x15, 6*SIGALIGN, x16,x1, x14)

inst_1550:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000003fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000003fffff
offset:3080*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x003fffff,0x37e00000,x15, 8*SIGALIGN, x16,x1, x14)

inst_1551:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000003fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000003fffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3082*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x003fffff, 0x37e00000,0x00000000,0x00100000,x15, 10*SIGALIGN, x16,x1, x14)

inst_1552:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffe00000
offset:3084*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffe00000,0x37efffff,x15, 12*SIGALIGN, x16,x1, x14)

inst_1553:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3086*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x37efffff,0x00000000,0x00100000,x15, 14*SIGALIGN, x16,x1, x14)

inst_1554:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000001fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000001fffff
offset:3088*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x001fffff,0x37e00000,x15, 16*SIGALIGN, x16,x1, x14)

inst_1555:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000001fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000001fffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3090*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x001fffff, 0x37e00000,0x00000000,0x00100000,x15, 18*SIGALIGN, x16,x1, x14)

inst_1556:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffff00000
offset:3092*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfff00000,0x37efffff,x15, 20*SIGALIGN, x16,x1, x14)

inst_1557:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffff00000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3094*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x37efffff,0x00000000,0x00100000,x15, 22*SIGALIGN, x16,x1, x14)

inst_1558:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000000fffff
offset:3096*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x000fffff,0x37e00000,x15, 24*SIGALIGN, x16,x1, x14)

inst_1559:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000000fffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3098*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000fffff, 0x37e00000,0x00000000,0x00100000,x15, 26*SIGALIGN, x16,x1, x14)

inst_1560:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffff80000
offset:3100*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfff80000,0x37efffff,x15, 28*SIGALIGN, x16,x1, x14)

inst_1561:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffff80000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3102*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x37efffff,0x00000000,0x00100000,x15, 30*SIGALIGN, x16,x1, x14)

inst_1562:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000007ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000007ffff
offset:3104*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0007ffff,0x37e00000,x15, 32*SIGALIGN, x16,x1, x14)

inst_1563:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000007ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000007ffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3106*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0007ffff, 0x37e00000,0x00000000,0x00100000,x15, 34*SIGALIGN, x16,x1, x14)

inst_1564:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffc0000
offset:3108*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffc0000,0x37efffff,x15, 36*SIGALIGN, x16,x1, x14)

inst_1565:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3110*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x37efffff,0x00000000,0x00100000,x15, 38*SIGALIGN, x16,x1, x14)

inst_1566:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000003ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000003ffff
offset:3112*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0003ffff,0x37e00000,x15, 40*SIGALIGN, x16,x1, x14)

inst_1567:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000003ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000003ffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3114*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0003ffff, 0x37e00000,0x00000000,0x00100000,x15, 42*SIGALIGN, x16,x1, x14)

inst_1568:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffe0000
offset:3116*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffe0000,0x37efffff,x15, 44*SIGALIGN, x16,x1, x14)

inst_1569:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3118*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x37efffff,0x00000000,0x00100000,x15, 46*SIGALIGN, x16,x1, x14)

inst_1570:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000001ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000001ffff
offset:3120*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0001ffff,0x37e00000,x15, 48*SIGALIGN, x16,x1, x14)

inst_1571:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000001ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000001ffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3122*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0001ffff, 0x37e00000,0x00000000,0x00100000,x15, 50*SIGALIGN, x16,x1, x14)

inst_1572:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffff0000
offset:3124*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffff0000,0x37efffff,x15, 52*SIGALIGN, x16,x1, x14)

inst_1573:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3126*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x37efffff,0x00000000,0x00100000,x15, 54*SIGALIGN, x16,x1, x14)

inst_1574:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000000ffff
offset:3128*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0000ffff,0x37e00000,x15, 56*SIGALIGN, x16,x1, x14)

inst_1575:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000000ffff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3130*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000ffff, 0x37e00000,0x00000000,0x00100000,x15, 58*SIGALIGN, x16,x1, x14)

inst_1576:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffff8000
offset:3132*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffff8000,0x37efffff,x15, 60*SIGALIGN, x16,x1, x14)

inst_1577:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3134*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x37efffff,0x00000000,0x00100000,x15, 62*SIGALIGN, x16,x1, x14)

inst_1578:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000007fff
offset:3136*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00007fff,0x37e00000,x15, 64*SIGALIGN, x16,x1, x14)

inst_1579:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000007fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000007fff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3138*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00007fff, 0x37e00000,0x00000000,0x00100000,x15, 66*SIGALIGN, x16,x1, x14)

inst_1580:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffc000
offset:3140*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffc000,0x37efffff,x15, 68*SIGALIGN, x16,x1, x14)

inst_1581:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3142*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x37efffff,0x00000000,0x00100000,x15, 70*SIGALIGN, x16,x1, x14)

inst_1582:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000003fff
offset:3144*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00003fff,0x37e00000,x15, 72*SIGALIGN, x16,x1, x14)

inst_1583:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000003fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000003fff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3146*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00003fff, 0x37e00000,0x00000000,0x00100000,x15, 74*SIGALIGN, x16,x1, x14)

inst_1584:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffe000
offset:3148*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffe000,0x37efffff,x15, 76*SIGALIGN, x16,x1, x14)

inst_1585:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3150*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x37efffff,0x00000000,0x00100000,x15, 78*SIGALIGN, x16,x1, x14)

inst_1586:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000001fff
offset:3152*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00001fff,0x37e00000,x15, 80*SIGALIGN, x16,x1, x14)

inst_1587:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000001fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000001fff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3154*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001fff, 0x37e00000,0x00000000,0x00100000,x15, 82*SIGALIGN, x16,x1, x14)

inst_1588:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffff000
offset:3156*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffff000,0x37efffff,x15, 84*SIGALIGN, x16,x1, x14)

inst_1589:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffff000; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3158*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x37efffff,0x00000000,0x00100000,x15, 86*SIGALIGN, x16,x1, x14)

inst_1590:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000000fff
offset:3160*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000fff,0x37e00000,x15, 88*SIGALIGN, x16,x1, x14)

inst_1591:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000000fff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3162*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000fff, 0x37e00000,0x00000000,0x00100000,x15, 90*SIGALIGN, x16,x1, x14)

inst_1592:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffff800
offset:3164*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffff800,0x37efffff,x15, 92*SIGALIGN, x16,x1, x14)

inst_1593:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffff800; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3166*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x37efffff,0x00000000,0x00100000,x15, 94*SIGALIGN, x16,x1, x14)

inst_1594:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000000007ff
offset:3168*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x000007ff,0x37e00000,x15, 96*SIGALIGN, x16,x1, x14)

inst_1595:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000007ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000000007ff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3170*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000007ff, 0x37e00000,0x00000000,0x00100000,x15, 98*SIGALIGN, x16,x1, x14)

inst_1596:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffc00
offset:3172*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffc00,0x37efffff,x15, 100*SIGALIGN, x16,x1, x14)

inst_1597:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3174*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x37efffff,0x00000000,0x00100000,x15, 102*SIGALIGN, x16,x1, x14)

inst_1598:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000000003ff
offset:3176*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x000003ff,0x37e00000,x15, 104*SIGALIGN, x16,x1, x14)

inst_1599:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000003ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000000003ff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3178*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000003ff, 0x37e00000,0x00000000,0x00100000,x15, 106*SIGALIGN, x16,x1, x14)

inst_1600:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffe00
offset:3180*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffe00,0x37efffff,x15, 108*SIGALIGN, x16,x1, x14)

inst_1601:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3182*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x37efffff,0x00000000,0x00100000,x15, 110*SIGALIGN, x16,x1, x14)

inst_1602:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000000001ff
offset:3184*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x000001ff,0x37e00000,x15, 112*SIGALIGN, x16,x1, x14)

inst_1603:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000001ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000000001ff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3186*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000001ff, 0x37e00000,0x00000000,0x00100000,x15, 114*SIGALIGN, x16,x1, x14)

inst_1604:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffff00
offset:3188*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffff00,0x37efffff,x15, 116*SIGALIGN, x16,x1, x14)

inst_1605:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3190*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x37efffff,0x00000000,0x00100000,x15, 118*SIGALIGN, x16,x1, x14)

inst_1606:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e00000000000ff
offset:3192*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x000000ff,0x37e00000,x15, 120*SIGALIGN, x16,x1, x14)

inst_1607:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000000ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e00000000000ff; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3194*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000000ff, 0x37e00000,0x00000000,0x00100000,x15, 122*SIGALIGN, x16,x1, x14)

inst_1608:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffff80
offset:3196*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffff80,0x37efffff,x15, 124*SIGALIGN, x16,x1, x14)

inst_1609:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3198*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x37efffff,0x00000000,0x00100000,x15, 126*SIGALIGN, x16,x1, x14)

inst_1610:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000000007f
offset:3200*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0000007f,0x37e00000,x15, 128*SIGALIGN, x16,x1, x14)

inst_1611:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000007f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000000007f; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3202*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000007f, 0x37e00000,0x00000000,0x00100000,x15, 130*SIGALIGN, x16,x1, x14)

inst_1612:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffffc0
offset:3204*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffc0,0x37efffff,x15, 132*SIGALIGN, x16,x1, x14)

inst_1613:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3206*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x37efffff,0x00000000,0x00100000,x15, 134*SIGALIGN, x16,x1, x14)

inst_1614:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000000003f
offset:3208*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0000003f,0x37e00000,x15, 136*SIGALIGN, x16,x1, x14)

inst_1615:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000003f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000000003f; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3210*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000003f, 0x37e00000,0x00000000,0x00100000,x15, 138*SIGALIGN, x16,x1, x14)

inst_1616:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37efffffffffffe0
offset:3212*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xffffffe0,0x37efffff,x15, 140*SIGALIGN, x16,x1, x14)

inst_1617:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37efffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3214*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x37efffff,0x00000000,0x00100000,x15, 142*SIGALIGN, x16,x1, x14)

inst_1618:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000000001f
offset:3216*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0000001f,0x37e00000,x15, 144*SIGALIGN, x16,x1, x14)

inst_1619:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000001f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000000001f; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3218*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000001f, 0x37e00000,0x00000000,0x00100000,x15, 146*SIGALIGN, x16,x1, x14)

inst_1620:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffff0
offset:3220*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffff0,0x37efffff,x15, 148*SIGALIGN, x16,x1, x14)

inst_1621:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3222*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x37efffff,0x00000000,0x00100000,x15, 150*SIGALIGN, x16,x1, x14)

inst_1622:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e000000000000f
offset:3224*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x0000000f,0x37e00000,x15, 152*SIGALIGN, x16,x1, x14)

inst_1623:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000000f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e000000000000f; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3226*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000000f, 0x37e00000,0x00000000,0x00100000,x15, 154*SIGALIGN, x16,x1, x14)

inst_1624:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffff8
offset:3228*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffff8,0x37efffff,x15, 156*SIGALIGN, x16,x1, x14)

inst_1625:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3230*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x37efffff,0x00000000,0x00100000,x15, 158*SIGALIGN, x16,x1, x14)

inst_1626:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000000007
offset:3232*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000007,0x37e00000,x15, 160*SIGALIGN, x16,x1, x14)

inst_1627:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000007 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000000007; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3234*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000007, 0x37e00000,0x00000000,0x00100000,x15, 162*SIGALIGN, x16,x1, x14)

inst_1628:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffffc
offset:3236*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffffc,0x37efffff,x15, 164*SIGALIGN, x16,x1, x14)

inst_1629:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3238*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x37efffff,0x00000000,0x00100000,x15, 166*SIGALIGN, x16,x1, x14)

inst_1630:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000000003
offset:3240*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000003,0x37e00000,x15, 168*SIGALIGN, x16,x1, x14)

inst_1631:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000003 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000000003; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3242*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000003, 0x37e00000,0x00000000,0x00100000,x15, 170*SIGALIGN, x16,x1, x14)

inst_1632:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37effffffffffffe
offset:3244*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xfffffffe,0x37efffff,x15, 172*SIGALIGN, x16,x1, x14)

inst_1633:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37effffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3246*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x37efffff,0x00000000,0x00100000,x15, 174*SIGALIGN, x16,x1, x14)

inst_1634:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e0000000000001
offset:3248*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x00000001,0x37e00000,x15, 176*SIGALIGN, x16,x1, x14)

inst_1635:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e0000000000001; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3250*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0x37e00000,0x00000000,0x00100000,x15, 178*SIGALIGN, x16,x1, x14)

inst_1636:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e6db6db6db6db6
offset:3252*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xb6db6db6,0x37e6db6d,x15, 180*SIGALIGN, x16,x1, x14)

inst_1637:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3254*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x37e6db6d,0x00000000,0x00100000,x15, 182*SIGALIGN, x16,x1, x14)

inst_1638:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xdb6db6db6db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37edb6db6db6db6d
offset:3256*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x6db6db6d,0x37edb6db,x15, 184*SIGALIGN, x16,x1, x14)

inst_1639:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xdb6db6db6db6d and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37edb6db6db6db6d; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3258*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6d, 0x37edb6db,0x00000000,0x00100000,x15, 186*SIGALIGN, x16,x1, x14)

inst_1640:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x3333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e3333333333333
offset:3260*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x33333333,0x37e33333,x15, 188*SIGALIGN, x16,x1, x14)

inst_1641:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x3333333333333 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e3333333333333; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3262*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0x37e33333,0x00000000,0x00100000,x15, 190*SIGALIGN, x16,x1, x14)

inst_1642:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37eccccccccccccc
offset:3264*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xcccccccc,0x37eccccc,x15, 192*SIGALIGN, x16,x1, x14)

inst_1643:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xccccccccccccc and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37eccccccccccccc; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3266*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0x37eccccc,0x00000000,0x00100000,x15, 194*SIGALIGN, x16,x1, x14)

inst_1644:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x7777777777777 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e7777777777777
offset:3268*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x77777777,0x37e77777,x15, 196*SIGALIGN, x16,x1, x14)

inst_1645:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x7777777777777 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e7777777777777; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3270*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x77777777, 0x37e77777,0x00000000,0x00100000,x15, 198*SIGALIGN, x16,x1, x14)

inst_1646:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x8888888888888 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e8888888888888
offset:3272*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x88888888,0x37e88888,x15, 200*SIGALIGN, x16,x1, x14)

inst_1647:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x8888888888888 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e8888888888888; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3274*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x88888888, 0x37e88888,0x00000000,0x00100000,x15, 202*SIGALIGN, x16,x1, x14)

inst_1648:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x4924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e4924924924924
offset:3276*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x24924924,0x37e49249,x15, 204*SIGALIGN, x16,x1, x14)

inst_1649:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x4924924924924 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e4924924924924; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3278*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0x37e49249,0x00000000,0x00100000,x15, 206*SIGALIGN, x16,x1, x14)

inst_1650:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xb6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37eb6db6db6db6db
offset:3280*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0xdb6db6db,0x37eb6db6,x15, 208*SIGALIGN, x16,x1, x14)

inst_1651:// fs1 == 0 and fe1 == 0x37e and fm1 == 0xb6db6db6db6db and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37eb6db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3282*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0x37eb6db6,0x00000000,0x00100000,x15, 210*SIGALIGN, x16,x1, x14)

inst_1652:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x6666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e6666666666666
offset:3284*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x66666666,0x37e66666,x15, 212*SIGALIGN, x16,x1, x14)

inst_1653:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x6666666666666 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e6666666666666; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3286*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0x37e66666,0x00000000,0x00100000,x15, 214*SIGALIGN, x16,x1, x14)

inst_1654:// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x9999999999999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0010000000000000; valaddr_reg:x15; op2:x26; op2val:0x37e9999999999999
offset:3288*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00100000,0x99999999,0x37e99999,x15, 216*SIGALIGN, x16,x1, x14)

inst_1655:// fs1 == 0 and fe1 == 0x37e and fm1 == 0x9999999999999 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37e9999999999999; valaddr_reg:x15; op2:x26; op2val:0x0010000000000000
offset:3290*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999999, 0x37e99999,0x00000000,0x00100000,x15, 218*SIGALIGN, x16,x1, x14)

inst_1656:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000000000
offset:3292*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7e00000,x15, 220*SIGALIGN, x16,x1, x14)

inst_1657:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3294*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7e00000,0x00000000,0x80100000,x15, 222*SIGALIGN, x16,x1, x14)

inst_1658:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffffff
offset:3296*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7efffff,x15, 224*SIGALIGN, x16,x1, x14)

inst_1659:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3298*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7efffff,0x00000000,0x80100000,x15, 226*SIGALIGN, x16,x1, x14)

inst_1660:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e8000000000000
offset:3300*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7e80000,x15, 228*SIGALIGN, x16,x1, x14)

inst_1661:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e8000000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3302*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7e80000,0x00000000,0x80100000,x15, 230*SIGALIGN, x16,x1, x14)

inst_1662:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x7ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e7ffffffffffff
offset:3304*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e7ffff,x15, 232*SIGALIGN, x16,x1, x14)

inst_1663:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x7ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e7ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3306*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e7ffff,0x00000000,0x80100000,x15, 234*SIGALIGN, x16,x1, x14)

inst_1664:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7ec000000000000
offset:3308*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7ec0000,x15, 236*SIGALIGN, x16,x1, x14)

inst_1665:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7ec000000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3310*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7ec0000,0x00000000,0x80100000,x15, 238*SIGALIGN, x16,x1, x14)

inst_1666:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x3ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e3ffffffffffff
offset:3312*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e3ffff,x15, 240*SIGALIGN, x16,x1, x14)

inst_1667:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x3ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e3ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3314*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e3ffff,0x00000000,0x80100000,x15, 242*SIGALIGN, x16,x1, x14)

inst_1668:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7ee000000000000
offset:3316*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7ee0000,x15, 244*SIGALIGN, x16,x1, x14)

inst_1669:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7ee000000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3318*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7ee0000,0x00000000,0x80100000,x15, 246*SIGALIGN, x16,x1, x14)

inst_1670:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e1ffffffffffff
offset:3320*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e1ffff,x15, 248*SIGALIGN, x16,x1, x14)

inst_1671:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x1ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e1ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3322*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e1ffff,0x00000000,0x80100000,x15, 250*SIGALIGN, x16,x1, x14)

inst_1672:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7ef000000000000
offset:3324*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7ef0000,x15, 252*SIGALIGN, x16,x1, x14)

inst_1673:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7ef000000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3326*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7ef0000,0x00000000,0x80100000,x15, 254*SIGALIGN, x16,x1, x14)

inst_1674:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0ffffffffffff
offset:3328*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e0ffff,x15, 256*SIGALIGN, x16,x1, x14)

inst_1675:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0ffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3330*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e0ffff,0x00000000,0x80100000,x15, 258*SIGALIGN, x16,x1, x14)

inst_1676:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7ef800000000000
offset:3332*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7ef8000,x15, 260*SIGALIGN, x16,x1, x14)

inst_1677:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7ef800000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3334*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7ef8000,0x00000000,0x80100000,x15, 262*SIGALIGN, x16,x1, x14)

inst_1678:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x07fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e07fffffffffff
offset:3336*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e07fff,x15, 264*SIGALIGN, x16,x1, x14)

inst_1679:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x07fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e07fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3338*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e07fff,0x00000000,0x80100000,x15, 266*SIGALIGN, x16,x1, x14)

inst_1680:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efc00000000000
offset:3340*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efc000,x15, 268*SIGALIGN, x16,x1, x14)

inst_1681:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efc00000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3342*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efc000,0x00000000,0x80100000,x15, 270*SIGALIGN, x16,x1, x14)

inst_1682:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x03fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e03fffffffffff
offset:3344*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e03fff,x15, 272*SIGALIGN, x16,x1, x14)

inst_1683:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x03fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e03fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3346*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e03fff,0x00000000,0x80100000,x15, 274*SIGALIGN, x16,x1, x14)

inst_1684:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efe00000000000
offset:3348*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efe000,x15, 276*SIGALIGN, x16,x1, x14)

inst_1685:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efe00000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3350*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efe000,0x00000000,0x80100000,x15, 278*SIGALIGN, x16,x1, x14)

inst_1686:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x01fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e01fffffffffff
offset:3352*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e01fff,x15, 280*SIGALIGN, x16,x1, x14)

inst_1687:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x01fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e01fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3354*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e01fff,0x00000000,0x80100000,x15, 282*SIGALIGN, x16,x1, x14)

inst_1688:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7eff00000000000
offset:3356*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7eff000,x15, 284*SIGALIGN, x16,x1, x14)

inst_1689:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7eff00000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3358*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7eff000,0x00000000,0x80100000,x15, 286*SIGALIGN, x16,x1, x14)

inst_1690:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00fffffffffff
offset:3360*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e00fff,x15, 288*SIGALIGN, x16,x1, x14)

inst_1691:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00fffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3362*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e00fff,0x00000000,0x80100000,x15, 290*SIGALIGN, x16,x1, x14)

inst_1692:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7eff80000000000
offset:3364*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7eff800,x15, 292*SIGALIGN, x16,x1, x14)

inst_1693:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7eff80000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3366*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7eff800,0x00000000,0x80100000,x15, 294*SIGALIGN, x16,x1, x14)

inst_1694:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x007ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e007ffffffffff
offset:3368*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e007ff,x15, 296*SIGALIGN, x16,x1, x14)

inst_1695:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x007ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e007ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3370*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e007ff,0x00000000,0x80100000,x15, 298*SIGALIGN, x16,x1, x14)

inst_1696:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effc0000000000
offset:3372*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effc00,x15, 300*SIGALIGN, x16,x1, x14)

inst_1697:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effc0000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3374*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effc00,0x00000000,0x80100000,x15, 302*SIGALIGN, x16,x1, x14)

inst_1698:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x003ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e003ffffffffff
offset:3376*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e003ff,x15, 304*SIGALIGN, x16,x1, x14)

inst_1699:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x003ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e003ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3378*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e003ff,0x00000000,0x80100000,x15, 306*SIGALIGN, x16,x1, x14)

inst_1700:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effe0000000000
offset:3380*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effe00,x15, 308*SIGALIGN, x16,x1, x14)

inst_1701:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effe0000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3382*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effe00,0x00000000,0x80100000,x15, 310*SIGALIGN, x16,x1, x14)

inst_1702:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x001ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e001ffffffffff
offset:3384*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e001ff,x15, 312*SIGALIGN, x16,x1, x14)

inst_1703:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x001ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e001ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3386*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e001ff,0x00000000,0x80100000,x15, 314*SIGALIGN, x16,x1, x14)

inst_1704:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efff0000000000
offset:3388*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efff00,x15, 316*SIGALIGN, x16,x1, x14)

inst_1705:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efff0000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3390*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efff00,0x00000000,0x80100000,x15, 318*SIGALIGN, x16,x1, x14)

inst_1706:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000ffffffffff
offset:3392*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e000ff,x15, 320*SIGALIGN, x16,x1, x14)

inst_1707:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000ffffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3394*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e000ff,0x00000000,0x80100000,x15, 322*SIGALIGN, x16,x1, x14)

inst_1708:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efff8000000000
offset:3396*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efff80,x15, 324*SIGALIGN, x16,x1, x14)

inst_1709:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efff8000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3398*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efff80,0x00000000,0x80100000,x15, 326*SIGALIGN, x16,x1, x14)

inst_1710:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0007fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0007fffffffff
offset:3400*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e0007f,x15, 328*SIGALIGN, x16,x1, x14)

inst_1711:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0007fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0007fffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3402*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e0007f,0x00000000,0x80100000,x15, 330*SIGALIGN, x16,x1, x14)

inst_1712:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffc000000000
offset:3404*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efffc0,x15, 332*SIGALIGN, x16,x1, x14)

inst_1713:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffc000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3406*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efffc0,0x00000000,0x80100000,x15, 334*SIGALIGN, x16,x1, x14)

inst_1714:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0003fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0003fffffffff
offset:3408*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e0003f,x15, 336*SIGALIGN, x16,x1, x14)

inst_1715:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0003fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0003fffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3410*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e0003f,0x00000000,0x80100000,x15, 338*SIGALIGN, x16,x1, x14)

inst_1716:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffe000000000
offset:3412*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efffe0,x15, 340*SIGALIGN, x16,x1, x14)

inst_1717:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffe000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3414*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efffe0,0x00000000,0x80100000,x15, 342*SIGALIGN, x16,x1, x14)

inst_1718:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0001fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0001fffffffff
offset:3416*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e0001f,x15, 344*SIGALIGN, x16,x1, x14)

inst_1719:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0001fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0001fffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3418*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e0001f,0x00000000,0x80100000,x15, 346*SIGALIGN, x16,x1, x14)

inst_1720:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effff000000000
offset:3420*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effff0,x15, 348*SIGALIGN, x16,x1, x14)

inst_1721:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effff000000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3422*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effff0,0x00000000,0x80100000,x15, 350*SIGALIGN, x16,x1, x14)

inst_1722:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000fffffffff
offset:3424*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e0000f,x15, 352*SIGALIGN, x16,x1, x14)

inst_1723:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000fffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3426*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e0000f,0x00000000,0x80100000,x15, 354*SIGALIGN, x16,x1, x14)

inst_1724:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effff800000000
offset:3428*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effff8,x15, 356*SIGALIGN, x16,x1, x14)

inst_1725:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effff800000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3430*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effff8,0x00000000,0x80100000,x15, 358*SIGALIGN, x16,x1, x14)

inst_1726:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00007ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00007ffffffff
offset:3432*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e00007,x15, 360*SIGALIGN, x16,x1, x14)

inst_1727:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00007ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00007ffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3434*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e00007,0x00000000,0x80100000,x15, 362*SIGALIGN, x16,x1, x14)

inst_1728:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffc00000000
offset:3436*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effffc,x15, 364*SIGALIGN, x16,x1, x14)

inst_1729:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffc00000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3438*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effffc,0x00000000,0x80100000,x15, 366*SIGALIGN, x16,x1, x14)

inst_1730:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00003ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00003ffffffff
offset:3440*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e00003,x15, 368*SIGALIGN, x16,x1, x14)

inst_1731:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00003ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00003ffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3442*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e00003,0x00000000,0x80100000,x15, 370*SIGALIGN, x16,x1, x14)

inst_1732:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffe00000000
offset:3444*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7effffe,x15, 372*SIGALIGN, x16,x1, x14)

inst_1733:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffe00000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3446*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7effffe,0x00000000,0x80100000,x15, 374*SIGALIGN, x16,x1, x14)

inst_1734:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00001ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00001ffffffff
offset:3448*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e00001,x15, 376*SIGALIGN, x16,x1, x14)

inst_1735:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00001ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00001ffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3450*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e00001,0x00000000,0x80100000,x15, 378*SIGALIGN, x16,x1, x14)

inst_1736:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffff00000000
offset:3452*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000000,0xb7efffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_1737:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffff00000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3454*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xb7efffff,0x00000000,0x80100000,x15, 382*SIGALIGN, x16,x1, x14)

inst_1738:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000ffffffff
offset:3456*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffff,0xb7e00000,x15, 384*SIGALIGN, x16,x1, x14)

inst_1739:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000ffffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3458*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xb7e00000,0x00000000,0x80100000,x15, 386*SIGALIGN, x16,x1, x14)

inst_1740:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffff80000000
offset:3460*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x80000000,0xb7efffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_1741:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffff80000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3462*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xb7efffff,0x00000000,0x80100000,x15, 390*SIGALIGN, x16,x1, x14)

inst_1742:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000007fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000007fffffff
offset:3464*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x7fffffff,0xb7e00000,x15, 392*SIGALIGN, x16,x1, x14)

inst_1743:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000007fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000007fffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3466*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x7fffffff, 0xb7e00000,0x00000000,0x80100000,x15, 394*SIGALIGN, x16,x1, x14)

inst_1744:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffc0000000
offset:3468*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xc0000000,0xb7efffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_1745:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3470*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xb7efffff,0x00000000,0x80100000,x15, 398*SIGALIGN, x16,x1, x14)

inst_1746:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000003fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000003fffffff
offset:3472*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x3fffffff,0xb7e00000,x15, 400*SIGALIGN, x16,x1, x14)

inst_1747:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000003fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000003fffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3474*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x3fffffff, 0xb7e00000,0x00000000,0x80100000,x15, 402*SIGALIGN, x16,x1, x14)

inst_1748:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffe0000000
offset:3476*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xe0000000,0xb7efffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_1749:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3478*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xb7efffff,0x00000000,0x80100000,x15, 406*SIGALIGN, x16,x1, x14)

inst_1750:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000001fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000001fffffff
offset:3480*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x1fffffff,0xb7e00000,x15, 408*SIGALIGN, x16,x1, x14)

inst_1751:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000001fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000001fffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3482*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x1fffffff, 0xb7e00000,0x00000000,0x80100000,x15, 410*SIGALIGN, x16,x1, x14)

inst_1752:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffff0000000
offset:3484*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xf0000000,0xb7efffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_1753:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffff0000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3486*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xb7efffff,0x00000000,0x80100000,x15, 414*SIGALIGN, x16,x1, x14)

inst_1754:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000fffffff
offset:3488*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0fffffff,0xb7e00000,x15, 416*SIGALIGN, x16,x1, x14)

inst_1755:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000fffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3490*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0fffffff, 0xb7e00000,0x00000000,0x80100000,x15, 418*SIGALIGN, x16,x1, x14)

inst_1756:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffff8000000
offset:3492*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xf8000000,0xb7efffff,x15, 420*SIGALIGN, x16,x1, x14)

inst_1757:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffff8000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3494*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xb7efffff,0x00000000,0x80100000,x15, 422*SIGALIGN, x16,x1, x14)

inst_1758:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000007ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000007ffffff
offset:3496*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x07ffffff,0xb7e00000,x15, 424*SIGALIGN, x16,x1, x14)

inst_1759:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000007ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000007ffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3498*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x07ffffff, 0xb7e00000,0x00000000,0x80100000,x15, 426*SIGALIGN, x16,x1, x14)

inst_1760:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffc000000
offset:3500*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfc000000,0xb7efffff,x15, 428*SIGALIGN, x16,x1, x14)

inst_1761:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffc000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3502*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xb7efffff,0x00000000,0x80100000,x15, 430*SIGALIGN, x16,x1, x14)

inst_1762:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000003ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000003ffffff
offset:3504*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x03ffffff,0xb7e00000,x15, 432*SIGALIGN, x16,x1, x14)

inst_1763:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000003ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000003ffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3506*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x03ffffff, 0xb7e00000,0x00000000,0x80100000,x15, 434*SIGALIGN, x16,x1, x14)

inst_1764:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffe000000
offset:3508*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfe000000,0xb7efffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_1765:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffe000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3510*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xb7efffff,0x00000000,0x80100000,x15, 438*SIGALIGN, x16,x1, x14)

inst_1766:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000001ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000001ffffff
offset:3512*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x01ffffff,0xb7e00000,x15, 440*SIGALIGN, x16,x1, x14)

inst_1767:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000001ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000001ffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3514*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01ffffff, 0xb7e00000,0x00000000,0x80100000,x15, 442*SIGALIGN, x16,x1, x14)

inst_1768:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffff000000
offset:3516*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xff000000,0xb7efffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_1769:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffff000000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3518*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xb7efffff,0x00000000,0x80100000,x15, 446*SIGALIGN, x16,x1, x14)

inst_1770:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000ffffff
offset:3520*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00ffffff,0xb7e00000,x15, 448*SIGALIGN, x16,x1, x14)

inst_1771:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000ffffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3522*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00ffffff, 0xb7e00000,0x00000000,0x80100000,x15, 450*SIGALIGN, x16,x1, x14)

inst_1772:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffff800000
offset:3524*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xff800000,0xb7efffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_1773:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffff800000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3526*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xb7efffff,0x00000000,0x80100000,x15, 454*SIGALIGN, x16,x1, x14)

inst_1774:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000007fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000007fffff
offset:3528*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x007fffff,0xb7e00000,x15, 456*SIGALIGN, x16,x1, x14)

inst_1775:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000007fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000007fffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3530*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x007fffff, 0xb7e00000,0x00000000,0x80100000,x15, 458*SIGALIGN, x16,x1, x14)

inst_1776:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffc00000
offset:3532*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffc00000,0xb7efffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_1777:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3534*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xb7efffff,0x00000000,0x80100000,x15, 462*SIGALIGN, x16,x1, x14)

inst_1778:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000003fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000003fffff
offset:3536*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x003fffff,0xb7e00000,x15, 464*SIGALIGN, x16,x1, x14)

inst_1779:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000003fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000003fffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3538*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x003fffff, 0xb7e00000,0x00000000,0x80100000,x15, 466*SIGALIGN, x16,x1, x14)

inst_1780:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffe00000
offset:3540*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffe00000,0xb7efffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_1781:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3542*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xb7efffff,0x00000000,0x80100000,x15, 470*SIGALIGN, x16,x1, x14)

inst_1782:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000001fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000001fffff
offset:3544*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x001fffff,0xb7e00000,x15, 472*SIGALIGN, x16,x1, x14)

inst_1783:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000001fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000001fffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3546*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x001fffff, 0xb7e00000,0x00000000,0x80100000,x15, 474*SIGALIGN, x16,x1, x14)

inst_1784:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffff00000
offset:3548*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfff00000,0xb7efffff,x15, 476*SIGALIGN, x16,x1, x14)

inst_1785:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffff00000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3550*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xb7efffff,0x00000000,0x80100000,x15, 478*SIGALIGN, x16,x1, x14)

inst_1786:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000000fffff
offset:3552*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x000fffff,0xb7e00000,x15, 480*SIGALIGN, x16,x1, x14)

inst_1787:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000000fffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3554*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000fffff, 0xb7e00000,0x00000000,0x80100000,x15, 482*SIGALIGN, x16,x1, x14)

inst_1788:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffff80000
offset:3556*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfff80000,0xb7efffff,x15, 484*SIGALIGN, x16,x1, x14)

inst_1789:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffff80000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3558*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xb7efffff,0x00000000,0x80100000,x15, 486*SIGALIGN, x16,x1, x14)

inst_1790:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000007ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000007ffff
offset:3560*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0007ffff,0xb7e00000,x15, 488*SIGALIGN, x16,x1, x14)

inst_1791:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000007ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000007ffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3562*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0007ffff, 0xb7e00000,0x00000000,0x80100000,x15, 490*SIGALIGN, x16,x1, x14)

inst_1792:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffc0000
offset:3564*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffc0000,0xb7efffff,x15, 492*SIGALIGN, x16,x1, x14)

inst_1793:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3566*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xb7efffff,0x00000000,0x80100000,x15, 494*SIGALIGN, x16,x1, x14)

inst_1794:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000003ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000003ffff
offset:3568*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0003ffff,0xb7e00000,x15, 496*SIGALIGN, x16,x1, x14)

inst_1795:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000003ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000003ffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3570*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0003ffff, 0xb7e00000,0x00000000,0x80100000,x15, 498*SIGALIGN, x16,x1, x14)

inst_1796:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffe0000
offset:3572*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffe0000,0xb7efffff,x15, 500*SIGALIGN, x16,x1, x14)

inst_1797:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3574*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xb7efffff,0x00000000,0x80100000,x15, 502*SIGALIGN, x16,x1, x14)

inst_1798:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000001ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000001ffff
offset:3576*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0001ffff,0xb7e00000,x15, 504*SIGALIGN, x16,x1, x14)

inst_1799:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000001ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000001ffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3578*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0001ffff, 0xb7e00000,0x00000000,0x80100000,x15, 506*SIGALIGN, x16,x1, x14)

inst_1800:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffff0000
offset:3580*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffff0000,0xb7efffff,x15, 508*SIGALIGN, x16,x1, x14)

inst_1801:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3582*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xb7efffff,0x00000000,0x80100000,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1802:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000000ffff
offset:3584*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0000ffff,0xb7e00000,x15, 0*SIGALIGN, x16,x1, x14)

inst_1803:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000000ffff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3586*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000ffff, 0xb7e00000,0x00000000,0x80100000,x15, 2*SIGALIGN, x16,x1, x14)

inst_1804:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffff8000
offset:3588*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffff8000,0xb7efffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_1805:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3590*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xb7efffff,0x00000000,0x80100000,x15, 6*SIGALIGN, x16,x1, x14)

inst_1806:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000007fff
offset:3592*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00007fff,0xb7e00000,x15, 8*SIGALIGN, x16,x1, x14)

inst_1807:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000007fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000007fff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3594*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00007fff, 0xb7e00000,0x00000000,0x80100000,x15, 10*SIGALIGN, x16,x1, x14)

inst_1808:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffc000
offset:3596*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffc000,0xb7efffff,x15, 12*SIGALIGN, x16,x1, x14)

inst_1809:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3598*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xb7efffff,0x00000000,0x80100000,x15, 14*SIGALIGN, x16,x1, x14)

inst_1810:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000003fff
offset:3600*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00003fff,0xb7e00000,x15, 16*SIGALIGN, x16,x1, x14)

inst_1811:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000003fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000003fff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3602*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00003fff, 0xb7e00000,0x00000000,0x80100000,x15, 18*SIGALIGN, x16,x1, x14)

inst_1812:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffe000
offset:3604*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffe000,0xb7efffff,x15, 20*SIGALIGN, x16,x1, x14)

inst_1813:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3606*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xb7efffff,0x00000000,0x80100000,x15, 22*SIGALIGN, x16,x1, x14)

inst_1814:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000001fff
offset:3608*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00001fff,0xb7e00000,x15, 24*SIGALIGN, x16,x1, x14)

inst_1815:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000001fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000001fff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3610*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001fff, 0xb7e00000,0x00000000,0x80100000,x15, 26*SIGALIGN, x16,x1, x14)

inst_1816:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffff000
offset:3612*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffff000,0xb7efffff,x15, 28*SIGALIGN, x16,x1, x14)

inst_1817:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffff000; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3614*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xb7efffff,0x00000000,0x80100000,x15, 30*SIGALIGN, x16,x1, x14)

inst_1818:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000000fff
offset:3616*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000fff,0xb7e00000,x15, 32*SIGALIGN, x16,x1, x14)

inst_1819:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000000fff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3618*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000fff, 0xb7e00000,0x00000000,0x80100000,x15, 34*SIGALIGN, x16,x1, x14)

inst_1820:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffff800
offset:3620*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffff800,0xb7efffff,x15, 36*SIGALIGN, x16,x1, x14)

inst_1821:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffff800; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3622*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xb7efffff,0x00000000,0x80100000,x15, 38*SIGALIGN, x16,x1, x14)

inst_1822:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000000007ff
offset:3624*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x000007ff,0xb7e00000,x15, 40*SIGALIGN, x16,x1, x14)

inst_1823:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000007ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000000007ff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3626*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000007ff, 0xb7e00000,0x00000000,0x80100000,x15, 42*SIGALIGN, x16,x1, x14)

inst_1824:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffc00
offset:3628*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffc00,0xb7efffff,x15, 44*SIGALIGN, x16,x1, x14)

inst_1825:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3630*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xb7efffff,0x00000000,0x80100000,x15, 46*SIGALIGN, x16,x1, x14)

inst_1826:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000000003ff
offset:3632*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x000003ff,0xb7e00000,x15, 48*SIGALIGN, x16,x1, x14)

inst_1827:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000003ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000000003ff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3634*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000003ff, 0xb7e00000,0x00000000,0x80100000,x15, 50*SIGALIGN, x16,x1, x14)

inst_1828:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffe00
offset:3636*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffe00,0xb7efffff,x15, 52*SIGALIGN, x16,x1, x14)

inst_1829:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3638*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xb7efffff,0x00000000,0x80100000,x15, 54*SIGALIGN, x16,x1, x14)

inst_1830:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000000001ff
offset:3640*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x000001ff,0xb7e00000,x15, 56*SIGALIGN, x16,x1, x14)

inst_1831:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000001ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000000001ff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3642*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000001ff, 0xb7e00000,0x00000000,0x80100000,x15, 58*SIGALIGN, x16,x1, x14)

inst_1832:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffff00
offset:3644*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffff00,0xb7efffff,x15, 60*SIGALIGN, x16,x1, x14)

inst_1833:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3646*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xb7efffff,0x00000000,0x80100000,x15, 62*SIGALIGN, x16,x1, x14)

inst_1834:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e00000000000ff
offset:3648*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x000000ff,0xb7e00000,x15, 64*SIGALIGN, x16,x1, x14)

inst_1835:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000000ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e00000000000ff; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3650*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x000000ff, 0xb7e00000,0x00000000,0x80100000,x15, 66*SIGALIGN, x16,x1, x14)

inst_1836:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffff80
offset:3652*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffff80,0xb7efffff,x15, 68*SIGALIGN, x16,x1, x14)

inst_1837:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3654*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xb7efffff,0x00000000,0x80100000,x15, 70*SIGALIGN, x16,x1, x14)

inst_1838:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000000007f
offset:3656*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0000007f,0xb7e00000,x15, 72*SIGALIGN, x16,x1, x14)

inst_1839:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000007f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000000007f; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3658*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000007f, 0xb7e00000,0x00000000,0x80100000,x15, 74*SIGALIGN, x16,x1, x14)

inst_1840:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffffc0
offset:3660*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffc0,0xb7efffff,x15, 76*SIGALIGN, x16,x1, x14)

inst_1841:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3662*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xb7efffff,0x00000000,0x80100000,x15, 78*SIGALIGN, x16,x1, x14)

inst_1842:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000000003f
offset:3664*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0000003f,0xb7e00000,x15, 80*SIGALIGN, x16,x1, x14)

inst_1843:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000003f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000000003f; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3666*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000003f, 0xb7e00000,0x00000000,0x80100000,x15, 82*SIGALIGN, x16,x1, x14)

inst_1844:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7efffffffffffe0
offset:3668*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xffffffe0,0xb7efffff,x15, 84*SIGALIGN, x16,x1, x14)

inst_1845:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7efffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3670*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xb7efffff,0x00000000,0x80100000,x15, 86*SIGALIGN, x16,x1, x14)

inst_1846:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000000001f
offset:3672*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0000001f,0xb7e00000,x15, 88*SIGALIGN, x16,x1, x14)

inst_1847:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000001f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000000001f; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3674*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000001f, 0xb7e00000,0x00000000,0x80100000,x15, 90*SIGALIGN, x16,x1, x14)

inst_1848:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffff0
offset:3676*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffff0,0xb7efffff,x15, 92*SIGALIGN, x16,x1, x14)

inst_1849:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3678*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xb7efffff,0x00000000,0x80100000,x15, 94*SIGALIGN, x16,x1, x14)

inst_1850:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e000000000000f
offset:3680*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x0000000f,0xb7e00000,x15, 96*SIGALIGN, x16,x1, x14)

inst_1851:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000000f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e000000000000f; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3682*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x0000000f, 0xb7e00000,0x00000000,0x80100000,x15, 98*SIGALIGN, x16,x1, x14)

inst_1852:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffff8
offset:3684*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffff8,0xb7efffff,x15, 100*SIGALIGN, x16,x1, x14)

inst_1853:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3686*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xb7efffff,0x00000000,0x80100000,x15, 102*SIGALIGN, x16,x1, x14)

inst_1854:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000000007
offset:3688*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000007,0xb7e00000,x15, 104*SIGALIGN, x16,x1, x14)

inst_1855:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000007 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000000007; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3690*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000007, 0xb7e00000,0x00000000,0x80100000,x15, 106*SIGALIGN, x16,x1, x14)

inst_1856:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffffc
offset:3692*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffffc,0xb7efffff,x15, 108*SIGALIGN, x16,x1, x14)

inst_1857:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3694*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xb7efffff,0x00000000,0x80100000,x15, 110*SIGALIGN, x16,x1, x14)

inst_1858:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000000003
offset:3696*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000003,0xb7e00000,x15, 112*SIGALIGN, x16,x1, x14)

inst_1859:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000003 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000000003; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3698*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000003, 0xb7e00000,0x00000000,0x80100000,x15, 114*SIGALIGN, x16,x1, x14)

inst_1860:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7effffffffffffe
offset:3700*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xfffffffe,0xb7efffff,x15, 116*SIGALIGN, x16,x1, x14)

inst_1861:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7effffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3702*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xb7efffff,0x00000000,0x80100000,x15, 118*SIGALIGN, x16,x1, x14)

inst_1862:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e0000000000001
offset:3704*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x00000001,0xb7e00000,x15, 120*SIGALIGN, x16,x1, x14)

inst_1863:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e0000000000001; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3706*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000001, 0xb7e00000,0x00000000,0x80100000,x15, 122*SIGALIGN, x16,x1, x14)

inst_1864:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e6db6db6db6db6
offset:3708*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xb6db6db6,0xb7e6db6d,x15, 124*SIGALIGN, x16,x1, x14)

inst_1865:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e6db6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3710*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xb7e6db6d,0x00000000,0x80100000,x15, 126*SIGALIGN, x16,x1, x14)

inst_1866:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xdb6db6db6db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7edb6db6db6db6d
offset:3712*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x6db6db6d,0xb7edb6db,x15, 128*SIGALIGN, x16,x1, x14)

inst_1867:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xdb6db6db6db6d and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7edb6db6db6db6d; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3714*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6d, 0xb7edb6db,0x00000000,0x80100000,x15, 130*SIGALIGN, x16,x1, x14)

inst_1868:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x3333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e3333333333333
offset:3716*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x33333333,0xb7e33333,x15, 132*SIGALIGN, x16,x1, x14)

inst_1869:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x3333333333333 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e3333333333333; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3718*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0xb7e33333,0x00000000,0x80100000,x15, 134*SIGALIGN, x16,x1, x14)

inst_1870:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7eccccccccccccc
offset:3720*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xcccccccc,0xb7eccccc,x15, 136*SIGALIGN, x16,x1, x14)

inst_1871:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xccccccccccccc and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7eccccccccccccc; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3722*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0xb7eccccc,0x00000000,0x80100000,x15, 138*SIGALIGN, x16,x1, x14)

inst_1872:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x7777777777777 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e7777777777777
offset:3724*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x77777777,0xb7e77777,x15, 140*SIGALIGN, x16,x1, x14)

inst_1873:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x7777777777777 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e7777777777777; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3726*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x77777777, 0xb7e77777,0x00000000,0x80100000,x15, 142*SIGALIGN, x16,x1, x14)

inst_1874:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x8888888888888 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e8888888888888
offset:3728*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x88888888,0xb7e88888,x15, 144*SIGALIGN, x16,x1, x14)

inst_1875:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x8888888888888 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e8888888888888; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3730*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x88888888, 0xb7e88888,0x00000000,0x80100000,x15, 146*SIGALIGN, x16,x1, x14)

inst_1876:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x4924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e4924924924924
offset:3732*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x24924924,0xb7e49249,x15, 148*SIGALIGN, x16,x1, x14)

inst_1877:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x4924924924924 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e4924924924924; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3734*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0xb7e49249,0x00000000,0x80100000,x15, 150*SIGALIGN, x16,x1, x14)

inst_1878:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xb6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7eb6db6db6db6db
offset:3736*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0xdb6db6db,0xb7eb6db6,x15, 152*SIGALIGN, x16,x1, x14)

inst_1879:// fs1 == 1 and fe1 == 0x37e and fm1 == 0xb6db6db6db6db and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7eb6db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3738*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0xb7eb6db6,0x00000000,0x80100000,x15, 154*SIGALIGN, x16,x1, x14)

inst_1880:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x6666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e6666666666666
offset:3740*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x66666666,0xb7e66666,x15, 156*SIGALIGN, x16,x1, x14)

inst_1881:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x6666666666666 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e6666666666666; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3742*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0xb7e66666,0x00000000,0x80100000,x15, 158*SIGALIGN, x16,x1, x14)

inst_1882:// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x9999999999999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x8010000000000000; valaddr_reg:x15; op2:x26; op2val:0xb7e9999999999999
offset:3744*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x80100000,0x99999999,0xb7e99999,x15, 160*SIGALIGN, x16,x1, x14)

inst_1883:// fs1 == 1 and fe1 == 0x37e and fm1 == 0x9999999999999 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xb7e9999999999999; valaddr_reg:x15; op2:x26; op2val:0x8010000000000000
offset:3746*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x99999999, 0xb7e99999,0x00000000,0x80100000,x15, 162*SIGALIGN, x16,x1, x14)

inst_1884:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fe000000000000
offset:3748*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fe0000,x15, 164*SIGALIGN, x16,x1, x14)

inst_1885:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fe000000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3750*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fe0000,0xffffffff,0x7fefffff,x15, 166*SIGALIGN, x16,x1, x14)

inst_1886:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000000
offset:3752*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0000,x15, 168*SIGALIGN, x16,x1, x14)

inst_1887:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3754*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 170*SIGALIGN, x16,x1, x14)

inst_1888:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd000000000000
offset:3756*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fd0000,x15, 172*SIGALIGN, x16,x1, x14)

inst_1889:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd000000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3758*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fd0000,0xffffffff,0x7fefffff,x15, 174*SIGALIGN, x16,x1, x14)

inst_1890:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc800000000000
offset:3760*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc8000,x15, 176*SIGALIGN, x16,x1, x14)

inst_1891:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc800000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc800000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3762*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc8000,0xffffffff,0x7fefffff,x15, 178*SIGALIGN, x16,x1, x14)

inst_1892:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd800000000000
offset:3764*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fd8000,x15, 180*SIGALIGN, x16,x1, x14)

inst_1893:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd800000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd800000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3766*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fd8000,0xffffffff,0x7fefffff,x15, 182*SIGALIGN, x16,x1, x14)

inst_1894:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc400000000000
offset:3768*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc4000,x15, 184*SIGALIGN, x16,x1, x14)

inst_1895:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc400000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc400000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3770*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc4000,0xffffffff,0x7fefffff,x15, 186*SIGALIGN, x16,x1, x14)

inst_1896:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdc00000000000
offset:3772*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdc000,x15, 188*SIGALIGN, x16,x1, x14)

inst_1897:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdc00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdc00000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3774*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdc000,0xffffffff,0x7fefffff,x15, 190*SIGALIGN, x16,x1, x14)

inst_1898:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc200000000000
offset:3776*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc2000,x15, 192*SIGALIGN, x16,x1, x14)

inst_1899:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc200000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc200000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3778*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc2000,0xffffffff,0x7fefffff,x15, 194*SIGALIGN, x16,x1, x14)

inst_1900:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xde00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fde00000000000
offset:3780*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fde000,x15, 196*SIGALIGN, x16,x1, x14)

inst_1901:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xde00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fde00000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3782*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fde000,0xffffffff,0x7fefffff,x15, 198*SIGALIGN, x16,x1, x14)

inst_1902:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc100000000000
offset:3784*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc1000,x15, 200*SIGALIGN, x16,x1, x14)

inst_1903:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc100000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc100000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3786*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc1000,0xffffffff,0x7fefffff,x15, 202*SIGALIGN, x16,x1, x14)

inst_1904:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdf00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdf00000000000
offset:3788*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdf000,x15, 204*SIGALIGN, x16,x1, x14)

inst_1905:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdf00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdf00000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3790*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdf000,0xffffffff,0x7fefffff,x15, 206*SIGALIGN, x16,x1, x14)

inst_1906:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc080000000000
offset:3792*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0800,x15, 208*SIGALIGN, x16,x1, x14)

inst_1907:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc080000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc080000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3794*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0800,0xffffffff,0x7fefffff,x15, 210*SIGALIGN, x16,x1, x14)

inst_1908:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdf80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdf80000000000
offset:3796*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdf800,x15, 212*SIGALIGN, x16,x1, x14)

inst_1909:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdf80000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdf80000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3798*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdf800,0xffffffff,0x7fefffff,x15, 214*SIGALIGN, x16,x1, x14)

inst_1910:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc040000000000
offset:3800*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0400,x15, 216*SIGALIGN, x16,x1, x14)

inst_1911:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc040000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc040000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3802*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0400,0xffffffff,0x7fefffff,x15, 218*SIGALIGN, x16,x1, x14)

inst_1912:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfc0000000000
offset:3804*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfc00,x15, 220*SIGALIGN, x16,x1, x14)

inst_1913:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfc0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfc0000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3806*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfc00,0xffffffff,0x7fefffff,x15, 222*SIGALIGN, x16,x1, x14)

inst_1914:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc020000000000
offset:3808*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0200,x15, 224*SIGALIGN, x16,x1, x14)

inst_1915:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc020000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc020000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3810*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0200,0xffffffff,0x7fefffff,x15, 226*SIGALIGN, x16,x1, x14)

inst_1916:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfe0000000000
offset:3812*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfe00,x15, 228*SIGALIGN, x16,x1, x14)

inst_1917:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfe0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfe0000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3814*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfe00,0xffffffff,0x7fefffff,x15, 230*SIGALIGN, x16,x1, x14)

inst_1918:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc010000000000
offset:3816*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0100,x15, 232*SIGALIGN, x16,x1, x14)

inst_1919:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc010000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc010000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3818*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0100,0xffffffff,0x7fefffff,x15, 234*SIGALIGN, x16,x1, x14)

inst_1920:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdff0000000000
offset:3820*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdff00,x15, 236*SIGALIGN, x16,x1, x14)

inst_1921:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdff0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdff0000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3822*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdff00,0xffffffff,0x7fefffff,x15, 238*SIGALIGN, x16,x1, x14)

inst_1922:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc008000000000
offset:3824*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0080,x15, 240*SIGALIGN, x16,x1, x14)

inst_1923:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc008000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc008000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3826*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0080,0xffffffff,0x7fefffff,x15, 242*SIGALIGN, x16,x1, x14)

inst_1924:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdff8000000000
offset:3828*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdff80,x15, 244*SIGALIGN, x16,x1, x14)

inst_1925:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdff8000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdff8000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3830*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdff80,0xffffffff,0x7fefffff,x15, 246*SIGALIGN, x16,x1, x14)

inst_1926:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc004000000000
offset:3832*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0040,x15, 248*SIGALIGN, x16,x1, x14)

inst_1927:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc004000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc004000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3834*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0040,0xffffffff,0x7fefffff,x15, 250*SIGALIGN, x16,x1, x14)

inst_1928:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffc000000000
offset:3836*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdffc0,x15, 252*SIGALIGN, x16,x1, x14)

inst_1929:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffc000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffc000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3838*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdffc0,0xffffffff,0x7fefffff,x15, 254*SIGALIGN, x16,x1, x14)

inst_1930:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc002000000000
offset:3840*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0020,x15, 256*SIGALIGN, x16,x1, x14)

inst_1931:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc002000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc002000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3842*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0020,0xffffffff,0x7fefffff,x15, 258*SIGALIGN, x16,x1, x14)

inst_1932:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffe000000000
offset:3844*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdffe0,x15, 260*SIGALIGN, x16,x1, x14)

inst_1933:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffe000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffe000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3846*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdffe0,0xffffffff,0x7fefffff,x15, 262*SIGALIGN, x16,x1, x14)

inst_1934:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc001000000000
offset:3848*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0010,x15, 264*SIGALIGN, x16,x1, x14)

inst_1935:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc001000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc001000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3850*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0010,0xffffffff,0x7fefffff,x15, 266*SIGALIGN, x16,x1, x14)

inst_1936:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfff000000000
offset:3852*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfff0,x15, 268*SIGALIGN, x16,x1, x14)

inst_1937:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfff000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfff000000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3854*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfff0,0xffffffff,0x7fefffff,x15, 270*SIGALIGN, x16,x1, x14)

inst_1938:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000800000000
offset:3856*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0008,x15, 272*SIGALIGN, x16,x1, x14)

inst_1939:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000800000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000800000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3858*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0008,0xffffffff,0x7fefffff,x15, 274*SIGALIGN, x16,x1, x14)

inst_1940:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfff800000000
offset:3860*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfff8,x15, 276*SIGALIGN, x16,x1, x14)

inst_1941:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfff800000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfff800000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3862*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfff8,0xffffffff,0x7fefffff,x15, 278*SIGALIGN, x16,x1, x14)

inst_1942:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000400000000
offset:3864*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0004,x15, 280*SIGALIGN, x16,x1, x14)

inst_1943:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000400000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000400000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3866*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0004,0xffffffff,0x7fefffff,x15, 282*SIGALIGN, x16,x1, x14)

inst_1944:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffc00000000
offset:3868*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfffc,x15, 284*SIGALIGN, x16,x1, x14)

inst_1945:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffc00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffc00000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3870*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfffc,0xffffffff,0x7fefffff,x15, 286*SIGALIGN, x16,x1, x14)

inst_1946:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000200000000
offset:3872*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0002,x15, 288*SIGALIGN, x16,x1, x14)

inst_1947:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000200000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000200000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3874*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0002,0xffffffff,0x7fefffff,x15, 290*SIGALIGN, x16,x1, x14)

inst_1948:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffe00000000
offset:3876*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdfffe,x15, 292*SIGALIGN, x16,x1, x14)

inst_1949:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffe00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffe00000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3878*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdfffe,0xffffffff,0x7fefffff,x15, 294*SIGALIGN, x16,x1, x14)

inst_1950:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000100000000
offset:3880*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fc0001,x15, 296*SIGALIGN, x16,x1, x14)

inst_1951:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000100000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000100000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3882*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fc0001,0xffffffff,0x7fefffff,x15, 298*SIGALIGN, x16,x1, x14)

inst_1952:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffff00000000
offset:3884*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000000,0x47fdffff,x15, 300*SIGALIGN, x16,x1, x14)

inst_1953:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffff00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffff00000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3886*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 302*SIGALIGN, x16,x1, x14)

inst_1954:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000080000000
offset:3888*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x80000000,0x47fc0000,x15, 304*SIGALIGN, x16,x1, x14)

inst_1955:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000080000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000080000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3890*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 306*SIGALIGN, x16,x1, x14)

inst_1956:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffff80000000
offset:3892*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x80000000,0x47fdffff,x15, 308*SIGALIGN, x16,x1, x14)

inst_1957:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffff80000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffff80000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3894*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 310*SIGALIGN, x16,x1, x14)

inst_1958:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000040000000
offset:3896*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x40000000,0x47fc0000,x15, 312*SIGALIGN, x16,x1, x14)

inst_1959:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000040000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000040000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3898*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x40000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 314*SIGALIGN, x16,x1, x14)

inst_1960:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffc0000000
offset:3900*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xc0000000,0x47fdffff,x15, 316*SIGALIGN, x16,x1, x14)

inst_1961:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffc0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffc0000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3902*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 318*SIGALIGN, x16,x1, x14)

inst_1962:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000020000000
offset:3904*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x20000000,0x47fc0000,x15, 320*SIGALIGN, x16,x1, x14)

inst_1963:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000020000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000020000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3906*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x20000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 322*SIGALIGN, x16,x1, x14)

inst_1964:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffe0000000
offset:3908*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xe0000000,0x47fdffff,x15, 324*SIGALIGN, x16,x1, x14)

inst_1965:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffe0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffe0000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3910*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 326*SIGALIGN, x16,x1, x14)

inst_1966:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000010000000
offset:3912*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x10000000,0x47fc0000,x15, 328*SIGALIGN, x16,x1, x14)

inst_1967:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000010000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000010000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3914*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x10000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 330*SIGALIGN, x16,x1, x14)

inst_1968:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffff0000000
offset:3916*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xf0000000,0x47fdffff,x15, 332*SIGALIGN, x16,x1, x14)

inst_1969:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffff0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffff0000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3918*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 334*SIGALIGN, x16,x1, x14)

inst_1970:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000008000000
offset:3920*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x08000000,0x47fc0000,x15, 336*SIGALIGN, x16,x1, x14)

inst_1971:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000008000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000008000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3922*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x08000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 338*SIGALIGN, x16,x1, x14)

inst_1972:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffff8000000
offset:3924*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xf8000000,0x47fdffff,x15, 340*SIGALIGN, x16,x1, x14)

inst_1973:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffff8000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffff8000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3926*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 342*SIGALIGN, x16,x1, x14)

inst_1974:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000004000000
offset:3928*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x04000000,0x47fc0000,x15, 344*SIGALIGN, x16,x1, x14)

inst_1975:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000004000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000004000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3930*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x04000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 346*SIGALIGN, x16,x1, x14)

inst_1976:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffc000000
offset:3932*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfc000000,0x47fdffff,x15, 348*SIGALIGN, x16,x1, x14)

inst_1977:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffc000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffc000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3934*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 350*SIGALIGN, x16,x1, x14)

inst_1978:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000002000000
offset:3936*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x02000000,0x47fc0000,x15, 352*SIGALIGN, x16,x1, x14)

inst_1979:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000002000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000002000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3938*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x02000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 354*SIGALIGN, x16,x1, x14)

inst_1980:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffe000000
offset:3940*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfe000000,0x47fdffff,x15, 356*SIGALIGN, x16,x1, x14)

inst_1981:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffe000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffe000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3942*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 358*SIGALIGN, x16,x1, x14)

inst_1982:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000001000000
offset:3944*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x01000000,0x47fc0000,x15, 360*SIGALIGN, x16,x1, x14)

inst_1983:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000001000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000001000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3946*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01000000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 362*SIGALIGN, x16,x1, x14)

inst_1984:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffff000000
offset:3948*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xff000000,0x47fdffff,x15, 364*SIGALIGN, x16,x1, x14)

inst_1985:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffff000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffff000000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3950*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 366*SIGALIGN, x16,x1, x14)

inst_1986:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000800000
offset:3952*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00800000,0x47fc0000,x15, 368*SIGALIGN, x16,x1, x14)

inst_1987:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000800000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000800000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3954*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00800000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 370*SIGALIGN, x16,x1, x14)

inst_1988:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffff800000
offset:3956*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xff800000,0x47fdffff,x15, 372*SIGALIGN, x16,x1, x14)

inst_1989:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffff800000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffff800000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3958*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 374*SIGALIGN, x16,x1, x14)

inst_1990:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000400000
offset:3960*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00400000,0x47fc0000,x15, 376*SIGALIGN, x16,x1, x14)

inst_1991:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000400000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000400000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3962*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00400000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 378*SIGALIGN, x16,x1, x14)

inst_1992:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffc00000
offset:3964*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffc00000,0x47fdffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_1993:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffc00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffc00000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3966*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 382*SIGALIGN, x16,x1, x14)

inst_1994:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000200000
offset:3968*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00200000,0x47fc0000,x15, 384*SIGALIGN, x16,x1, x14)

inst_1995:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000200000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000200000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3970*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00200000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 386*SIGALIGN, x16,x1, x14)

inst_1996:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffe00000
offset:3972*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffe00000,0x47fdffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_1997:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffe00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffe00000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3974*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 390*SIGALIGN, x16,x1, x14)

inst_1998:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000100000
offset:3976*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00100000,0x47fc0000,x15, 392*SIGALIGN, x16,x1, x14)

inst_1999:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000100000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000100000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3978*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00100000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 394*SIGALIGN, x16,x1, x14)

inst_2000:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffff00000
offset:3980*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfff00000,0x47fdffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_2001:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffff00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffff00000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3982*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 398*SIGALIGN, x16,x1, x14)

inst_2002:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000080000
offset:3984*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00080000,0x47fc0000,x15, 400*SIGALIGN, x16,x1, x14)

inst_2003:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000080000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000080000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3986*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00080000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 402*SIGALIGN, x16,x1, x14)

inst_2004:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffff80000
offset:3988*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfff80000,0x47fdffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_2005:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffff80000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffff80000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3990*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 406*SIGALIGN, x16,x1, x14)

inst_2006:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000040000
offset:3992*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00040000,0x47fc0000,x15, 408*SIGALIGN, x16,x1, x14)

inst_2007:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000040000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000040000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3994*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00040000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 410*SIGALIGN, x16,x1, x14)

inst_2008:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffc0000
offset:3996*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffc0000,0x47fdffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_2009:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffc0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffc0000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:3998*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 414*SIGALIGN, x16,x1, x14)

inst_2010:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000020000
offset:4000*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00020000,0x47fc0000,x15, 416*SIGALIGN, x16,x1, x14)

inst_2011:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000020000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000020000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4002*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00020000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 418*SIGALIGN, x16,x1, x14)

inst_2012:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffe0000
offset:4004*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffe0000,0x47fdffff,x15, 420*SIGALIGN, x16,x1, x14)

inst_2013:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffe0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffe0000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4006*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 422*SIGALIGN, x16,x1, x14)

inst_2014:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000010000
offset:4008*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00010000,0x47fc0000,x15, 424*SIGALIGN, x16,x1, x14)

inst_2015:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000010000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000010000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4010*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00010000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 426*SIGALIGN, x16,x1, x14)

inst_2016:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffff0000
offset:4012*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffff0000,0x47fdffff,x15, 428*SIGALIGN, x16,x1, x14)

inst_2017:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffff0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffff0000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4014*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 430*SIGALIGN, x16,x1, x14)

inst_2018:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000008000
offset:4016*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00008000,0x47fc0000,x15, 432*SIGALIGN, x16,x1, x14)

inst_2019:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000008000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000008000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4018*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00008000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 434*SIGALIGN, x16,x1, x14)

inst_2020:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffff8000
offset:4020*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffff8000,0x47fdffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_2021:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffff8000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffff8000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4022*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 438*SIGALIGN, x16,x1, x14)

inst_2022:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000004000
offset:4024*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00004000,0x47fc0000,x15, 440*SIGALIGN, x16,x1, x14)

inst_2023:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000004000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000004000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4026*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00004000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 442*SIGALIGN, x16,x1, x14)

inst_2024:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffc000
offset:4028*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffc000,0x47fdffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_2025:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffc000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffc000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4030*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 446*SIGALIGN, x16,x1, x14)

inst_2026:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000002000
offset:4032*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00002000,0x47fc0000,x15, 448*SIGALIGN, x16,x1, x14)

inst_2027:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000002000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000002000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4034*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00002000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 450*SIGALIGN, x16,x1, x14)

inst_2028:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffe000
offset:4036*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffe000,0x47fdffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_2029:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffe000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffe000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4038*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 454*SIGALIGN, x16,x1, x14)

inst_2030:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000001000
offset:4040*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00001000,0x47fc0000,x15, 456*SIGALIGN, x16,x1, x14)

inst_2031:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000001000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000001000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4042*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001000, 0x47fc0000,0xffffffff,0x7fefffff,x15, 458*SIGALIGN, x16,x1, x14)

inst_2032:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffff000
offset:4044*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffff000,0x47fdffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_2033:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffff000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffff000; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4046*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0x47fdffff,0xffffffff,0x7fefffff,x15, 462*SIGALIGN, x16,x1, x14)

inst_2034:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000800
offset:4048*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000800,0x47fc0000,x15, 464*SIGALIGN, x16,x1, x14)

inst_2035:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000800 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000800; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4050*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000800, 0x47fc0000,0xffffffff,0x7fefffff,x15, 466*SIGALIGN, x16,x1, x14)

inst_2036:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffff800
offset:4052*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffff800,0x47fdffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_2037:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffff800 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffff800; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4054*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0x47fdffff,0xffffffff,0x7fefffff,x15, 470*SIGALIGN, x16,x1, x14)

inst_2038:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000400
offset:4056*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000400,0x47fc0000,x15, 472*SIGALIGN, x16,x1, x14)

inst_2039:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000400 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000400; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4058*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000400, 0x47fc0000,0xffffffff,0x7fefffff,x15, 474*SIGALIGN, x16,x1, x14)

inst_2040:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffc00
offset:4060*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffc00,0x47fdffff,x15, 476*SIGALIGN, x16,x1, x14)

inst_2041:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffc00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffc00; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4062*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0x47fdffff,0xffffffff,0x7fefffff,x15, 478*SIGALIGN, x16,x1, x14)

inst_2042:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000200
offset:4064*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000200,0x47fc0000,x15, 480*SIGALIGN, x16,x1, x14)

inst_2043:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000200 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000200; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4066*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000200, 0x47fc0000,0xffffffff,0x7fefffff,x15, 482*SIGALIGN, x16,x1, x14)

inst_2044:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffe00
offset:4068*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffe00,0x47fdffff,x15, 484*SIGALIGN, x16,x1, x14)

inst_2045:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffe00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffe00; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4070*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0x47fdffff,0xffffffff,0x7fefffff,x15, 486*SIGALIGN, x16,x1, x14)

inst_2046:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000100
offset:4072*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000100,0x47fc0000,x15, 488*SIGALIGN, x16,x1, x14)

inst_2047:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000100 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000100; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4074*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000100, 0x47fc0000,0xffffffff,0x7fefffff,x15, 490*SIGALIGN, x16,x1, x14)

inst_2048:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffff00
offset:4076*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffff00,0x47fdffff,x15, 492*SIGALIGN, x16,x1, x14)

inst_2049:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffff00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffff00; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4078*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0x47fdffff,0xffffffff,0x7fefffff,x15, 494*SIGALIGN, x16,x1, x14)

inst_2050:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000080
offset:4080*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000080,0x47fc0000,x15, 496*SIGALIGN, x16,x1, x14)

inst_2051:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000080 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000080; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4082*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000080, 0x47fc0000,0xffffffff,0x7fefffff,x15, 498*SIGALIGN, x16,x1, x14)

inst_2052:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffff80
offset:4084*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffff80,0x47fdffff,x15, 500*SIGALIGN, x16,x1, x14)

inst_2053:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffff80 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffff80; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4086*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0x47fdffff,0xffffffff,0x7fefffff,x15, 502*SIGALIGN, x16,x1, x14)

inst_2054:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000040
offset:4088*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000040,0x47fc0000,x15, 504*SIGALIGN, x16,x1, x14)

inst_2055:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000040 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000040; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4090*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000040, 0x47fc0000,0xffffffff,0x7fefffff,x15, 506*SIGALIGN, x16,x1, x14)

inst_2056:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffffc0
offset:4092*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffc0,0x47fdffff,x15, 508*SIGALIGN, x16,x1, x14)

inst_2057:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffc0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4094*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0x47fdffff,0xffffffff,0x7fefffff,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_2058:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000020
offset:4096*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000020,0x47fc0000,x15, 0*SIGALIGN, x16,x1, x14)

inst_2059:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000020 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000020; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4098*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000020, 0x47fc0000,0xffffffff,0x7fefffff,x15, 2*SIGALIGN, x16,x1, x14)

inst_2060:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffffe0
offset:4100*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffe0,0x47fdffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_2061:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffe0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4102*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0x47fdffff,0xffffffff,0x7fefffff,x15, 6*SIGALIGN, x16,x1, x14)

inst_2062:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000010
offset:4104*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000010,0x47fc0000,x15, 8*SIGALIGN, x16,x1, x14)

inst_2063:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000010 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000010; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4106*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000010, 0x47fc0000,0xffffffff,0x7fefffff,x15, 10*SIGALIGN, x16,x1, x14)

inst_2064:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffff0
offset:4108*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffff0,0x47fdffff,x15, 12*SIGALIGN, x16,x1, x14)

inst_2065:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffff0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffff0; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4110*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0x47fdffff,0xffffffff,0x7fefffff,x15, 14*SIGALIGN, x16,x1, x14)

inst_2066:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000008
offset:4112*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000008,0x47fc0000,x15, 16*SIGALIGN, x16,x1, x14)

inst_2067:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000008 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000008; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4114*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000008, 0x47fc0000,0xffffffff,0x7fefffff,x15, 18*SIGALIGN, x16,x1, x14)

inst_2068:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffff8
offset:4116*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffff8,0x47fdffff,x15, 20*SIGALIGN, x16,x1, x14)

inst_2069:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffff8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffff8; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4118*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0x47fdffff,0xffffffff,0x7fefffff,x15, 22*SIGALIGN, x16,x1, x14)

inst_2070:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000004
offset:4120*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000004,0x47fc0000,x15, 24*SIGALIGN, x16,x1, x14)

inst_2071:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000004 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000004; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4122*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000004, 0x47fc0000,0xffffffff,0x7fefffff,x15, 26*SIGALIGN, x16,x1, x14)

inst_2072:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffffc
offset:4124*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffffc,0x47fdffff,x15, 28*SIGALIGN, x16,x1, x14)

inst_2073:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffffc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffffc; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4126*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0x47fdffff,0xffffffff,0x7fefffff,x15, 30*SIGALIGN, x16,x1, x14)

inst_2074:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc000000000002
offset:4128*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x00000002,0x47fc0000,x15, 32*SIGALIGN, x16,x1, x14)

inst_2075:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc000000000002; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4130*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0x47fc0000,0xffffffff,0x7fefffff,x15, 34*SIGALIGN, x16,x1, x14)

inst_2076:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdfffffffffffe
offset:4132*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xfffffffe,0x47fdffff,x15, 36*SIGALIGN, x16,x1, x14)

inst_2077:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffffe and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdfffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4134*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x47fdffff,0xffffffff,0x7fefffff,x15, 38*SIGALIGN, x16,x1, x14)

inst_2078:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdffffffffffff
offset:4136*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xffffffff,0x47fdffff,x15, 40*SIGALIGN, x16,x1, x14)

inst_2079:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4138*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x47fdffff,0xffffffff,0x7fefffff,x15, 42*SIGALIGN, x16,x1, x14)

inst_2080:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xcdb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fcdb6db6db6db6
offset:4140*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xb6db6db6,0x47fcdb6d,x15, 44*SIGALIGN, x16,x1, x14)

inst_2081:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xcdb6db6db6db6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fcdb6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4142*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0x47fcdb6d,0xffffffff,0x7fefffff,x15, 46*SIGALIGN, x16,x1, x14)

inst_2082:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fdb6db6db6db6e
offset:4144*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x6db6db6e,0x47fdb6db,x15, 48*SIGALIGN, x16,x1, x14)

inst_2083:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdb6db6db6db6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fdb6db6db6db6e; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4146*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6e, 0x47fdb6db,0xffffffff,0x7fefffff,x15, 50*SIGALIGN, x16,x1, x14)

inst_2084:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc666666666666
offset:4148*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x66666666,0x47fc6666,x15, 52*SIGALIGN, x16,x1, x14)

inst_2085:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc666666666666 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc666666666666; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4150*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0x47fc6666,0xffffffff,0x7fefffff,x15, 54*SIGALIGN, x16,x1, x14)

inst_2086:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd99999999999a
offset:4152*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x9999999a,0x47fd9999,x15, 56*SIGALIGN, x16,x1, x14)

inst_2087:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd99999999999a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd99999999999a; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4154*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x9999999a, 0x47fd9999,0xffffffff,0x7fefffff,x15, 58*SIGALIGN, x16,x1, x14)

inst_2088:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xceeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fceeeeeeeeeeee
offset:4156*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xeeeeeeee,0x47fceeee,x15, 60*SIGALIGN, x16,x1, x14)

inst_2089:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xceeeeeeeeeeee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fceeeeeeeeeeee; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4158*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xeeeeeeee, 0x47fceeee,0xffffffff,0x7fefffff,x15, 62*SIGALIGN, x16,x1, x14)

inst_2090:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd111111111111
offset:4160*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x11111111,0x47fd1111,x15, 64*SIGALIGN, x16,x1, x14)

inst_2091:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd111111111111 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd111111111111; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4162*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111111, 0x47fd1111,0xffffffff,0x7fefffff,x15, 66*SIGALIGN, x16,x1, x14)

inst_2092:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fc924924924924
offset:4164*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x24924924,0x47fc9249,x15, 68*SIGALIGN, x16,x1, x14)

inst_2093:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc924924924924 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fc924924924924; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4166*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0x47fc9249,0xffffffff,0x7fefffff,x15, 70*SIGALIGN, x16,x1, x14)

inst_2094:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd6db6db6db6db
offset:4168*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xdb6db6db,0x47fd6db6,x15, 72*SIGALIGN, x16,x1, x14)

inst_2095:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd6db6db6db6db and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd6db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4170*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0x47fd6db6,0xffffffff,0x7fefffff,x15, 74*SIGALIGN, x16,x1, x14)

inst_2096:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fccccccccccccc
offset:4172*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0xcccccccc,0x47fccccc,x15, 76*SIGALIGN, x16,x1, x14)

inst_2097:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xccccccccccccc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fccccccccccccc; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4174*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0x47fccccc,0xffffffff,0x7fefffff,x15, 78*SIGALIGN, x16,x1, x14)

inst_2098:// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x7fefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0x47fd333333333333
offset:4176*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0x7fefffff,0x33333333,0x47fd3333,x15, 80*SIGALIGN, x16,x1, x14)

inst_2099:// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd333333333333 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x47fd333333333333; valaddr_reg:x15; op2:x26; op2val:0x7fefffffffffffff
offset:4178*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0x47fd3333,0xffffffff,0x7fefffff,x15, 82*SIGALIGN, x16,x1, x14)

inst_2100:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fe000000000000
offset:4180*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fe0000,x15, 84*SIGALIGN, x16,x1, x14)

inst_2101:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fe000000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4182*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fe0000,0xffffffff,0xffefffff,x15, 86*SIGALIGN, x16,x1, x14)

inst_2102:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000000
offset:4184*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0000,x15, 88*SIGALIGN, x16,x1, x14)

inst_2103:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4186*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 90*SIGALIGN, x16,x1, x14)

inst_2104:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd000000000000
offset:4188*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fd0000,x15, 92*SIGALIGN, x16,x1, x14)

inst_2105:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd000000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4190*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fd0000,0xffffffff,0xffefffff,x15, 94*SIGALIGN, x16,x1, x14)

inst_2106:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc800000000000
offset:4192*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc8000,x15, 96*SIGALIGN, x16,x1, x14)

inst_2107:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc800000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc800000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4194*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc8000,0xffffffff,0xffefffff,x15, 98*SIGALIGN, x16,x1, x14)

inst_2108:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd800000000000
offset:4196*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fd8000,x15, 100*SIGALIGN, x16,x1, x14)

inst_2109:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd800000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd800000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4198*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fd8000,0xffffffff,0xffefffff,x15, 102*SIGALIGN, x16,x1, x14)

inst_2110:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc400000000000
offset:4200*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc4000,x15, 104*SIGALIGN, x16,x1, x14)

inst_2111:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc400000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc400000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4202*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc4000,0xffffffff,0xffefffff,x15, 106*SIGALIGN, x16,x1, x14)

inst_2112:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdc00000000000
offset:4204*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdc000,x15, 108*SIGALIGN, x16,x1, x14)

inst_2113:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdc00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdc00000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4206*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdc000,0xffffffff,0xffefffff,x15, 110*SIGALIGN, x16,x1, x14)

inst_2114:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc200000000000
offset:4208*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc2000,x15, 112*SIGALIGN, x16,x1, x14)

inst_2115:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc200000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc200000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4210*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc2000,0xffffffff,0xffefffff,x15, 114*SIGALIGN, x16,x1, x14)

inst_2116:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xde00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fde00000000000
offset:4212*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fde000,x15, 116*SIGALIGN, x16,x1, x14)

inst_2117:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xde00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fde00000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4214*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fde000,0xffffffff,0xffefffff,x15, 118*SIGALIGN, x16,x1, x14)

inst_2118:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc100000000000
offset:4216*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc1000,x15, 120*SIGALIGN, x16,x1, x14)

inst_2119:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc100000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc100000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4218*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc1000,0xffffffff,0xffefffff,x15, 122*SIGALIGN, x16,x1, x14)

inst_2120:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdf00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdf00000000000
offset:4220*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdf000,x15, 124*SIGALIGN, x16,x1, x14)

inst_2121:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdf00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdf00000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4222*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdf000,0xffffffff,0xffefffff,x15, 126*SIGALIGN, x16,x1, x14)

inst_2122:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc080000000000
offset:4224*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0800,x15, 128*SIGALIGN, x16,x1, x14)

inst_2123:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc080000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc080000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4226*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0800,0xffffffff,0xffefffff,x15, 130*SIGALIGN, x16,x1, x14)

inst_2124:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdf80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdf80000000000
offset:4228*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdf800,x15, 132*SIGALIGN, x16,x1, x14)

inst_2125:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdf80000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdf80000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4230*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdf800,0xffffffff,0xffefffff,x15, 134*SIGALIGN, x16,x1, x14)

inst_2126:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc040000000000
offset:4232*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0400,x15, 136*SIGALIGN, x16,x1, x14)

inst_2127:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc040000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc040000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4234*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0400,0xffffffff,0xffefffff,x15, 138*SIGALIGN, x16,x1, x14)

inst_2128:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfc0000000000
offset:4236*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfc00,x15, 140*SIGALIGN, x16,x1, x14)

inst_2129:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfc0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfc0000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4238*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfc00,0xffffffff,0xffefffff,x15, 142*SIGALIGN, x16,x1, x14)

inst_2130:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc020000000000
offset:4240*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0200,x15, 144*SIGALIGN, x16,x1, x14)

inst_2131:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc020000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc020000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4242*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0200,0xffffffff,0xffefffff,x15, 146*SIGALIGN, x16,x1, x14)

inst_2132:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfe0000000000
offset:4244*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfe00,x15, 148*SIGALIGN, x16,x1, x14)

inst_2133:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfe0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfe0000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4246*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfe00,0xffffffff,0xffefffff,x15, 150*SIGALIGN, x16,x1, x14)

inst_2134:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc010000000000
offset:4248*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0100,x15, 152*SIGALIGN, x16,x1, x14)

inst_2135:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc010000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc010000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4250*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0100,0xffffffff,0xffefffff,x15, 154*SIGALIGN, x16,x1, x14)

inst_2136:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdff0000000000
offset:4252*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdff00,x15, 156*SIGALIGN, x16,x1, x14)

inst_2137:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdff0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdff0000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4254*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdff00,0xffffffff,0xffefffff,x15, 158*SIGALIGN, x16,x1, x14)

inst_2138:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc008000000000
offset:4256*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0080,x15, 160*SIGALIGN, x16,x1, x14)

inst_2139:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc008000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc008000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4258*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0080,0xffffffff,0xffefffff,x15, 162*SIGALIGN, x16,x1, x14)

inst_2140:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdff8000000000
offset:4260*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdff80,x15, 164*SIGALIGN, x16,x1, x14)

inst_2141:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdff8000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdff8000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4262*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdff80,0xffffffff,0xffefffff,x15, 166*SIGALIGN, x16,x1, x14)

inst_2142:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc004000000000
offset:4264*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0040,x15, 168*SIGALIGN, x16,x1, x14)

inst_2143:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc004000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc004000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4266*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0040,0xffffffff,0xffefffff,x15, 170*SIGALIGN, x16,x1, x14)

inst_2144:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffc000000000
offset:4268*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdffc0,x15, 172*SIGALIGN, x16,x1, x14)

inst_2145:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffc000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffc000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4270*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdffc0,0xffffffff,0xffefffff,x15, 174*SIGALIGN, x16,x1, x14)

inst_2146:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc002000000000
offset:4272*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0020,x15, 176*SIGALIGN, x16,x1, x14)

inst_2147:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc002000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc002000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4274*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0020,0xffffffff,0xffefffff,x15, 178*SIGALIGN, x16,x1, x14)

inst_2148:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffe000000000
offset:4276*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdffe0,x15, 180*SIGALIGN, x16,x1, x14)

inst_2149:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffe000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffe000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4278*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdffe0,0xffffffff,0xffefffff,x15, 182*SIGALIGN, x16,x1, x14)

inst_2150:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc001000000000
offset:4280*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0010,x15, 184*SIGALIGN, x16,x1, x14)

inst_2151:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc001000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc001000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4282*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0010,0xffffffff,0xffefffff,x15, 186*SIGALIGN, x16,x1, x14)

inst_2152:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfff000000000
offset:4284*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfff0,x15, 188*SIGALIGN, x16,x1, x14)

inst_2153:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfff000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfff000000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4286*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfff0,0xffffffff,0xffefffff,x15, 190*SIGALIGN, x16,x1, x14)

inst_2154:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000800000000
offset:4288*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0008,x15, 192*SIGALIGN, x16,x1, x14)

inst_2155:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000800000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000800000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4290*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0008,0xffffffff,0xffefffff,x15, 194*SIGALIGN, x16,x1, x14)

inst_2156:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfff800000000
offset:4292*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfff8,x15, 196*SIGALIGN, x16,x1, x14)

inst_2157:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfff800000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfff800000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4294*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfff8,0xffffffff,0xffefffff,x15, 198*SIGALIGN, x16,x1, x14)

inst_2158:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000400000000
offset:4296*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0004,x15, 200*SIGALIGN, x16,x1, x14)

inst_2159:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000400000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000400000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4298*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0004,0xffffffff,0xffefffff,x15, 202*SIGALIGN, x16,x1, x14)

inst_2160:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffc00000000
offset:4300*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfffc,x15, 204*SIGALIGN, x16,x1, x14)

inst_2161:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffc00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffc00000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4302*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfffc,0xffffffff,0xffefffff,x15, 206*SIGALIGN, x16,x1, x14)

inst_2162:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000200000000
offset:4304*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0002,x15, 208*SIGALIGN, x16,x1, x14)

inst_2163:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000200000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000200000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4306*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0002,0xffffffff,0xffefffff,x15, 210*SIGALIGN, x16,x1, x14)

inst_2164:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffe00000000
offset:4308*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdfffe,x15, 212*SIGALIGN, x16,x1, x14)

inst_2165:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffe00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffe00000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4310*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdfffe,0xffffffff,0xffefffff,x15, 214*SIGALIGN, x16,x1, x14)

inst_2166:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000100000000
offset:4312*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fc0001,x15, 216*SIGALIGN, x16,x1, x14)

inst_2167:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000100000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000100000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4314*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fc0001,0xffffffff,0xffefffff,x15, 218*SIGALIGN, x16,x1, x14)

inst_2168:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffff00000000
offset:4316*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000000,0xc7fdffff,x15, 220*SIGALIGN, x16,x1, x14)

inst_2169:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffff00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffff00000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4318*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 222*SIGALIGN, x16,x1, x14)

inst_2170:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000080000000
offset:4320*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x80000000,0xc7fc0000,x15, 224*SIGALIGN, x16,x1, x14)

inst_2171:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000080000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000080000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4322*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 226*SIGALIGN, x16,x1, x14)

inst_2172:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffff80000000
offset:4324*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x80000000,0xc7fdffff,x15, 228*SIGALIGN, x16,x1, x14)

inst_2173:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffff80000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffff80000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4326*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x80000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 230*SIGALIGN, x16,x1, x14)

inst_2174:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000040000000
offset:4328*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x40000000,0xc7fc0000,x15, 232*SIGALIGN, x16,x1, x14)

inst_2175:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000040000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000040000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4330*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x40000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 234*SIGALIGN, x16,x1, x14)

inst_2176:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffc0000000
offset:4332*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xc0000000,0xc7fdffff,x15, 236*SIGALIGN, x16,x1, x14)

inst_2177:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffc0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffc0000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4334*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xc0000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 238*SIGALIGN, x16,x1, x14)

inst_2178:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000020000000
offset:4336*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x20000000,0xc7fc0000,x15, 240*SIGALIGN, x16,x1, x14)

inst_2179:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000020000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000020000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4338*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x20000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 242*SIGALIGN, x16,x1, x14)

inst_2180:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffe0000000
offset:4340*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xe0000000,0xc7fdffff,x15, 244*SIGALIGN, x16,x1, x14)

inst_2181:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffe0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffe0000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4342*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xe0000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 246*SIGALIGN, x16,x1, x14)

inst_2182:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000010000000
offset:4344*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x10000000,0xc7fc0000,x15, 248*SIGALIGN, x16,x1, x14)

inst_2183:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000010000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000010000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4346*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x10000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 250*SIGALIGN, x16,x1, x14)

inst_2184:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffff0000000
offset:4348*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xf0000000,0xc7fdffff,x15, 252*SIGALIGN, x16,x1, x14)

inst_2185:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffff0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffff0000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4350*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf0000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 254*SIGALIGN, x16,x1, x14)

inst_2186:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000008000000
offset:4352*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x08000000,0xc7fc0000,x15, 256*SIGALIGN, x16,x1, x14)

inst_2187:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000008000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000008000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4354*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x08000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 258*SIGALIGN, x16,x1, x14)

inst_2188:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffff8000000
offset:4356*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xf8000000,0xc7fdffff,x15, 260*SIGALIGN, x16,x1, x14)

inst_2189:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffff8000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffff8000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4358*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xf8000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 262*SIGALIGN, x16,x1, x14)

inst_2190:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000004000000
offset:4360*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x04000000,0xc7fc0000,x15, 264*SIGALIGN, x16,x1, x14)

inst_2191:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000004000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000004000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4362*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x04000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 266*SIGALIGN, x16,x1, x14)

inst_2192:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffc000000
offset:4364*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfc000000,0xc7fdffff,x15, 268*SIGALIGN, x16,x1, x14)

inst_2193:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffc000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffc000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4366*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfc000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 270*SIGALIGN, x16,x1, x14)

inst_2194:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000002000000
offset:4368*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x02000000,0xc7fc0000,x15, 272*SIGALIGN, x16,x1, x14)

inst_2195:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000002000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000002000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4370*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x02000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 274*SIGALIGN, x16,x1, x14)

inst_2196:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffe000000
offset:4372*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfe000000,0xc7fdffff,x15, 276*SIGALIGN, x16,x1, x14)

inst_2197:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffe000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffe000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4374*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfe000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 278*SIGALIGN, x16,x1, x14)

inst_2198:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000001000000
offset:4376*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x01000000,0xc7fc0000,x15, 280*SIGALIGN, x16,x1, x14)

inst_2199:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000001000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000001000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4378*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x01000000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 282*SIGALIGN, x16,x1, x14)

inst_2200:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffff000000
offset:4380*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xff000000,0xc7fdffff,x15, 284*SIGALIGN, x16,x1, x14)

inst_2201:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffff000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffff000000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4382*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff000000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 286*SIGALIGN, x16,x1, x14)

inst_2202:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000800000
offset:4384*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00800000,0xc7fc0000,x15, 288*SIGALIGN, x16,x1, x14)

inst_2203:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000800000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000800000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4386*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00800000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 290*SIGALIGN, x16,x1, x14)

inst_2204:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffff800000
offset:4388*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xff800000,0xc7fdffff,x15, 292*SIGALIGN, x16,x1, x14)

inst_2205:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffff800000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffff800000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4390*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xff800000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 294*SIGALIGN, x16,x1, x14)

inst_2206:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000400000
offset:4392*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00400000,0xc7fc0000,x15, 296*SIGALIGN, x16,x1, x14)

inst_2207:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000400000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000400000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4394*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00400000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 298*SIGALIGN, x16,x1, x14)

inst_2208:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffc00000
offset:4396*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffc00000,0xc7fdffff,x15, 300*SIGALIGN, x16,x1, x14)

inst_2209:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffc00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffc00000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4398*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffc00000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 302*SIGALIGN, x16,x1, x14)

inst_2210:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000200000
offset:4400*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00200000,0xc7fc0000,x15, 304*SIGALIGN, x16,x1, x14)

inst_2211:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000200000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000200000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4402*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00200000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 306*SIGALIGN, x16,x1, x14)

inst_2212:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffe00000
offset:4404*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffe00000,0xc7fdffff,x15, 308*SIGALIGN, x16,x1, x14)

inst_2213:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffe00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffe00000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4406*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffe00000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 310*SIGALIGN, x16,x1, x14)

inst_2214:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000100000
offset:4408*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00100000,0xc7fc0000,x15, 312*SIGALIGN, x16,x1, x14)

inst_2215:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000100000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000100000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4410*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00100000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 314*SIGALIGN, x16,x1, x14)

inst_2216:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffff00000
offset:4412*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfff00000,0xc7fdffff,x15, 316*SIGALIGN, x16,x1, x14)

inst_2217:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffff00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffff00000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4414*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff00000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 318*SIGALIGN, x16,x1, x14)

inst_2218:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000080000
offset:4416*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00080000,0xc7fc0000,x15, 320*SIGALIGN, x16,x1, x14)

inst_2219:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000080000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000080000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4418*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00080000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 322*SIGALIGN, x16,x1, x14)

inst_2220:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffff80000
offset:4420*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfff80000,0xc7fdffff,x15, 324*SIGALIGN, x16,x1, x14)

inst_2221:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffff80000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffff80000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4422*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfff80000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 326*SIGALIGN, x16,x1, x14)

inst_2222:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000040000
offset:4424*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00040000,0xc7fc0000,x15, 328*SIGALIGN, x16,x1, x14)

inst_2223:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000040000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000040000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4426*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00040000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 330*SIGALIGN, x16,x1, x14)

inst_2224:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffc0000
offset:4428*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffc0000,0xc7fdffff,x15, 332*SIGALIGN, x16,x1, x14)

inst_2225:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffc0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffc0000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4430*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffc0000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 334*SIGALIGN, x16,x1, x14)

inst_2226:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000020000
offset:4432*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00020000,0xc7fc0000,x15, 336*SIGALIGN, x16,x1, x14)

inst_2227:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000020000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000020000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4434*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00020000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 338*SIGALIGN, x16,x1, x14)

inst_2228:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffe0000
offset:4436*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffe0000,0xc7fdffff,x15, 340*SIGALIGN, x16,x1, x14)

inst_2229:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffe0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffe0000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4438*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffe0000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 342*SIGALIGN, x16,x1, x14)

inst_2230:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000010000
offset:4440*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00010000,0xc7fc0000,x15, 344*SIGALIGN, x16,x1, x14)

inst_2231:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000010000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000010000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4442*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00010000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 346*SIGALIGN, x16,x1, x14)

inst_2232:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffff0000
offset:4444*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffff0000,0xc7fdffff,x15, 348*SIGALIGN, x16,x1, x14)

inst_2233:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffff0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffff0000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4446*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff0000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 350*SIGALIGN, x16,x1, x14)

inst_2234:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000008000
offset:4448*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00008000,0xc7fc0000,x15, 352*SIGALIGN, x16,x1, x14)

inst_2235:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000008000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000008000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4450*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00008000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 354*SIGALIGN, x16,x1, x14)

inst_2236:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffff8000
offset:4452*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffff8000,0xc7fdffff,x15, 356*SIGALIGN, x16,x1, x14)

inst_2237:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffff8000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffff8000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4454*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffff8000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 358*SIGALIGN, x16,x1, x14)

inst_2238:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000004000
offset:4456*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00004000,0xc7fc0000,x15, 360*SIGALIGN, x16,x1, x14)

inst_2239:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000004000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000004000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4458*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00004000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 362*SIGALIGN, x16,x1, x14)

inst_2240:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffc000
offset:4460*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffc000,0xc7fdffff,x15, 364*SIGALIGN, x16,x1, x14)

inst_2241:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffc000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffc000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4462*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffc000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 366*SIGALIGN, x16,x1, x14)

inst_2242:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000002000
offset:4464*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00002000,0xc7fc0000,x15, 368*SIGALIGN, x16,x1, x14)

inst_2243:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000002000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000002000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4466*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00002000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 370*SIGALIGN, x16,x1, x14)

inst_2244:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffe000
offset:4468*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffe000,0xc7fdffff,x15, 372*SIGALIGN, x16,x1, x14)

inst_2245:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffe000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffe000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4470*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffe000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 374*SIGALIGN, x16,x1, x14)

inst_2246:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000001000
offset:4472*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00001000,0xc7fc0000,x15, 376*SIGALIGN, x16,x1, x14)

inst_2247:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000001000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000001000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4474*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00001000, 0xc7fc0000,0xffffffff,0xffefffff,x15, 378*SIGALIGN, x16,x1, x14)

inst_2248:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffff000
offset:4476*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffff000,0xc7fdffff,x15, 380*SIGALIGN, x16,x1, x14)

inst_2249:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffff000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffff000; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4478*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff000, 0xc7fdffff,0xffffffff,0xffefffff,x15, 382*SIGALIGN, x16,x1, x14)

inst_2250:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000800
offset:4480*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000800,0xc7fc0000,x15, 384*SIGALIGN, x16,x1, x14)

inst_2251:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000800 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000800; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4482*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000800, 0xc7fc0000,0xffffffff,0xffefffff,x15, 386*SIGALIGN, x16,x1, x14)

inst_2252:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffff800
offset:4484*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffff800,0xc7fdffff,x15, 388*SIGALIGN, x16,x1, x14)

inst_2253:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffff800 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffff800; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4486*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffff800, 0xc7fdffff,0xffffffff,0xffefffff,x15, 390*SIGALIGN, x16,x1, x14)

inst_2254:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000400
offset:4488*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000400,0xc7fc0000,x15, 392*SIGALIGN, x16,x1, x14)

inst_2255:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000400 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000400; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4490*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000400, 0xc7fc0000,0xffffffff,0xffefffff,x15, 394*SIGALIGN, x16,x1, x14)

inst_2256:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffc00
offset:4492*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffc00,0xc7fdffff,x15, 396*SIGALIGN, x16,x1, x14)

inst_2257:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffc00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffc00; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4494*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffc00, 0xc7fdffff,0xffffffff,0xffefffff,x15, 398*SIGALIGN, x16,x1, x14)

inst_2258:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000200
offset:4496*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000200,0xc7fc0000,x15, 400*SIGALIGN, x16,x1, x14)

inst_2259:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000200 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000200; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4498*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000200, 0xc7fc0000,0xffffffff,0xffefffff,x15, 402*SIGALIGN, x16,x1, x14)

inst_2260:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffe00
offset:4500*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffe00,0xc7fdffff,x15, 404*SIGALIGN, x16,x1, x14)

inst_2261:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffe00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffe00; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4502*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffe00, 0xc7fdffff,0xffffffff,0xffefffff,x15, 406*SIGALIGN, x16,x1, x14)

inst_2262:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000100
offset:4504*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000100,0xc7fc0000,x15, 408*SIGALIGN, x16,x1, x14)

inst_2263:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000100 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000100; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4506*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000100, 0xc7fc0000,0xffffffff,0xffefffff,x15, 410*SIGALIGN, x16,x1, x14)

inst_2264:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffff00
offset:4508*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffff00,0xc7fdffff,x15, 412*SIGALIGN, x16,x1, x14)

inst_2265:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffff00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffff00; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4510*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff00, 0xc7fdffff,0xffffffff,0xffefffff,x15, 414*SIGALIGN, x16,x1, x14)

inst_2266:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000080
offset:4512*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000080,0xc7fc0000,x15, 416*SIGALIGN, x16,x1, x14)

inst_2267:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000080 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000080; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4514*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000080, 0xc7fc0000,0xffffffff,0xffefffff,x15, 418*SIGALIGN, x16,x1, x14)

inst_2268:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffff80
offset:4516*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffff80,0xc7fdffff,x15, 420*SIGALIGN, x16,x1, x14)

inst_2269:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffff80 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffff80; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4518*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffff80, 0xc7fdffff,0xffffffff,0xffefffff,x15, 422*SIGALIGN, x16,x1, x14)

inst_2270:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000040
offset:4520*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000040,0xc7fc0000,x15, 424*SIGALIGN, x16,x1, x14)

inst_2271:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000040 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000040; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4522*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000040, 0xc7fc0000,0xffffffff,0xffefffff,x15, 426*SIGALIGN, x16,x1, x14)

inst_2272:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffffc0
offset:4524*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffc0,0xc7fdffff,x15, 428*SIGALIGN, x16,x1, x14)

inst_2273:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffc0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffffc0; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4526*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffc0, 0xc7fdffff,0xffffffff,0xffefffff,x15, 430*SIGALIGN, x16,x1, x14)

inst_2274:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000020
offset:4528*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000020,0xc7fc0000,x15, 432*SIGALIGN, x16,x1, x14)

inst_2275:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000020 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000020; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4530*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000020, 0xc7fc0000,0xffffffff,0xffefffff,x15, 434*SIGALIGN, x16,x1, x14)

inst_2276:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffffe0
offset:4532*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffe0,0xc7fdffff,x15, 436*SIGALIGN, x16,x1, x14)

inst_2277:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffe0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffffe0; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4534*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffe0, 0xc7fdffff,0xffffffff,0xffefffff,x15, 438*SIGALIGN, x16,x1, x14)

inst_2278:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000010
offset:4536*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000010,0xc7fc0000,x15, 440*SIGALIGN, x16,x1, x14)

inst_2279:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000010 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000010; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4538*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000010, 0xc7fc0000,0xffffffff,0xffefffff,x15, 442*SIGALIGN, x16,x1, x14)

inst_2280:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffff0
offset:4540*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffff0,0xc7fdffff,x15, 444*SIGALIGN, x16,x1, x14)

inst_2281:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffff0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffff0; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4542*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff0, 0xc7fdffff,0xffffffff,0xffefffff,x15, 446*SIGALIGN, x16,x1, x14)

inst_2282:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000008
offset:4544*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000008,0xc7fc0000,x15, 448*SIGALIGN, x16,x1, x14)

inst_2283:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000008 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000008; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4546*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000008, 0xc7fc0000,0xffffffff,0xffefffff,x15, 450*SIGALIGN, x16,x1, x14)

inst_2284:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffff8
offset:4548*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffff8,0xc7fdffff,x15, 452*SIGALIGN, x16,x1, x14)

inst_2285:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffff8 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffff8; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4550*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffff8, 0xc7fdffff,0xffffffff,0xffefffff,x15, 454*SIGALIGN, x16,x1, x14)

inst_2286:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000004
offset:4552*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000004,0xc7fc0000,x15, 456*SIGALIGN, x16,x1, x14)

inst_2287:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000004 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000004; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4554*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000004, 0xc7fc0000,0xffffffff,0xffefffff,x15, 458*SIGALIGN, x16,x1, x14)

inst_2288:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffffc
offset:4556*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffffc,0xc7fdffff,x15, 460*SIGALIGN, x16,x1, x14)

inst_2289:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffffc and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffffc; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4558*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffc, 0xc7fdffff,0xffffffff,0xffefffff,x15, 462*SIGALIGN, x16,x1, x14)

inst_2290:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc000000000002
offset:4560*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x00000002,0xc7fc0000,x15, 464*SIGALIGN, x16,x1, x14)

inst_2291:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc000000000002; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4562*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000002, 0xc7fc0000,0xffffffff,0xffefffff,x15, 466*SIGALIGN, x16,x1, x14)

inst_2292:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdfffffffffffe
offset:4564*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xfffffffe,0xc7fdffff,x15, 468*SIGALIGN, x16,x1, x14)

inst_2293:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffffe and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdfffffffffffe; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4566*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0xc7fdffff,0xffffffff,0xffefffff,x15, 470*SIGALIGN, x16,x1, x14)

inst_2294:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdffffffffffff
offset:4568*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xffffffff,0xc7fdffff,x15, 472*SIGALIGN, x16,x1, x14)

inst_2295:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4570*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xc7fdffff,0xffffffff,0xffefffff,x15, 474*SIGALIGN, x16,x1, x14)

inst_2296:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xcdb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fcdb6db6db6db6
offset:4572*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xb6db6db6,0xc7fcdb6d,x15, 476*SIGALIGN, x16,x1, x14)

inst_2297:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xcdb6db6db6db6 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fcdb6db6db6db6; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4574*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xb6db6db6, 0xc7fcdb6d,0xffffffff,0xffefffff,x15, 478*SIGALIGN, x16,x1, x14)

inst_2298:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fdb6db6db6db6e
offset:4576*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x6db6db6e,0xc7fdb6db,x15, 480*SIGALIGN, x16,x1, x14)

inst_2299:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdb6db6db6db6e and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fdb6db6db6db6e; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4578*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x6db6db6e, 0xc7fdb6db,0xffffffff,0xffefffff,x15, 482*SIGALIGN, x16,x1, x14)

inst_2300:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc666666666666
offset:4580*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x66666666,0xc7fc6666,x15, 484*SIGALIGN, x16,x1, x14)

inst_2301:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc666666666666 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc666666666666; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4582*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x66666666, 0xc7fc6666,0xffffffff,0xffefffff,x15, 486*SIGALIGN, x16,x1, x14)

inst_2302:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd99999999999a
offset:4584*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x9999999a,0xc7fd9999,x15, 488*SIGALIGN, x16,x1, x14)

inst_2303:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd99999999999a and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd99999999999a; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4586*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x9999999a, 0xc7fd9999,0xffffffff,0xffefffff,x15, 490*SIGALIGN, x16,x1, x14)

inst_2304:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xceeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fceeeeeeeeeeee
offset:4588*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xeeeeeeee,0xc7fceeee,x15, 492*SIGALIGN, x16,x1, x14)

inst_2305:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xceeeeeeeeeeee and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fceeeeeeeeeeee; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4590*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xeeeeeeee, 0xc7fceeee,0xffffffff,0xffefffff,x15, 494*SIGALIGN, x16,x1, x14)

inst_2306:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd111111111111
offset:4592*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x11111111,0xc7fd1111,x15, 496*SIGALIGN, x16,x1, x14)

inst_2307:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd111111111111 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd111111111111; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4594*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x11111111, 0xc7fd1111,0xffffffff,0xffefffff,x15, 498*SIGALIGN, x16,x1, x14)

inst_2308:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fc924924924924
offset:4596*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x24924924,0xc7fc9249,x15, 500*SIGALIGN, x16,x1, x14)

inst_2309:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc924924924924 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fc924924924924; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4598*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x24924924, 0xc7fc9249,0xffffffff,0xffefffff,x15, 502*SIGALIGN, x16,x1, x14)

inst_2310:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd6db6db6db6db
offset:4600*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xdb6db6db,0xc7fd6db6,x15, 504*SIGALIGN, x16,x1, x14)

inst_2311:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd6db6db6db6db and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd6db6db6db6db; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4602*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xdb6db6db, 0xc7fd6db6,0xffffffff,0xffefffff,x15, 506*SIGALIGN, x16,x1, x14)

inst_2312:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fccccccccccccc
offset:4604*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0xcccccccc,0xc7fccccc,x15, 508*SIGALIGN, x16,x1, x14)

inst_2313:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xccccccccccccc and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fccccccccccccc; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4606*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xcccccccc, 0xc7fccccc,0xffffffff,0xffefffff,x15, 510*SIGALIGN, x16,x1, x14)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_2314:// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xffefffffffffffff; valaddr_reg:x15; op2:x26; op2val:0xc7fd333333333333
offset:4608*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xffffffff, 0xffefffff,0x33333333,0xc7fd3333,x15, 0*SIGALIGN, x16,x1, x14)

inst_2315:// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd333333333333 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0xc7fd333333333333; valaddr_reg:x15; op2:x26; op2val:0xffefffffffffffff
offset:4610*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x33333333, 0xc7fd3333,0xffffffff,0xffefffff,x15, 2*SIGALIGN, x16,x1, x14)

inst_2316:// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x0000000000000000; valaddr_reg:x15; op2:x26; op2val:0x37dffffffffffffe
offset:4612*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0x00000000, 0x00000000,0xfffffffe,0x37dfffff,x15, 4*SIGALIGN, x16,x1, x14)

inst_2317:// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:x28; dest:x30; op1val:0x37dffffffffffffe; valaddr_reg:x15; op2:x26; op2val:0x0000000000000000
offset:4614*FLEN/8; correctval:??; testreg:x14;
fcsr_val:0*/
TEST_ZDINX_PPP_OP_32(fmul.d, x30, x31, x28, x29,x26,x27,0, 0, 0, 0xfffffffe, 0x37dfffff,0x00000000,0x00000000,x15, 6*SIGALIGN, x16,x1, x14)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
test_dataset_1:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xad376ab9,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xdb6db6d8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xdb6db6da,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xdddddddc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0x11111110,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0x92492490,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0x99999998,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0x33333332,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x7fffffff,64,FLEN)
NAN_BOXED(0x7fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x3fffffff,64,FLEN)
NAN_BOXED(0x3fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x1fffffff,64,FLEN)
NAN_BOXED(0x1fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0fffffff,64,FLEN)
NAN_BOXED(0x0fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x07ffffff,64,FLEN)
NAN_BOXED(0x07ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x03ffffff,64,FLEN)
NAN_BOXED(0x03ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x01ffffff,64,FLEN)
NAN_BOXED(0x01ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00ffffff,64,FLEN)
NAN_BOXED(0x00ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x007fffff,64,FLEN)
NAN_BOXED(0x007fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x003fffff,64,FLEN)
NAN_BOXED(0x003fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x001fffff,64,FLEN)
NAN_BOXED(0x001fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000fffff,64,FLEN)
NAN_BOXED(0x000fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0007ffff,64,FLEN)
NAN_BOXED(0x0007ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0003ffff,64,FLEN)
NAN_BOXED(0x0003ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0001ffff,64,FLEN)
NAN_BOXED(0x0001ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000ffff,64,FLEN)
NAN_BOXED(0x0000ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00007fff,64,FLEN)
NAN_BOXED(0x00007fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00003fff,64,FLEN)
NAN_BOXED(0x00003fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00001fff,64,FLEN)
NAN_BOXED(0x00001fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000fff,64,FLEN)
NAN_BOXED(0x00000fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000007ff,64,FLEN)
NAN_BOXED(0x000007ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000003ff,64,FLEN)
NAN_BOXED(0x000003ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000001ff,64,FLEN)
NAN_BOXED(0x000001ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000000ff,64,FLEN)
NAN_BOXED(0x000000ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000007f,64,FLEN)
NAN_BOXED(0x0000007f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000003f,64,FLEN)
NAN_BOXED(0x0000003f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000001f,64,FLEN)
NAN_BOXED(0x0000001f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000000f,64,FLEN)
NAN_BOXED(0x0000000f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000007,64,FLEN)
NAN_BOXED(0x00000007,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000003,64,FLEN)
NAN_BOXED(0x00000003,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x6db6db6d,64,FLEN)
NAN_BOXED(0x6db6db6d,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x77777777,64,FLEN)
NAN_BOXED(0x77777777,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x88888888,64,FLEN)
NAN_BOXED(0x88888888,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999999,64,FLEN)
NAN_BOXED(0x99999999,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x7fffffff,64,FLEN)
NAN_BOXED(0x7fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x3fffffff,64,FLEN)
NAN_BOXED(0x3fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x1fffffff,64,FLEN)
NAN_BOXED(0x1fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0fffffff,64,FLEN)
NAN_BOXED(0x0fffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x07ffffff,64,FLEN)
NAN_BOXED(0x07ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x03ffffff,64,FLEN)
NAN_BOXED(0x03ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x01ffffff,64,FLEN)
NAN_BOXED(0x01ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00ffffff,64,FLEN)
NAN_BOXED(0x00ffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x007fffff,64,FLEN)
NAN_BOXED(0x007fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x003fffff,64,FLEN)
NAN_BOXED(0x003fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x001fffff,64,FLEN)
NAN_BOXED(0x001fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000fffff,64,FLEN)
NAN_BOXED(0x000fffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0007ffff,64,FLEN)
NAN_BOXED(0x0007ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0003ffff,64,FLEN)
NAN_BOXED(0x0003ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0001ffff,64,FLEN)
NAN_BOXED(0x0001ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000ffff,64,FLEN)
NAN_BOXED(0x0000ffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00007fff,64,FLEN)
NAN_BOXED(0x00007fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00003fff,64,FLEN)
NAN_BOXED(0x00003fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00001fff,64,FLEN)
NAN_BOXED(0x00001fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000fff,64,FLEN)
NAN_BOXED(0x00000fff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000007ff,64,FLEN)
NAN_BOXED(0x000007ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000003ff,64,FLEN)
NAN_BOXED(0x000003ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000001ff,64,FLEN)
NAN_BOXED(0x000001ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x000000ff,64,FLEN)
NAN_BOXED(0x000000ff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000007f,64,FLEN)
NAN_BOXED(0x0000007f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000003f,64,FLEN)
NAN_BOXED(0x0000003f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000001f,64,FLEN)
NAN_BOXED(0x0000001f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x0000000f,64,FLEN)
NAN_BOXED(0x0000000f,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000007,64,FLEN)
NAN_BOXED(0x00000007,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000003,64,FLEN)
NAN_BOXED(0x00000003,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000001,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x6db6db6d,64,FLEN)
NAN_BOXED(0x6db6db6d,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x77777777,64,FLEN)
NAN_BOXED(0x77777777,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x88888888,64,FLEN)
NAN_BOXED(0x88888888,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x99999999,64,FLEN)
NAN_BOXED(0x99999999,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0x80000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0x40000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xc0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0x20000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xe0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0x10000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xf0000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0x08000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xf8000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0x04000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xfc000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0x02000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xfe000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0x01000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xff000000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0x00800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xff800000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0x00400000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffc00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0x00200000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffe00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0x00100000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xfff00000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0x00080000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xfff80000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0x00040000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xfffc0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0x00020000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xfffe0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0x00010000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffff0000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0x00008000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffff8000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0x00004000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffc000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0x00002000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffe000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0x00001000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xfffff000,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0x00000800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xfffff800,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0x00000400,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xfffffc00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0x00000200,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xfffffe00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0x00000100,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffff00,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0x00000080,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffff80,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0x00000040,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffc0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0x00000020,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffe0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0x00000010,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xfffffff0,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0x00000008,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xfffffff8,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0x00000004,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xfffffffc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0x00000002,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xb6db6db6,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0x6db6db6e,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0x66666666,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xeeeeeeee,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0x11111111,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0x24924924,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xdb6db6db,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xcccccccc,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0x33333333,64,FLEN)
NAN_BOXED(0xffffffff,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0xfffffffe,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 20*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 512*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 8*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
