<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='49' type='SmallVector&lt;ISD::ArgFlagsTy, 4&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='55' u='w' c='_ZN4llvm12CallLowering11BaseArgInfoC1EPNS_4TypeENS_8ArrayRefINS_3ISD10ArgFlagsTyEEEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='72' u='m' c='_ZN4llvm12CallLowering7ArgInfoC1ENS_8ArrayRefINS_8RegisterEEEPNS_4TypeENS2_INS_3ISD10ArgFlagsTyEEEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='121' u='m' c='_ZNK4llvm12CallLowering9lowerCallERNS_16MachineIRBuilderERKNS_8CallBaseENS_8ArrayRefINS_8RegisterEEENS6_IS8_EES7_St8functionIFjvEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='153' u='m' c='_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='250' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='265' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='286' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='289' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='306' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='308' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='320' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='323' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='334' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='336' u='m' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='527' u='m' c='_ZNK4llvm12CallLowering26insertSRetIncomingArgumentERKNS_8FunctionERNS_15SmallVectorImplINS0_7ArgInfoEEERNS_8RegisterERNS_19MachineRegisterInfoERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='545' u='m' c='_ZNK4llvm12CallLowering26insertSRetOutgoingArgumentERNS_16MachineIRBuilderERKNS_8CallBaseERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='557' u='m' c='_ZNK4llvm12CallLowering11checkReturnERNS_7CCStateERNS_15SmallVectorImplINS0_11BaseArgInfoEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyES2_E'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='604' u='m' c='_ZNK4llvm12CallLowering14analyzeArgInfoERNS_7CCStateERNS_15SmallVectorImplINS0_7ArgInfoEEERFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyES2_ESD_'/>
<offset>64</offset>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='254' u='m' c='_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='265' u='m' c='_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='268' u='m' c='_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='271' u='m' c='_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='919' u='m' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='301' u='m' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='312' u='m' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='315' u='m' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='318' u='m' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='345' u='r' c='_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='360' u='r' c='_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='477' u='m' c='_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='480' u='m' c='_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='204' u='m' c='_ZNK4llvm15ARMCallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='215' u='m' c='_ZNK4llvm15ARMCallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='546' u='m' c='_ZNK4llvm15ARMCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='509' u='m' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='511' u='m' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='653' u='m' c='_ZNK4llvm16MipsCallLowering30subTargetRegTypeForCallingConvERKNS_8FunctionENS_8ArrayRefINS_12CallLowering7ArgInfoEEENS4_IjEERNS_15SmallVectorImplIT_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='681' u='w' c='_ZNK4llvm16MipsCallLowering17splitToValueTypesERKNS_10DataLayoutERKNS_12CallLowering7ArgInfoEjRNS_15SmallVectorImplIS5_EERNS8_IjEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='681' u='r' c='_ZNK4llvm16MipsCallLowering17splitToValueTypesERKNS_10DataLayoutERKNS_12CallLowering7ArgInfoEjRNS_15SmallVectorImplIS5_EERNS8_IjEE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='75' u='r' c='_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu8169161'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='87' u='r' c='_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu8169161'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='409' u='m' c='_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
