verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_AXILiteS_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_fadd_32ns_32bkb.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_fcmp_32ns_32dEe.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_fmul_32ns_32cud.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_gmem_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_mac_muladd_1hbi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_mul_mul_16nsfYi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_mul_mul_16s_g8j.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv_sdiv_19s_9nseOg.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/verilog/Conv.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_AXILiteS_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_fadd_32ns_32bkb.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_fcmp_32ns_32eOg.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_fdiv_32ns_32cud.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_gmem_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_mac_muladd_1hbi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_mul_mul_16s_g8j.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_udiv_16ns_8nfYi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool_uitofp_32ns_dEe.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/verilog/Pool.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
