{"Source Block": ["hdl/library/axi_dmac/data_mover.v@197:209@HdlStmAssign", "// If we want to support zero delay between transfers we have to assert\n// req_ready on the same cycle on which the last load happens.\n// In case early tlast happens accept the new descriptor only when the rewind\n// request got accepted.\nassign last_load = m_axi_valid && last_eot && eot;\nassign req_ready = (last_load && ~early_tlast) ||\n                   (~active && ~transfer_abort_s) ||\n                   (transfer_abort_s && rewind_req_ready);\n\nalways @(posedge clk) begin\n  if (req_ready) begin\n    last_eot <= req_last_burst_length == 'h0;\n    last_non_eot <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[203, "                   (~active && ~transfer_abort_s) ||\n"]], "Add": [[203, "                   ((~active && ~transfer_abort_s) && pending_burst) ||\n"]]}}