#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds_shell
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Wed Nov 15 19:03:55 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500}
Executing : create_clock -name i_clk [get_ports i_clk] -period 5.000 -waveform {0.000 2.500} successfully.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.104s wall, 0.130s user + 0.070s system = 0.200s CPU (192.2%)

Start mod-gen.
I: Constant propagation done on N52 (bmsREDAND).
I: Constant propagation done on N53 (bmsREDAND).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.470s wall, 0.530s user + 0.310s system = 0.840s CPU (178.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.109s wall, 0.090s user + 0.020s system = 0.110s CPU (100.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (141.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.441s wall, 0.520s user + 0.230s system = 0.750s CPU (170.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.203s wall, 0.300s user + 0.130s system = 0.430s CPU (211.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (149.2%)


Cell Usage:
GTP_APM_E2                    8 uses
GTP_GRS                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                     23 uses
GTP_LUT6                      3 uses
GTP_LUT6CARRY                82 uses
GTP_LUT6D                    12 uses

I/O ports: 69
GTP_INBUF                  34 uses
GTP_OUTBUF                 35 uses

Mapping Summary:
Total LUTs: 125 of 243600 (0.05%)
	LUTs as dram: 0 of 75400 (0.00%)
	LUTs as logic: 125
Total Registers: 0 of 487200 (0.00%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 480 (0.00%)

APMs:
Total APMs = 8.00 of 840 (0.95%)

Total I/O ports = 69 of 500 (13.80%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ipsxe_floating_point_div_inv_v1_0' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ipsxe_floating_point_div_inv_v1_0_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'o_divide_by_zero' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_q_valid' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_resul[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_underflow' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i_aclken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_areset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_op_in[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_tvalid' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:25s
Action synthesize: CPU time elapsed is 0h:0m:23s
Action synthesize: Process CPU time elapsed is 0h:0m:24s
Current time: Wed Nov 15 19:04:18 2023
Action synthesize: Peak memory pool usage is 447 MB
