Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 20 20:53:49 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: div/temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line62/md/aluop_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line62/md/branch_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.671        0.000                      0                   94        0.265        0.000                      0                   94        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.671        0.000                      0                   94        0.265        0.000                      0                   94        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.333ns (40.432%)  route 3.437ns (59.568%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          1.072    10.857    div/clear
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.447    14.788    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.528    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.333ns (40.432%)  route 3.437ns (59.568%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          1.072    10.857    div/clear
    SLICE_X50Y14         FDRE                                         r  div/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.447    14.788    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[1]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.528    div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.333ns (40.432%)  route 3.437ns (59.568%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          1.072    10.857    div/clear
    SLICE_X50Y14         FDRE                                         r  div/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.447    14.788    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[2]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.528    div/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 2.333ns (40.432%)  route 3.437ns (59.568%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          1.072    10.857    div/clear
    SLICE_X50Y14         FDRE                                         r  div/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.447    14.788    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[3]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y14         FDRE (Setup_fdre_C_R)       -0.524    14.528    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.333ns (41.444%)  route 3.296ns (58.556%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.932    10.717    div/clear
    SLICE_X50Y15         FDRE                                         r  div/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.446    14.787    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.333ns (41.444%)  route 3.296ns (58.556%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.932    10.717    div/clear
    SLICE_X50Y15         FDRE                                         r  div/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.446    14.787    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.333ns (41.444%)  route 3.296ns (58.556%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.932    10.717    div/clear
    SLICE_X50Y15         FDRE                                         r  div/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.446    14.787    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[6]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.333ns (41.444%)  route 3.296ns (58.556%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.932    10.717    div/clear
    SLICE_X50Y15         FDRE                                         r  div/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.446    14.787    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.333ns (41.625%)  route 3.272ns (58.375%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.907    10.692    div/clear
    SLICE_X50Y16         FDRE                                         r  div/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk
    SLICE_X50Y16         FDRE                                         r  div/count_reg[10]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.333ns (41.625%)  route 3.272ns (58.375%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.566     5.087    div/clk
    SLICE_X50Y14         FDRE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.650     6.255    div/count_reg[0]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.835 r  div/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.835    div/count_reg[0]_i_10_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  div/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.949    div/count_reg[0]_i_11_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  div/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.063    div/count_reg[0]_i_12_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  div/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.177    div/count_reg[0]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  div/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.291    div/count_reg[0]_i_14_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  div/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.405    div/count_reg[0]_i_15_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 f  div/count_reg[0]_i_16/O[2]
                         net (fo=1, routed)           0.949     8.593    div/count_reg[0]_i_16_n_5
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.302     8.895 r  div/count[0]_i_8/O
                         net (fo=1, routed)           0.766     9.661    div/count[0]_i_8_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.785 r  div/count[0]_i_1/O
                         net (fo=33, routed)          0.907    10.692    div/clear
    SLICE_X50Y16         FDRE                                         r  div/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.445    14.786    div/clk
    SLICE_X50Y16         FDRE                                         r  div/count_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.443    div/clk
    SLICE_X50Y17         FDRE                                         r  div/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  div/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.733    div/count_reg[14]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  div/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.843    div/count_reg[12]_i_1__0_n_5
    SLICE_X50Y17         FDRE                                         r  div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.829     1.956    div/clk
    SLICE_X50Y17         FDRE                                         r  div/count_reg[14]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.559     1.442    div/clk
    SLICE_X50Y18         FDRE                                         r  div/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  div/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.732    div/count_reg[18]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  div/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.842    div/count_reg[16]_i_1__0_n_5
    SLICE_X50Y18         FDRE                                         r  div/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.828     1.955    div/clk
    SLICE_X50Y18         FDRE                                         r  div/count_reg[18]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.558     1.441    div/clk
    SLICE_X50Y19         FDRE                                         r  div/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.731    div/count_reg[22]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  div/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.841    div/count_reg[20]_i_1__0_n_5
    SLICE_X50Y19         FDRE                                         r  div/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     1.954    div/clk
    SLICE_X50Y19         FDRE                                         r  div/count_reg[22]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    div/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.557     1.440    div/clk
    SLICE_X50Y20         FDRE                                         r  div/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  div/count_reg[26]/Q
                         net (fo=2, routed)           0.125     1.730    div/count_reg[26]
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  div/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    div/count_reg[24]_i_1_n_5
    SLICE_X50Y20         FDRE                                         r  div/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.826     1.953    div/clk
    SLICE_X50Y20         FDRE                                         r  div/count_reg[26]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    div/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.562     1.445    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.735    div/count_reg[6]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  div/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    div/count_reg[4]_i_1__0_n_5
    SLICE_X50Y15         FDRE                                         r  div/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.831     1.958    div/clk
    SLICE_X50Y15         FDRE                                         r  div/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.561     1.444    div/clk
    SLICE_X50Y16         FDRE                                         r  div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.734    div/count_reg[10]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  div/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.844    div/count_reg[8]_i_1__0_n_5
    SLICE_X50Y16         FDRE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.830     1.957    div/clk
    SLICE_X50Y16         FDRE                                         r  div/count_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    div/clk
    SLICE_X50Y21         FDRE                                         r  div/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  div/count_reg[30]/Q
                         net (fo=2, routed)           0.125     1.729    div/count_reg[30]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  div/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    div/count_reg[28]_i_1_n_5
    SLICE_X50Y21         FDRE                                         r  div/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.825     1.952    div/clk
    SLICE_X50Y21         FDRE                                         r  div/count_reg[30]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    div/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.564     1.447    disp/CLK
    SLICE_X48Y11         FDCE                                         r  disp/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  disp/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    disp/count_reg_n_0_[10]
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  disp/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    disp/count_reg[8]_i_1_n_5
    SLICE_X48Y11         FDCE                                         r  disp/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.834     1.961    disp/CLK
    SLICE_X48Y11         FDCE                                         r  disp/count_reg[10]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y11         FDCE (Hold_fdce_C_D)         0.105     1.552    disp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.563     1.446    disp/CLK
    SLICE_X48Y12         FDCE                                         r  disp/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  disp/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    disp/count_reg_n_0_[14]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  disp/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    disp/count_reg[12]_i_1_n_5
    SLICE_X48Y12         FDCE                                         r  disp/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.832     1.959    disp/CLK
    SLICE_X48Y12         FDCE                                         r  disp/count_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X48Y12         FDCE (Hold_fdce_C_D)         0.105     1.551    disp/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.562     1.445    disp/CLK
    SLICE_X48Y13         FDCE                                         r  disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  disp/count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.708    disp/count_reg_n_0_[18]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  disp/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    disp/count_reg[16]_i_1_n_5
    SLICE_X48Y13         FDCE                                         r  disp/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.831     1.958    disp/CLK
    SLICE_X48Y13         FDCE                                         r  disp/count_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDCE (Hold_fdce_C_D)         0.105     1.550    disp/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   disp/ans_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   disp/ans_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   disp/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   disp/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y12   disp/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   disp/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   disp/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   disp/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   disp/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   disp/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   disp/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   disp/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   disp/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   disp/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   disp/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   disp/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   disp/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   disp/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   disp/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   disp/ans_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   disp/ans_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   div/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   div/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   div/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   div/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   div/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   div/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   div/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   div/count_reg[23]/C



