Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne27.ecn.purdue.edu, pid 6616
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c38630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c5a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9be46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bf66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9c196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ba36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bbd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bc86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bd06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9bd96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b6a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b2b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b4f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ae16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9aea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9af36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9afd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b066a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9b186a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9aa26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9aab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ab36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9abc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ac56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ace6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ad76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9ae06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a6a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a7c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a8f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a216a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a2a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a3c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a456a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a4d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de9a5f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de99e96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f4de99f16a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99fc390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99fcdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a05860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a0d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a0dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a157b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a1f240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9a1fc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99a8710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99b1198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99b1be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99b8668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99c30f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99c3b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99cb5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99d5048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99d5a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99de518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99def60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99689e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de996f470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de996feb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9978940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99823c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9982e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de998a898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9994320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9994d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de999d7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9926278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9926cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de992e748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99381d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9938c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99416a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de994a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de994ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99535f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de995b080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de995bac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98e5550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98e5f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98f0a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98f84a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98f8ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98ff978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9909400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9909e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de99138d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de991b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de991bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98a3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98ac2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98accf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98b6780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98bf208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98bfc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98c86d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4deaa3f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4deaa3fb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de98d75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9861048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de9861a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f4de986a518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de986ae48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de98710b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de98712e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de9871518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de9871748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de9871978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de9871ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de9871dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987e048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987e278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987e4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987e6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987e908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987eb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987ed68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f4de987ef98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f4de9830eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f4de9839518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51470406028000 because a thread reached the max instruction count
