# ğŸ§± Week 6 â€“ Physical Design Workshop (Sky130 Ã— OpenLANE)

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=risc-v)
![Sky130](https://img.shields.io/badge/Skywater--PDK-130nm-green?style=for-the-badge)
![OpenLANE](https://img.shields.io/badge/OpenLANE-RTL2GDS-orange?style=for-the-badge)

---

## ğŸ¯ Objective
Perform hands-on **Physical Design labs** using the **Sky130 PDK** and **OpenLANE** flow inside a **pre-configured VDI image**, and understand the complete **RTL-to-GDS** process â€” from **standard-cell design** to **layout, DRC, and STA** validation.

---

## ğŸ§  Why This Task Matters
This workshop bridges your **theoretical VLSI concepts** with **real chip implementation**.  
It helps you explore:
- How **hierarchical digital blocks** integrate with **analog/mixed-signal IPs**
- The **interplay between layout, timing, and DRC/LVS**
- How **physical design decisions** affect **silicon reliability** and **sign-off**

By completing this week, you will gain a full understanding of how a design travels:
> RTL âœ Synthesis âœ Floorplanning âœ Placement âœ CTS âœ Routing âœ DRC âœ STA âœ GDSII

---

## âš™ï¸ Environment Setup

### ğŸ§© VDI Image
ğŸ”— **Download:** [Physical Design Tools VDI Image](https://drive.google.com/file/d/1Ri30Yeqjyprv-rStHEScUMpKtw2JfVJe/view)  
Install via **Oracle VirtualBox** using the provided setup document.

### âœ… Proof of Setup
Include a screenshot of your running VDI showing:
<your_username>@vsd-pd:~$

yaml
Copy code

---

## ğŸ§ª Workshop Outline

### ğŸ§­ Sky130 Day 1 â€“ Inception of Open-Source EDA
- How computers interpret hardware (HDL)
- QFN-48 Package overview â€“ chip, pads, die, IPs
- Introduction to RISC-V and hardware flow
- From software applications to hardware logic

#### ğŸ§° SoC Design and OpenLANE
1. Components of open-source digital ASIC design  
2. Simplified RTL-to-GDS flow  
3. Introduction to OpenLANE & Strive chipsets  
4. Detailed ASIC design flow walkthrough  

#### ğŸ§© Get Familiar with EDA Tools
- OpenLANE directory structure  
- Design prep & synthesis  
- Review post-synthesis files  
- Git link reference and log interpretation  

---

### ğŸ§± Sky130 Day 2 â€“ Floorplanning & Library Cells

#### ğŸ§° Chip Floorplanning Concepts
- Utilization factor and aspect ratio  
- Pre-placed cells & decoupling capacitors  
- Power planning and pin placement  
- Floorplan execution in OpenLANE and layout review in Magic  

#### ğŸ”— Library Binding and Placement
- Netlist binding and initial placement  
- Wire-length and capacitance-based optimization  
- Congestion-aware placement using RePlAce  

#### âš¡ Cell Design and Characterization
- Inputs to cell design flow  
- Circuit and layout design steps  
- Timing characterization flow  

---

### ğŸ”¬ Sky130 Day 3 â€“ Magic Layout & ngspice Characterization

#### ğŸ§  CMOS Inverter Labs
- IO placer revision  
- SPICE deck creation and simulation  
- Switching threshold (Vm) and waveform analysis  
- Static and dynamic behavior  

#### ğŸ—ï¸ Layout Fabrication Process Steps
- Formation of N/P wells, LDD, source/drain regions, metal layers  
- Creating standard cell layout and extracting SPICE  
- Sky130 tech-file introduction and DRC rule exercises  

---

### â±ï¸ Sky130 Day 4 â€“ Timing Analysis & Clock Tree Synthesis

#### ğŸ§® Timing Modelling & Delay Tables
- Grid-to-track conversion  
- Std cell LEF generation  
- Delay table creation and analysis  

#### ğŸ•’ Timing Analysis with Ideal Clocks
- Setup time and clock jitter concepts  
- Post-synthesis timing with OpenSTA  
- Timing ECO and optimization  

#### ğŸŒ³ Clock Tree Synthesis (CTS)
- H-tree clock routing and buffering  
- Crosstalk reduction and shielding  
- CTS using TritonCTS and verification steps  

---

### âš™ï¸ Sky130 Day 5 â€“ Routing & Final Sign-Off

#### ğŸ§­ Routing and Design Rule Checks
- Introduction to Maze Routing â€“ Leeâ€™s Algorithm  
- Understanding DRC violations and fixes  

#### âš¡ Power Distribution Network (PDN)
- Power strap creation  
- Global and detailed routing with TritonRoute  

#### ğŸ§© TritonRoute Features & Post-Route Outputs
- Inter-guide connectivity and multi-layer routing  
- Routing topology algorithms  
- Final file list after routing  

---

## ğŸ“‚ Deliverables

| # | Deliverable | Description |
|:-:|--------------|-------------|
| 1 | ğŸ–¥ï¸ **Proof of VDI Setup** | Screenshot showing running VDI with your username |
| 2 | ğŸ“¸ **Lab Documentation** | Screenshots + short explanations for each lab |
| 3 | ğŸ§  **Key Learnings** | Summarize per lab what you learned about PD flow |
| 4 | ğŸ§© **Inter-dependency Notes** | Describe how DRC, LVS, and STA interact |
| 5 | ğŸ’¾ **GitHub Repo** | Push all documentation and screenshots to your repo |

---

## ğŸ§­ Reference Documentation Style
ğŸ“š **Follow:** [Sample SoC Design and Planning Repo (NASSCOM Ã— VSD)](https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd/)

Each section should include:
- Objective  
- Commands or steps executed  
- Screenshot(s)  
- Observation or conclusion  

---

## ğŸ Week 6 Outcomes
âœ… Successfully operated the **Physical Design VDI environment**  
âœ… Executed the **RTL-to-GDSII flow** using OpenLANE + Sky130  
âœ… Understood **floorplanning, placement, CTS, routing, DRC, STA**  
âœ… Linked **digital and analog flows** for complete chip sign-off  

---
