$date
	Fri Jan 10 01:29:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_16x1_test $end
$var wire 1 ! F $end
$var reg 16 " A [15:0] $end
$var reg 4 # S [3:0] $end
$scope module M $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 4 & t [3:0] $end
$var wire 1 ! out $end
$scope module M0 $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 2 ) t [1:0] $end
$var wire 1 * out $end
$scope module M0 $end
$var wire 2 + in [1:0] $end
$var wire 1 , out $end
$var wire 1 - sel $end
$var wire 1 . t1 $end
$var wire 1 / t2 $end
$var wire 1 0 t3 $end
$upscope $end
$scope module M1 $end
$var wire 2 1 in [1:0] $end
$var wire 1 2 out $end
$var wire 1 3 sel $end
$var wire 1 4 t1 $end
$var wire 1 5 t2 $end
$var wire 1 6 t3 $end
$upscope $end
$scope module M3 $end
$var wire 2 7 in [1:0] $end
$var wire 1 * out $end
$var wire 1 8 sel $end
$var wire 1 9 t1 $end
$var wire 1 : t2 $end
$var wire 1 ; t3 $end
$upscope $end
$upscope $end
$scope module M1 $end
$var wire 4 < in [3:0] $end
$var wire 2 = sel [1:0] $end
$var wire 2 > t [1:0] $end
$var wire 1 ? out $end
$scope module M0 $end
$var wire 2 @ in [1:0] $end
$var wire 1 A out $end
$var wire 1 B sel $end
$var wire 1 C t1 $end
$var wire 1 D t2 $end
$var wire 1 E t3 $end
$upscope $end
$scope module M1 $end
$var wire 2 F in [1:0] $end
$var wire 1 G out $end
$var wire 1 H sel $end
$var wire 1 I t1 $end
$var wire 1 J t2 $end
$var wire 1 K t3 $end
$upscope $end
$scope module M3 $end
$var wire 2 L in [1:0] $end
$var wire 1 ? out $end
$var wire 1 M sel $end
$var wire 1 N t1 $end
$var wire 1 O t2 $end
$var wire 1 P t3 $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 4 Q in [3:0] $end
$var wire 2 R sel [1:0] $end
$var wire 2 S t [1:0] $end
$var wire 1 T out $end
$scope module M0 $end
$var wire 2 U in [1:0] $end
$var wire 1 V out $end
$var wire 1 W sel $end
$var wire 1 X t1 $end
$var wire 1 Y t2 $end
$var wire 1 Z t3 $end
$upscope $end
$scope module M1 $end
$var wire 2 [ in [1:0] $end
$var wire 1 \ out $end
$var wire 1 ] sel $end
$var wire 1 ^ t1 $end
$var wire 1 _ t2 $end
$var wire 1 ` t3 $end
$upscope $end
$scope module M3 $end
$var wire 2 a in [1:0] $end
$var wire 1 T out $end
$var wire 1 b sel $end
$var wire 1 c t1 $end
$var wire 1 d t2 $end
$var wire 1 e t3 $end
$upscope $end
$upscope $end
$scope module M3 $end
$var wire 4 f in [3:0] $end
$var wire 2 g sel [1:0] $end
$var wire 2 h t [1:0] $end
$var wire 1 i out $end
$scope module M0 $end
$var wire 2 j in [1:0] $end
$var wire 1 k out $end
$var wire 1 l sel $end
$var wire 1 m t1 $end
$var wire 1 n t2 $end
$var wire 1 o t3 $end
$upscope $end
$scope module M1 $end
$var wire 2 p in [1:0] $end
$var wire 1 q out $end
$var wire 1 r sel $end
$var wire 1 s t1 $end
$var wire 1 t t2 $end
$var wire 1 u t3 $end
$upscope $end
$scope module M3 $end
$var wire 2 v in [1:0] $end
$var wire 1 i out $end
$var wire 1 w sel $end
$var wire 1 x t1 $end
$var wire 1 y t2 $end
$var wire 1 z t3 $end
$upscope $end
$upscope $end
$scope module M5 $end
$var wire 4 { in [3:0] $end
$var wire 2 | sel [1:0] $end
$var wire 2 } t [1:0] $end
$var wire 1 ! out $end
$scope module M0 $end
$var wire 2 ~ in [1:0] $end
$var wire 1 !" out $end
$var wire 1 "" sel $end
$var wire 1 #" t1 $end
$var wire 1 $" t2 $end
$var wire 1 %" t3 $end
$upscope $end
$scope module M1 $end
$var wire 2 &" in [1:0] $end
$var wire 1 '" out $end
$var wire 1 (" sel $end
$var wire 1 )" t1 $end
$var wire 1 *" t2 $end
$var wire 1 +" t3 $end
$upscope $end
$scope module M3 $end
$var wire 2 ," in [1:0] $end
$var wire 1 ! out $end
$var wire 1 -" sel $end
$var wire 1 ." t1 $end
$var wire 1 /" t2 $end
$var wire 1 0" t3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0"
x/"
x."
x-"
bx ,"
x+"
x*"
x)"
x("
x'"
bx &"
x%"
x$"
x#"
x""
x!"
bx ~
bx }
bx |
bx {
xz
xy
xx
xw
bx v
xu
xt
xs
xr
xq
bx p
xo
xn
xm
xl
xk
bx j
xi
bx h
bx g
bx f
xe
xd
xc
xb
bx a
x`
x_
x^
x]
x\
bx [
xZ
xY
xX
xW
xV
bx U
xT
bx S
bx R
bx Q
xP
xO
xN
xM
bx L
xK
xJ
xI
xH
xG
bx F
xE
xD
xC
xB
xA
bx @
x?
bx >
bx =
bx <
x;
x:
x9
x8
bx 7
x6
x5
x4
x3
x2
bx 1
x0
x/
x.
x-
x,
bx +
x*
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
1!
10"
1!"
b11 }
b11 ,"
1'"
1$"
1*"
b1 ~
b1 &"
1*
0?
1T
b101 &
b101 {
0i
1;
0P
1e
0z
0,
b10 )
b10 7
12
0:
0A
b0 >
b0 L
0G
0O
1V
b11 S
b11 a
1\
0d
1k
b1 h
b1 v
0q
0y
0/"
0/
15
0D
0J
1Y
1_
1n
0t
1.
00
14
06
09
1C
0E
1I
0K
0N
1X
0Z
1^
0`
0c
1m
0o
1s
0u
0x
1#"
0%"
1)"
0+"
0."
0-
03
18
0B
0H
1M
0W
0]
1b
0l
0r
1w
0""
0("
1-"
b0 +
b11 1
b10 @
b10 F
b11 U
b11 [
b11 j
b0 p
b10 (
b10 =
b10 R
b10 g
b10 |
b1100 '
b1010 <
b1111 Q
b11 f
b1010 #
b1010 %
b11111110101100 "
b11111110101100 $
#10
0!"
b10 }
b10 ,"
1'"
0$"
1?
1*"
1O
b10 ~
b11 &"
1i
05
0*
1A
b11 >
b11 L
1G
0Y
0_
1d
b1110 &
b1110 {
1T
0n
1y
0/"
0!
0.
04
16
19
0;
0C
1E
0I
1K
1N
0X
1Z
0^
1`
1c
0e
0m
1o
0s
1x
1."
00"
1-
13
08
1B
1H
0M
1W
1]
0b
1l
1r
0w
0-"
b1 (
b1 =
b1 R
b1 g
b0 |
b1 #
b1 %
#15
1'"
b0 ~
b11 &"
0?
1T
b1100 &
b1100 {
1i
0O
1d
1y
15
b10 )
b10 7
12
0A
b0 >
b0 L
0G
1Y
1V
1_
b11 S
b11 a
1\
1n
b1 h
b1 v
1k
b10 }
b10 ,"
0!"
0*"
1!
1.
14
06
1C
0E
1I
0K
1X
0Z
1^
0`
1m
0o
1s
0#"
0%"
0)"
1+"
0."
10"
0-
03
0B
0H
0W
0]
0l
0r
1""
1("
1-"
b0 (
b0 =
b0 R
b0 g
b11 |
b1100 #
b1100 %
#20
1/"
b11 }
b11 ,"
1!"
1%"
b10 ~
b1110 &
b1110 {
1?
1O
05
1A
b11 >
b11 L
1G
0Y
0_
0n
1!
0.
04
16
0C
1E
0I
1K
0X
1Z
0^
1`
0m
1o
0s
1."
00"
1-
13
1B
1H
1W
1]
1l
1r
0-"
b1 (
b1 =
b1 R
b1 g
b1 |
b101 #
b101 %
#25
1$"
1!
b1 &"
1/"
b11 ~
0i
b111 &
b111 {
1*
0O
0d
0y
1!"
1*"
b11 }
b11 ,"
1'"
09
1;
0N
1P
0c
1e
0x
1#"
0%"
1)"
0+"
18
1M
1b
1w
0""
0("
b11 (
b11 =
b11 R
b11 g
b0 |
b11 #
b11 %
#30
0/"
0."
10"
1-"
b10 |
b1011 #
b1011 %
#35
0!"
b1 ~
b1 &"
0!
1*
0?
b101 &
b101 {
1T
00"
1;
0P
1e
b0 }
b0 ,"
0'"
15
b10 )
b10 7
12
0A
b0 >
b0 L
0G
1Y
1V
1_
b11 S
b11 a
1\
1n
b1 h
b1 v
1k
0$"
0*"
1.
14
06
1C
0E
1I
0K
1X
0Z
1^
0`
1m
0o
1s
0#"
0%"
0)"
0-
03
0B
0H
0W
0]
0l
0r
1""
1("
b10 (
b10 =
b10 R
b10 g
b11 |
b1110 #
b1110 %
#40
