Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id 7UVGANogLGqVLwQAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Fri, 12 Jun 2026 17:08:10 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 079E667A693
	for <lists+amd-gfx@lfdr.de>; Fri, 12 Jun 2026 17:08:09 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=amd.com header.s=selector1 header.b=F2WW8YuC;
	spf=pass (mail.lfdr.de: domain of amd-gfx-bounces@lists.freedesktop.org designates 131.252.210.177 as permitted sender) smtp.mailfrom=amd-gfx-bounces@lists.freedesktop.org;
	dmarc=pass (policy=quarantine) header.from=amd.com;
	arc=pass ("microsoft.com:s=arcselector10001:i=1")
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 6CF2210F590;
	Fri, 12 Jun 2026 15:08:07 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from DM1PR04CU001.outbound.protection.outlook.com
 (mail-centralusazon11010016.outbound.protection.outlook.com [52.101.61.16])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 1081710F595;
 Fri, 12 Jun 2026 15:08:06 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=uZQ26lTMSNss21z78x2C4wvRv/RuB1gUjFHGxQWN3ne8nO72lPYkap91K38oYyZ2GssuH6Nh50Lx7MAeAZA+B/JFmlnAMRcf1AXUY4AGLCZcTiS0TcSSzAJ1MoJr3ZN8bID5K1DC8IYhKJgmhWfSlIaM/pGOPI+GjvPzXetLLU6cXvfM/sVcG/Al6HVeQlhv7lLqeVkCG7VbKAwWzL+7+EpzLvHpJ/q8tjFPbVU7vg+btF7jHe/idsOYI4Dq6MDzlt02sre7BjGlL4ZHrnQVF4uh6KDqz4W+Ixv3cujd546tABwhY9mhVZJ9r7gxJchTyoRPSjM6YRxNE/tgC1wLgQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=SWQwdOrp7MP4o44zKx2UMOHJQpji/kYfpApGDDWCVCc=;
 b=Cf14+0GWtRQB51Fe/l/Yc6ZTSzrpHu1X0WT7z+9/Sp/Sk15kVYLCFtXu2QVctztUHEpcmrizsWczAlcMpZ8mbQJY14PDeL5icIuEvKUWOxFQvLbNVIdphpLXGJJQmif1bZW2rJmaVFSuvisWIfVBRQCy96rrLrdQ/4xxY52mn5Ok9lMFi+T7ZzNx8+Yc8czwLk+VlXswkm5jL/pwPL2n79+pDXLhq8RBXInJfjfIZXk67DAvKUWwdDoRlDx/DeWghAVWFAy6YGNo1zGwuD7RVXOEK9c9i6O4qLbNb/ebciYUmhchpddC0y15dzk7MT3sHuxWSXpSH6wFdBD+WMEYCA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=SWQwdOrp7MP4o44zKx2UMOHJQpji/kYfpApGDDWCVCc=;
 b=F2WW8YuCYbFn0jfoFfkGYkkc9y+qEBEHqa7JkQaUYLtf+NoZ1xWSTB3jsX5KYkM+rjQA/BWynsOg+aG6snrw4QqQSvJ+Q6ep0PCUy58Sb6PuIHoG4bG2bdNATQOprZOsR1SgX7Tmw+EddClyzHPBDhJCaxYfe2boVel8mczA2Qc=
Received: from IA1PR12MB6435.namprd12.prod.outlook.com (2603:10b6:208:3ad::10)
 by BL3PR12MB6618.namprd12.prod.outlook.com (2603:10b6:208:38d::19)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.113.14; Fri, 12 Jun
 2026 15:08:01 +0000
Received: from IA1PR12MB6435.namprd12.prod.outlook.com
 ([fe80::8b77:7cdb:b17a:a8e2]) by IA1PR12MB6435.namprd12.prod.outlook.com
 ([fe80::8b77:7cdb:b17a:a8e2%5]) with mapi id 15.21.0113.013; Fri, 12 Jun 2026
 15:07:57 +0000
Message-ID: <2a93e0a5-dd7b-4d63-ba1b-3d24d1b59a27@amd.com>
Date: Fri, 12 Jun 2026 23:07:47 +0800
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v8 07/18] drm/amdgpu: implement SVM range GPU mapping core
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>,
 Huang Rui <ray.huang@amd.com>, Philip Yang <Philip.Yang@amd.com>,
 Alex Deucher <alexander.deucher@amd.com>,
 Felix Kuehling <felix.kuehling@amd.com>
Cc: Xiaogang Chen <xiaogang.chen@amd.com>, Oak Zeng <Oak.Zeng@amd.com>,
 Jenny Liu <Jenny-Jing.Liu@amd.com>, Zhu Lingshan <lingshan.zhu@amd.com>,
 Honglei Huang <honglei1.huang@amd.com>, Junhua Shen <Junhua.Shen@amd.com>,
 Yiru Ma <yiru.ma@amd.com>, Simona Vetter <simona@ffwll.ch>,
 Matthew Brost <matthew.brost@intel.com>,
 Rodrigo Vivi <rodrigo.vivi@intel.com>,
 =?UTF-8?Q?Thomas_Hellstr=C3=B6m?= <thomas.hellstrom@linux.intel.com>,
 Danilo Krummrich <dakr@kernel.org>, Alice Ryhl <aliceryhl@google.com>,
 amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org
References: <20260612090928.29682-1-ray.huang@amd.com>
 <20260612090928.29682-8-ray.huang@amd.com>
 <7d073e2b-0a7c-4e42-a67d-32817596d238@amd.com>
Content-Language: en-US
From: "Huang, Honglei" <honghuan@amd.com>
In-Reply-To: <7d073e2b-0a7c-4e42-a67d-32817596d238@amd.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: TY4P286CA0008.JPNP286.PROD.OUTLOOK.COM
 (2603:1096:405:26d::15) To IA1PR12MB6435.namprd12.prod.outlook.com
 (2603:10b6:208:3ad::10)
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: IA1PR12MB6435:EE_|BL3PR12MB6618:EE_
X-MS-Office365-Filtering-Correlation-Id: 2f168f03-996f-4e03-82a3-08dec894627e
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|1800799024|23010399003|366016|376014|18002099003|22082099003|4143699003|3023799007|56012099006|11063799006;
X-Microsoft-Antispam-Message-Info: 5njx13fJmZUxsPkZKjcDu9B4un9TpFNzIE06V6ZVRHhREIfA/mnVVH5wINmH7W1BYHHFmtuuGfqnm0v5QrbBA/SqbDyNqJqXokz7oBJG9xxCvr5Cj134xDwliMg4dH/Vvc2sbeTXUZhlR3ehI21rRwDFrn9NziqIWGw9dz557+RWrxLF8Y8GDdyuoUfBSf+sYHTDRqtcYU1bp5YDkoIyu6OBSUMah1ZpMxLBNuyiyl4JbacuX2GQxzINE0C67/sZeZPCEjLu2SSPQETNgOyWICGtNLNashzcMXiyREEvWsDOxE541MiDFo7rHtwQQ/+DsfkPJJxDaQXJ24fNuPBanwdy9D2gxJDkELCN+gG3B5YbxU4pLLKy2ajBVXhhJ7DMzysyTH6JDyC2U+BFdtuuquwrNOZSJkTzPgN+63MFOmK9d9qOYuhM1RiOxlYVmYGvGCmY4dzfVDKiDmfXdWnutKZCz4HiDEvejJYr7goOFqFrMud3YF6bD9ReGSkwFKa2ART9SVANL2BVHsU+BZJVQWz86IHsYDrlk2v+pqkXjMg6r09r46ynK5TRkZ1AvsIHfoZMtQb46z+Z3n3AWwW099NE7D2afaoQ+TjoMVuT78rfaVWcoMZrkon7AU1gcag6mOgTMmjlgFr5z5M3yBHk3Bl9eY11OotgoFG5gMgB/QWtAK6Ww5bChgrhXLSFWW3z
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:IA1PR12MB6435.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230040)(1800799024)(23010399003)(366016)(376014)(18002099003)(22082099003)(4143699003)(3023799007)(56012099006)(11063799006);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?MDdJNVB5dHdpTUlDbFVRSnIwS1dSb2RtanlGeDZ2MkNIY29mTWtFbXEraXVv?=
 =?utf-8?B?UVp0N1FlSzVOcXlNTkp5YWpPWWhjbCs1MXJFZEZOS0ZyR2tqUDlONHMyd3Bl?=
 =?utf-8?B?OFZubmwvNFpzR2JHQkQvTTkyUUZqY1VFeVFKaHI2ZTlpMkcxMXp0YXd5QUxr?=
 =?utf-8?B?SDlORU1jbWdvMkp2Tm1xcytUbGpYQlBOL2N0K2dUQmxyUEVkenJxcEY3K0Nt?=
 =?utf-8?B?MG04Z1RwS1h0YUJtQVVkdktjTDRyVFRzR2xWd0FLL1JoR3hSMGh2L09oL1Bs?=
 =?utf-8?B?U2hZWFptSEdTazRnZnp5MFBYenBCVk1MN0pnUmJJMzdZd0FhaHNqdEFPcXZD?=
 =?utf-8?B?eWxGdWVjdXFua0RCUXF6TWlJT3ZJK2hrQmJOdE12cGQ0R1BHMGY3UEJuQXVL?=
 =?utf-8?B?ODhQa0RGWjhqSnlNMWprRit6UG5kQlJLMTRDU0EzcVZhN1Q0dTcvTVAwWVdr?=
 =?utf-8?B?MUpKN3kwTlRzNFBSVHp6eEppVGVadTgxQ2tMK01RbXp1Y2xUZ3oyY2Zod2lp?=
 =?utf-8?B?ZmVYUXEzYVVWdVdWZzExTThwa09EZ3JjSmVmTTIzNzRBSzRqWmZ4cFlXZzhI?=
 =?utf-8?B?VXFUVEkyQkRvekNnOUFWTE5VanRGQit6bU00bWZkTEkxRTVrZ291d0VzK0lj?=
 =?utf-8?B?SGsxd0FUV0cwN0l4UklVSHVuWnZ0SVIwdHdVUVRuRmFnWkFYcGpqUjZ4ZG5R?=
 =?utf-8?B?eVAxVStzN08rOThSWHFlRExPNy9TWmlHRkhmK0tDOUhyUzh3ZDUvbFN4VFVB?=
 =?utf-8?B?MzNhMFhqZEpMM09FYXNpemF2OTlVVzNYTmI1eUtScTQyMC9semRQVlorZGJG?=
 =?utf-8?B?UmhiZ3FDVC9XcTZkdjlJeFBCZ2FkcVcxaEJyWTBqNUJVRU1Hc3o3Rm93K2pn?=
 =?utf-8?B?N09ld0VkUFg2WTUxRDZ1K1RpMDNqYkM4Y1FtZjVXcnlUbUI2dE9IUkl1WDQv?=
 =?utf-8?B?M0hLMzQ2VUtwR2pGbi93MnZndWk5WnpMNWpKQ1ZRYWVoZDMrTWYxN2RxbGpO?=
 =?utf-8?B?RGxJcTdQejdBbkJ2MmJkazl5UU9ERVdlZlFnYWJtdHJDVHNtRmJXM2NZbVpn?=
 =?utf-8?B?TC9tL01NZXBpVENQb2JsYVpIL21pbjlEeWF4STV6c1Q3dmEzMmFoWWNXcXo4?=
 =?utf-8?B?OU1ZSFI1VFRyc0RVTnVLQUFUUnRURVJzY05FQUZLSjk0bGV6b3Z5QUl3aFF6?=
 =?utf-8?B?cktEQ09USFQ3QnhVZ0dZT2wyV0hBMVN1Mnd0Y2NLT2hqUk82MWZ1ZHQzZStw?=
 =?utf-8?B?cWphbkZjYjZlb1VHMmtZZnh0dkUyaVN1Yi81bHIrS1Vvc05Gb3lvTEFtTURx?=
 =?utf-8?B?Nm0rNGw4cWtoelllQ1RGWU1rUU4zZk94S1BJM3VJby9NSk9CcGU2ME8xaDc4?=
 =?utf-8?B?RnVJTnEyd3BHNCtFaFRQUEI0dHcwYm1sdXZrMk9nYXJDelVJYk1EU3Q3Y2ho?=
 =?utf-8?B?REpPdXNLNDBCWW43Q0VoOU0wVFV0d2dWczZMWTVQTlVveWQxdDFaZmgrc3pV?=
 =?utf-8?B?d3NPVDhvcFBvZU9kREFBaHBPYnhxaU1xOXdwaDIycmpOVFNGSlMvcXhNaWd1?=
 =?utf-8?B?cERnVG5OR24xUUdOLzZFa0VzOHZvS1NBRHVnMDFuM2tJMUcvUzY1c2JHdG9w?=
 =?utf-8?B?azg3YThQZEN0eW0rdFgvdk80K21DdGQyTWQrbldlVXB0QkNHTXRVaVo0d3Zy?=
 =?utf-8?B?TVVBQnpZNS9HR3BBMVFzeG5BTkNmM3FlR24vSWJpUXhuK0VldTB3Sm4yNExv?=
 =?utf-8?B?NlJPdTc4RVFiN2ViRlJrK3Jia3llQ055S0tmVHNYdHE4MEVvSGd5UGQwbGd2?=
 =?utf-8?B?b2V6RmtSYURaSk5ERElmTVp3Zk5OYzNXYUF0YTczYXIxQjlob0pob1d0UERp?=
 =?utf-8?B?RDdxeXZycTVIYXdOT3pPUHMwU0hsQzl1R1VLajRacnl4SjBydUhYaHF0SG9C?=
 =?utf-8?B?QVhEYnhoTDhGdCtjWnRwNkxkZWROQXAwMXIzRVdWZEpMV1p6bEplUCtBVTh4?=
 =?utf-8?B?S0NIZzJIR3dvUlBIS1BpSER6Q3dOajBRbHFuWnQrQjhyMDZyQUtnQWxyYmlB?=
 =?utf-8?B?ZjdDZG9leTFsakVEVjRZM0NISm4xYlAyYWF0cE8va0M0K2NLd0VNb0xOWFdU?=
 =?utf-8?B?dUdBSkFBZUhpR0lDK1VjVXFkMW9OZHBRR0lqeUNTUUNaenhLTWRNMHRhVUdr?=
 =?utf-8?B?cmtQbTc5ZXlQa05oZGJOQlEyZk5xUHdvNjhQRVkxbnM4ZldrOGJybEVuNmlq?=
 =?utf-8?B?ZC9KTnRxMjFCNzRibUJZK2ZsdkgxNkh4ZFRNZHRidXpwRHlZaHRVeGtGdzI2?=
 =?utf-8?Q?reA/ZjOceVlOPGCcau?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2f168f03-996f-4e03-82a3-08dec894627e
X-MS-Exchange-CrossTenant-AuthSource: IA1PR12MB6435.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Jun 2026 15:07:56.9242 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: jcgJVvxWSJV0qqPtpqegOCzlfiPTiZvWzvHJU+QXHMzcZ0n4xU8bqlOcgwit9FkNNMoZgSM5XitMoSK3zTYGng==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR12MB6618
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	MIME_GOOD(-0.10)[text/plain];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	HAS_LIST_UNSUB(-0.01)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.freedesktop.org:from_smtp,gabe.freedesktop.org:rdns,gabe.freedesktop.org:helo];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	MIME_TRACE(0.00)[0:+];
	TO_DN_SOME(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[20];
	FORGED_SENDER_MAILLIST(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FROM_NEQ_ENVFROM(0.00)[honghuan@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	DKIM_TRACE(0.00)[amd.com:+]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 079E667A693



On 6/12/2026 8:21 PM, Christian König wrote:
> 
> 
> On 6/12/26 11:09, Huang Rui wrote:
>> From: Honglei Huang <honghuan@amd.com>
>>
>> Implement GPU page table mapping in amdgpu_svm_range.c:
>> - amdgpu_svm_range_pages_valid: check notifier sequence validity
>> - amdgpu_svm_range_is_valid: validate gpu_mapped and attr_flags
>>    against the requested attribute set, under MMU notifier lock.
>> - amdgpu_svm_range_zap_ptes: clear GPU PTEs via amdgpu_vm_update_range
>> - amdgpu_svm_range_attr_pte_flags: compute PTE flags per GC IP version
>> - amdgpu_svm_range_lock_vm_pd: acquire VM page directory by drm_exec
>> - amdgpu_svm_range_update_gpu_range: DMA segment coalescing; recomputes
>>    PTE flags per segment from entry->proto via attr_pte_flags, then
>>    programs PTEs under notifier lock
>> - amdgpu_svm_range_find_or_insert: wrapper of drm gpu SVM find or insert
>>    API.
>> - amdgpu_svm_range_get_pages: wrapper of drm gpu SVM get pages.
>> - amdgpu_svm_range_evict: thin wrapper of drm_gpusvm_range_evict
>> - amdgpu_svm_range_update_mapping: full pipeline (lock PD, validate
>>    pages, program PTEs, update PDEs, flush TLB, record attr_flags
>>    and mapped state); takes attrs + read_only and forwards them to
>>    update_gpu_range
>> - amdgpu_svm_range_map_attrs: cursor based iteration across attr tree,
>>    creating/mapping ranges
>>
>> - Add to amdgpu_svm.h driver private interconnect tags used in
>> drm_pagemap_addr.proto:
>>    AMDGPU_INTERCONNECT_VRAM = DRM_INTERCONNECT_DRIVER
>>    AMDGPU_INTERCONNECT_P2P  = AMDGPU_INTERCONNECT_VRAM + 1
>>
>> Signed-off-by: Honglei Huang <honghuan@amd.com>
>> ---
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h       |   4 +
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c | 488 ++++++++++++++++++
>>   2 files changed, 492 insertions(+)
>>   create mode 100644 drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h
>> index 9884a1f834d67..ac84b80f750f8 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm.h
>> @@ -27,6 +27,7 @@
>>   
>>   #include <drm/amdgpu_drm.h>
>>   #include <drm/drm_gpusvm.h>
>> +#include <drm/drm_pagemap.h>
>>   #include <linux/atomic.h>
>>   #include <linux/kref.h>
>>   #include <linux/list.h>
>> @@ -44,6 +45,9 @@ struct amdgpu_svm_attrs;
>>   struct drm_device;
>>   struct drm_file;
>>   
>> +#define AMDGPU_INTERCONNECT_VRAM	DRM_INTERCONNECT_DRIVER
>> +#define AMDGPU_INTERCONNECT_P2P		(AMDGPU_INTERCONNECT_VRAM + 1)
>> +
>>   enum amdgpu_svm_xnack_mode {
>>   	AMDGPU_SVM_XNACK_OFF,
>>   	AMDGPU_SVM_XNACK_ON,
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
>> new file mode 100644
>> index 0000000000000..e1b392b2cf56a
>> --- /dev/null
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_svm_range.c
>> @@ -0,0 +1,488 @@
>> +// SPDX-License-Identifier: GPL-2.0 OR MIT
>> +/*
>> + * Copyright 2026 Advanced Micro Devices, Inc.
>> + *
>> + * Permission is hereby granted, free of charge, to any person obtaining a
>> + * copy of this software and associated documentation files (the "Software"),
>> + * to deal in the Software without restriction, including without limitation
>> + * the rights to use, copy, modify, merge, publish, distribute, sublicense,
>> + * and/or sell copies of the Software, and to permit persons to whom the
>> + * Software is furnished to do so, subject to the following conditions:
>> + *
>> + * The above copyright notice and this permission notice shall be included in
>> + * all copies or substantial portions of the Software.
>> + *
>> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
>> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
>> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
>> + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
>> + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
>> + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
>> + * OTHER DEALINGS IN THE SOFTWARE.
>> + *
>> + */
>> +
>> +#include "amdgpu_svm.h"
>> +#include "amdgpu_svm_attr.h"
>> +#include "amdgpu_svm_range.h"
>> +#include "amdgpu_svm_fault.h"
>> +#include "amdgpu.h"
>> +#include "amdgpu_vm.h"
>> +
>> +#include <drm/drm_exec.h>
>> +#include <drm/drm_pagemap.h>
>> +
>> +#include <linux/mmu_notifier.h>
>> +#include <uapi/linux/kfd_ioctl.h>
>> +
>> +bool
>> +amdgpu_svm_range_pages_valid(struct amdgpu_svm *svm,
>> +		  struct amdgpu_svm_range *range)
>> +{
>> +	struct drm_gpusvm_range *base = &range->base;
>> +
>> +	lockdep_assert_held(&svm->gpusvm.notifier_lock);
>> +
>> +	if (base->pages.flags.unmapped || base->pages.flags.partial_unmap)
>> +		return false;
>> +
>> +	return drm_gpusvm_range_pages_valid(&svm->gpusvm, base);
>> +}
>> +
>> +bool amdgpu_svm_range_is_valid(struct amdgpu_svm *svm,
>> +			       struct amdgpu_svm_range *range,
>> +			       const struct amdgpu_svm_attrs *attrs)
>> +{
>> +	bool valid;
>> +
>> +	drm_gpusvm_notifier_lock(&svm->gpusvm);
>> +	valid = range->gpu_mapped &&
>> +		range->attr_flags == attrs->flags &&
>> +		amdgpu_svm_range_pages_valid(svm, range);
>> +	drm_gpusvm_notifier_unlock(&svm->gpusvm);
>> +
>> +	return valid;
> 
> That looks completely broken to me.
> 
> The valid state looses meaning as soon as the lock is dropped.
> 
>> +}
>> +
>> +
>> +int
>> +amdgpu_svm_range_zap_ptes(struct amdgpu_svm *svm,
>> +			  struct amdgpu_svm_range *range,
>> +			  unsigned long start_page,
>> +			  unsigned long last_page)
>> +{
>> +	struct dma_fence *fence = NULL;
>> +	unsigned int flags;
>> +	int ret;
>> +
>> +	if (last_page < start_page)
>> +		return 0;
>> +
>> +	flags = memalloc_noreclaim_save();
>> +	ret = amdgpu_vm_update_range(svm->adev, svm->vm, false, true, true, false,
>> +				     NULL, start_page, last_page, 0, 0, 0, NULL,
>> +				     NULL, &fence);
>> +	memalloc_noreclaim_restore(flags);
> 
> That's the same nonsense we already had in the existing KFD implementation.
> 
> The whole patch set needs to be rebased on top of my patches to fix this.
> 
>> +
>> +	if (!ret && fence) {
> 
> That needs to block for the fence even if the return value is non zero.
> 
>> +		ret = dma_fence_wait(fence, false);
> 
>> +		if (ret < 0)
>> +			AMDGPU_SVM_TRACE(
>> +				"notifier unmap fence wait failed: ret=%d [0x%lx-0x%lx]-0x%lx\n",
>> +				ret, start_page, last_page,
>> +				last_page - start_page + 1);
> 
> Drop that check and warning.
> 
>> +	}
>> +
>> +	dma_fence_put(fence);
>> +	return ret;
>> +}
>> +
>> +uint64_t
>> +amdgpu_svm_range_attr_pte_flags(struct amdgpu_svm *svm,
>> +			    const struct amdgpu_svm_attrs *attrs,
>> +			    bool read_only,
>> +			    enum drm_interconnect_protocol proto)
>> +{
>> +	uint32_t flags = attrs->flags;
>> +	uint32_t mapping_flags = 0;
>> +	uint32_t gc_ip_version = amdgpu_ip_version(svm->adev, GC_HWIP, 0);
>> +	uint64_t pte_flags;
>> +	bool snoop = proto != AMDGPU_INTERCONNECT_VRAM;
>> +	bool coherent = flags & (AMDGPU_SVM_ATTR_BIT_COHERENT |
>> +				 AMDGPU_SVM_ATTR_BIT_EXT_COHERENT);
>> +	bool ext_coherent = flags & AMDGPU_SVM_ATTR_BIT_EXT_COHERENT;
>> +	unsigned int mtype_local, mtype_remote;
>> +	bool is_aid_a1;
>> +	bool is_local = (proto == AMDGPU_INTERCONNECT_VRAM);
>> +	bool is_vram = is_local || (proto == AMDGPU_INTERCONNECT_P2P);
>> +
>> +	switch (gc_ip_version) {
>> +	case IP_VERSION(9, 4, 1):
>> +	case IP_VERSION(9, 4, 2):
>> +		if (is_local) {
>> +			mapping_flags |= coherent ?
>> +				AMDGPU_VM_MTYPE_CC : AMDGPU_VM_MTYPE_RW;
>> +			/* 9.4.2 local VRAM with XGMI keeps snoop */
>> +			if (gc_ip_version == IP_VERSION(9, 4, 2) &&
>> +			    svm->adev->gmc.xgmi.connected_to_cpu)
>> +				snoop = true;
>> +		} else {
>> +			mapping_flags |= coherent ?
>> +				AMDGPU_VM_MTYPE_UC : AMDGPU_VM_MTYPE_NC;
>> +			/* TODO: migration: re enable snoop for same hive */
>> +		}
>> +		break;
>> +	case IP_VERSION(9, 4, 3):
>> +	case IP_VERSION(9, 4, 4):
>> +	case IP_VERSION(9, 5, 0):
>> +		if (ext_coherent)
>> +			mtype_local = AMDGPU_VM_MTYPE_CC;
>> +		else
>> +			mtype_local = amdgpu_mtype_local == 1 ? AMDGPU_VM_MTYPE_NC :
>> +				amdgpu_mtype_local == 2 ? AMDGPU_VM_MTYPE_CC :
>> +				AMDGPU_VM_MTYPE_RW;
>> +		snoop = true;
>> +		if (is_vram) {
>> +			if (is_local) {
>> +				/* local HBM region close to partition */
>> +				mapping_flags |= mtype_local;
>> +			} else if (!ext_coherent) {
>> +				/* TODO: add same hive check */
>> +				mapping_flags |= AMDGPU_VM_MTYPE_NC;
>> +			} else if (gc_ip_version < IP_VERSION(9, 5, 0)) {
>> +				/* TODO: add same hive check */
>> +				mapping_flags |= AMDGPU_VM_MTYPE_UC;
>> +			} else {
>> +				mapping_flags |= ext_coherent ?
>> +					AMDGPU_VM_MTYPE_UC : AMDGPU_VM_MTYPE_NC;
>> +			}
>> +		} else if (svm->adev->flags & AMD_IS_APU) {
>> +			/* On NUMA systems, locality is determined per-page
>> +			 * in amdgpu_gmc_override_vm_pte_flags.
>> +			 */
>> +			if (num_possible_nodes() <= 1)
>> +				mapping_flags |= mtype_local;
>> +			else
>> +				mapping_flags |= ext_coherent ?
>> +					AMDGPU_VM_MTYPE_UC : AMDGPU_VM_MTYPE_NC;
>> +		} else {
>> +			if (gc_ip_version < IP_VERSION(9, 5, 0) || ext_coherent)
>> +				mapping_flags |= AMDGPU_VM_MTYPE_UC;
>> +			else
>> +				mapping_flags |= AMDGPU_VM_MTYPE_NC;
>> +		}
>> +		break;
>> +	case IP_VERSION(12, 0, 0):
>> +	case IP_VERSION(12, 0, 1):
>> +		mapping_flags |= AMDGPU_VM_MTYPE_NC;
>> +		break;
>> +	case IP_VERSION(12, 1, 0):
>> +		is_aid_a1 = (svm->adev->rev_id & 0x10);
>> +		mtype_local = amdgpu_mtype_local == 0 ? AMDGPU_VM_MTYPE_RW :
>> +				amdgpu_mtype_local == 1 ? AMDGPU_VM_MTYPE_NC :
>> +				is_aid_a1 ? AMDGPU_VM_MTYPE_RW : AMDGPU_VM_MTYPE_NC;
>> +		mtype_remote = is_aid_a1 ? AMDGPU_VM_MTYPE_NC : AMDGPU_VM_MTYPE_UC;
>> +		snoop = true;
>> +
>> +		if (is_local) {
>> +			mapping_flags |= mtype_local;
>> +		} else if (ext_coherent) {
>> +			mapping_flags |= AMDGPU_VM_MTYPE_UC;
>> +		} else {
>> +			/* system memory or remote VRAM */
>> +			mapping_flags |= mtype_remote;
>> +		}
>> +		break;
>> +	default:
>> +		mapping_flags |= coherent ?
>> +			AMDGPU_VM_MTYPE_UC : AMDGPU_VM_MTYPE_NC;
>> +		break;
>> +	}
> 
> All of this needs to be in HW IP version specific files.
> 

Thanks a lot for the review! Will fix the issues you pointed out in the 
next version.

There is one thing maybe need to confirm:

On the SVM and BO overlap issue: if planning to mirror xe is acceptable?

And maybe need some modificaitons in amdgpu vm, may I know the next 
step/design?

Regards,
Honglei


> Regards,
> Christian.
> 
>> +
>> +	if (flags & AMDGPU_SVM_ATTR_BIT_GPU_EXEC)
>> +		mapping_flags |= AMDGPU_VM_PAGE_EXECUTABLE;
>> +
>> +	pte_flags = AMDGPU_PTE_VALID;
>> +	pte_flags |= is_local ? 0 : AMDGPU_PTE_SYSTEM;
>> +	pte_flags |= snoop ? AMDGPU_PTE_SNOOPED : 0;
>> +	if (gc_ip_version >= IP_VERSION(12, 0, 0))
>> +		pte_flags |= AMDGPU_PTE_IS_PTE;
>> +
>> +	amdgpu_gmc_get_vm_pte(svm->adev, svm->vm, NULL, mapping_flags, &pte_flags);
>> +	pte_flags |= AMDGPU_PTE_READABLE;
>> +	if (!(flags & AMDGPU_SVM_ATTR_BIT_GPU_RO) && !read_only)
>> +		pte_flags |= AMDGPU_PTE_WRITEABLE;
>> +
>> +	if (gc_ip_version == IP_VERSION(12, 1, 0) &&
>> +	    svm->adev->have_atomics_support)
>> +		pte_flags |= AMDGPU_PTE_BUS_ATOMICS;
>> +
>> +	return pte_flags;
>> +}
>> +
>> +
>> +
>> +int amdgpu_svm_range_lock_vm_pd(struct amdgpu_svm *svm, struct drm_exec *exec,
>> +				bool intr)
>> +{
>> +	unsigned int exec_flags = DRM_EXEC_IGNORE_DUPLICATES;
>> +	int ret;
>> +
>> +	if (intr)
>> +		exec_flags |= DRM_EXEC_INTERRUPTIBLE_WAIT;
>> +
>> +	drm_exec_init(exec, exec_flags, 0);
>> +	drm_exec_until_all_locked(exec) {
>> +		ret = amdgpu_vm_lock_pd(svm->vm, exec, 1);
>> +		drm_exec_retry_on_contention(exec);
>> +		if (ret) {
>> +			drm_exec_fini(exec);
>> +			return ret;
>> +		}
>> +	}
>> +
>> +	return 0;
>> +}
>> +
>> +int
>> +amdgpu_svm_range_update_gpu_range(struct amdgpu_svm *svm,
>> +				  struct amdgpu_svm_range *range,
>> +				  const struct amdgpu_svm_attrs *attrs,
>> +				  bool read_only,
>> +				  bool flush_tlb,
>> +				  bool wait_fence,
>> +				  struct dma_fence **fence)
>> +{
>> +	struct drm_gpusvm_range *base = &range->base;
>> +
>> +	lockdep_assert_held(&svm->gpusvm.notifier_lock);
>> +
>> +	const unsigned long range_start_page = drm_gpusvm_range_start(base) >> PAGE_SHIFT;
>> +	const unsigned long range_end_page = drm_gpusvm_range_end(base) >> PAGE_SHIFT;
>> +	const unsigned long npages = range_end_page - range_start_page;
>> +	unsigned long mapped_pages = 0;
>> +	unsigned long dma_idx = 0;
>> +	int ret;
>> +
>> +	if (!base->pages.dma_addr || !npages)
>> +		return -EINVAL;
>> +
>> +	while (mapped_pages < npages) {
>> +		const struct drm_pagemap_addr *entry = &base->pages.dma_addr[dma_idx++];
>> +		unsigned long seg_pages = min_t(unsigned long, 1UL << entry->order,
>> +						npages - mapped_pages);
>> +		uint64_t pte_flags;
>> +		unsigned long start_page, last_page;
>> +		bool is_last_seg;
>> +
>> +		if (entry->proto != DRM_INTERCONNECT_SYSTEM)
>> +			return -EOPNOTSUPP;
>> +
>> +		pte_flags = amdgpu_svm_range_attr_pte_flags(svm, attrs,
>> +							    read_only,
>> +							    entry->proto);
>> +
>> +		start_page = range_start_page + mapped_pages;
>> +		last_page = start_page + seg_pages - 1;
>> +		mapped_pages += seg_pages;
>> +		is_last_seg = mapped_pages == npages;
>> +
>> +		ret = amdgpu_vm_update_range(svm->adev, svm->vm, false, false,
>> +					     flush_tlb && is_last_seg, true, NULL,
>> +					     start_page, last_page, pte_flags,
>> +					     0, entry->addr, NULL, NULL,
>> +					     wait_fence && is_last_seg ? fence : NULL);
>> +		if (ret)
>> +			return ret;
>> +	}
>> +
>> +	return 0;
>> +}
>> +
>> +struct amdgpu_svm_range *
>> +amdgpu_svm_range_find_or_insert(struct amdgpu_svm *svm, unsigned long addr,
>> +				unsigned long gpuva_start, unsigned long gpuva_end,
>> +				struct drm_gpusvm_ctx *ctx)
>> +{
>> +	struct drm_gpusvm_range *r;
>> +
>> +retry:
>> +	r = drm_gpusvm_range_find_or_insert(&svm->gpusvm, addr,
>> +					    gpuva_start, gpuva_end, ctx);
>> +	/*
>> +	 * UMD doesn't set RO for some RO VMAs, but the drm gpu svm framework
>> +	 * denies no RO flag range insert for RO VMAs, so treat
>> +	 * -EPERM as an indication of RO and retry if not set.
>> +	 */
>> +	if (PTR_ERR_OR_ZERO(r) == -EPERM && !ctx->read_only) {
>> +		ctx->read_only = true;
>> +		goto retry;
>> +	}
>> +
>> +	if (IS_ERR(r))
>> +		return ERR_CAST(r);
>> +
>> +	return to_amdgpu_svm_range(r);
>> +}
>> +
>> +int amdgpu_svm_range_get_pages(struct amdgpu_svm *svm,
>> +			       struct drm_gpusvm_range *range,
>> +			       struct drm_gpusvm_ctx *ctx)
>> +{
>> +	int ret;
>> +
>> +retry:
>> +	ret = drm_gpusvm_range_get_pages(&svm->gpusvm, range, ctx);
>> +	/*
>> +	 * HMM returns -EPERM when write access is requested for a read-only
>> +	 * VMA. Retry as read-only so the eventual GPU mapping follows the CPU
>> +	 * VMA permissions.
>> +	 */
>> +	if (ret == -EPERM && !ctx->read_only) {
>> +		ctx->read_only = true;
>> +		goto retry;
>> +	}
>> +
>> +	if (ret == -EOPNOTSUPP) {
>> +		AMDGPU_SVM_ERR(
>> +			"range get pages -EOPNOTSUPP, evict and retry: gpuva=[0x%lx-0x%lx) ret=%d\n",
>> +			drm_gpusvm_range_start(range),
>> +			drm_gpusvm_range_end(range), ret);
>> +		amdgpu_svm_range_evict(svm, range);
>> +	}
>> +
>> +	return ret;
>> +}
>> +
>> +void amdgpu_svm_range_evict(struct amdgpu_svm *svm,
>> +			    struct drm_gpusvm_range *range)
>> +{
>> +	if (!range->pages.flags.has_devmem_pages)
>> +		return;
>> +
>> +	drm_gpusvm_range_evict(&svm->gpusvm, range);
>> +}
>> +
>> +int amdgpu_svm_range_update_mapping(struct amdgpu_svm *svm,
>> +				    struct amdgpu_svm_range *range,
>> +				    const struct amdgpu_svm_attrs *attrs,
>> +				    bool read_only,
>> +				    bool intr, bool wait,
>> +				    bool flush_tlb)
>> +{
>> +	struct drm_exec exec;
>> +	struct dma_fence *fence = NULL;
>> +	unsigned int flags;
>> +	int ret;
>> +
>> +	ret = amdgpu_svm_range_lock_vm_pd(svm, &exec, intr);
>> +	if (ret)
>> +		return ret;
>> +
>> +	flags = memalloc_noreclaim_save();
>> +	drm_gpusvm_notifier_lock(&svm->gpusvm);
>> +
>> +	if (!amdgpu_svm_range_pages_valid(svm, range)) {
>> +		amdgpu_svm_range_invalidate_gpu_mapping(range);
>> +		ret = -EAGAIN;
>> +	} else {
>> +		ret = amdgpu_svm_range_update_gpu_range(svm, range, attrs,
>> +							read_only, flush_tlb,
>> +							wait, wait ? &fence : NULL);
>> +	}
>> +
>> +	drm_gpusvm_notifier_unlock(&svm->gpusvm);
>> +	memalloc_noreclaim_restore(flags);
>> +
>> +	if (!ret && fence)
>> +		dma_fence_wait(fence, intr);
>> +	dma_fence_put(fence);
>> +
>> +	if (!ret)
>> +		ret = amdgpu_vm_update_pdes(svm->adev, svm->vm, false);
>> +
>> +	if (!ret) {
>> +		if (flush_tlb)
>> +			svm->flush_tlb(svm);
>> +		WRITE_ONCE(range->attr_flags, attrs->flags);
>> +		WRITE_ONCE(range->gpu_mapped, true);
>> +		range->validate_timestamp = ktime_get_boottime();
>> +	}
>> +
>> +	drm_exec_fini(&exec);
>> +	return ret;
>> +}
>> +
>> +int
>> +amdgpu_svm_range_map_attrs(struct amdgpu_svm *svm,
>> +		       const struct amdgpu_svm_attrs *attrs,
>> +		       unsigned long start, unsigned long end)
>> +{
>> +	unsigned long addr = start;
>> +	int ret;
>> +	bool devmem_possible = amdgpu_svm_devmem_possible(svm);
>> +	bool need_vram_migration = devmem_possible &&
>> +				   amdgpu_svm_attr_prefer_vram(attrs);
>> +	struct drm_gpusvm_ctx map_ctx = {
>> +		.devmem_possible = devmem_possible,
>> +		.devmem_only = need_vram_migration,
>> +		.check_pages_threshold = devmem_possible ? SZ_64K : 0,
>> +	};
>> +
>> +	while (addr < end) {
>> +		struct amdgpu_svm_range *range;
>> +		unsigned long next_addr;
>> +		/* reset read_only every iteration, amdgpu_svm_range_find_or_insert may change it */
>> +		map_ctx.read_only = !!(attrs->flags & AMDGPU_SVM_ATTR_BIT_GPU_RO);
>> +
>> +		range = amdgpu_svm_range_find_or_insert(svm, addr,
>> +							addr, end,
>> +							&map_ctx);
>> +		if (IS_ERR(range)) {
>> +			AMDGPU_SVM_ERR(
>> +				"failed to find/insert range for gpuva 0x%lx [0x%lx-0x%lx), ret=%ld\n",
>> +				addr, start, end, PTR_ERR(range));
>> +			return PTR_ERR(range);
>> +		}
>> +
>> +		next_addr = drm_gpusvm_range_end(&range->base);
>> +		if (next_addr <= addr)
>> +			return -EINVAL;
>> +
>> +		if (amdgpu_svm_range_is_valid(svm, range, attrs)) {
>> +			addr = next_addr;
>> +			continue;
>> +		}
>> +
>> +		/* TODO: add migration */
>> +
>> +		AMDGPU_SVM_RANGE_DEBUG(range, "GET PAGES");
>> +
>> +		ret = amdgpu_svm_range_get_pages(svm, &range->base,
>> +						 &map_ctx);
>> +		if (ret) {
>> +			AMDGPU_SVM_ERR("failed to get pages for range [0x%lx-0x%lx), ret=%d\n",
>> +					drm_gpusvm_range_start(&range->base),
>> +					drm_gpusvm_range_end(&range->base), ret);
>> +			return ret;
>> +		}
>> +
>> +		AMDGPU_SVM_RANGE_DEBUG(range, "UPDATE MAPPING");
>> +
>> +		ret = amdgpu_svm_range_update_mapping(svm, range, attrs,
>> +						      map_ctx.read_only,
>> +						      true, true,
>> +						      true);
>> +		if (ret) {
>> +			AMDGPU_SVM_ERR("failed to update gpu map for range [0x%lx-0x%lx), ret=%d\n",
>> +					drm_gpusvm_range_start(&range->base),
>> +					drm_gpusvm_range_end(&range->base), ret);
>> +			return ret;
>> +		}
>> +
>> +		addr = next_addr;
>> +	}
>> +
>> +	return 0;
>> +}
>> +
> 

