git clone --depth 1 --no-tags https://github.com/hayleydmartinez/solitaire.git f:/verilog_sva_gh_scraper/data/full_repos/315410234
git clone --depth 1 --no-tags https://github.com/Bruhath10/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/316732676
git clone --depth 1 --no-tags https://github.com/Tatev2919/Out_divider_PWM.git f:/verilog_sva_gh_scraper/data/full_repos/314310738
git clone --depth 1 --no-tags https://github.com/lam19267/uP_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/315175543
git clone --depth 1 --no-tags https://github.com/shananjana/SmartCounter-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/314432458
git clone --depth 1 --no-tags https://github.com/malcolmmcswain/141l-project.git f:/verilog_sva_gh_scraper/data/full_repos/314392887
git clone --depth 1 --no-tags https://github.com/carmenhg/EC311_Fall2020_Project.git f:/verilog_sva_gh_scraper/data/full_repos/316067815
git clone --depth 1 --no-tags https://github.com/barawn/pueo-rfsoc-study.git f:/verilog_sva_gh_scraper/data/full_repos/315735012
git clone --depth 1 --no-tags https://github.com/renatoseb/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/315707202
git clone --depth 1 --no-tags https://github.com/HaianhC/C-.git f:/verilog_sva_gh_scraper/data/full_repos/315676999
git clone --depth 1 --no-tags https://github.com/LoesterFranco/sky130A-prebuilt.git f:/verilog_sva_gh_scraper/data/full_repos/312580192
git clone --depth 1 --no-tags https://github.com/TszwangKo/mine.git f:/verilog_sva_gh_scraper/data/full_repos/312482790
git clone --depth 1 --no-tags https://github.com/Arthur-Chang016/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/316784244
git clone --depth 1 --no-tags https://github.com/blake-c-aggienetwork/blakesLabs.git f:/verilog_sva_gh_scraper/data/full_repos/316620059
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Qflow_Synthesis_physical_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/312604605
git clone --depth 1 --no-tags https://github.com/hadongzhu/music_strip.git f:/verilog_sva_gh_scraper/data/full_repos/312980624
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX4_32.git f:/verilog_sva_gh_scraper/data/full_repos/313070893
git clone --depth 1 --no-tags https://github.com/emwilbanks/SE16_32.git f:/verilog_sva_gh_scraper/data/full_repos/313069593
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX3_32.git f:/verilog_sva_gh_scraper/data/full_repos/313065765
git clone --depth 1 --no-tags https://github.com/emwilbanks/SL2_32.git f:/verilog_sva_gh_scraper/data/full_repos/313071459
git clone --depth 1 --no-tags https://github.com/roberto-dibella-polito/isa-lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/313250473
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_Lab1_group14.git f:/verilog_sva_gh_scraper/data/full_repos/313278477
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/KNN.git f:/verilog_sva_gh_scraper/data/full_repos/313908977
git clone --depth 1 --no-tags https://github.com/HETFADIA/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/313916397
git clone --depth 1 --no-tags https://github.com/hkhashoo/Iverilog-EvenCounter.git f:/verilog_sva_gh_scraper/data/full_repos/313577533
git clone --depth 1 --no-tags https://github.com/otreblan/lab7.git f:/verilog_sva_gh_scraper/data/full_repos/313620737
git clone --depth 1 --no-tags https://github.com/huanghj78/-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/315221901
git clone --depth 1 --no-tags https://github.com/zigon15/VSM-Cpu.git f:/verilog_sva_gh_scraper/data/full_repos/315134047
git clone --depth 1 --no-tags https://github.com/Filipedgeraldo/iob_soc_final.git f:/verilog_sva_gh_scraper/data/full_repos/313764431
git clone --depth 1 --no-tags https://github.com/tizentos/SSP-Module-Design.git f:/verilog_sva_gh_scraper/data/full_repos/314765830
git clone --depth 1 --no-tags https://github.com/cclienti/verilog-ip.git f:/verilog_sva_gh_scraper/data/full_repos/314777547
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-7.git f:/verilog_sva_gh_scraper/data/full_repos/314866469
git clone --depth 1 --no-tags https://github.com/bggillmore/CECS361_GroupProject.git f:/verilog_sva_gh_scraper/data/full_repos/313430687
git clone --depth 1 --no-tags https://github.com/FlyingFrank515/Verilog_Project_2020Fall.git f:/verilog_sva_gh_scraper/data/full_repos/315678950
git clone --depth 1 --no-tags https://github.com/pdf21/FPGA-Space-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/312428540
git clone --depth 1 --no-tags https://github.com/JulioAv/Procesador.git f:/verilog_sva_gh_scraper/data/full_repos/314968943
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/state_machine.git f:/verilog_sva_gh_scraper/data/full_repos/314285560
git clone --depth 1 --no-tags https://github.com/xunaijie/adda.git f:/verilog_sva_gh_scraper/data/full_repos/314585959
git clone --depth 1 --no-tags https://github.com/TylerMoua/5-Stage-Pipelined-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/313142839
git clone --depth 1 --no-tags https://github.com/kartika-nair/EvenNumberGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/313082744
git clone --depth 1 --no-tags https://github.com/Filipedgeraldo/iob-soc-teste-pratico.git f:/verilog_sva_gh_scraper/data/full_repos/313093771
git clone --depth 1 --no-tags https://github.com/emwilbanks/Flopenr.git f:/verilog_sva_gh_scraper/data/full_repos/313058867
git clone --depth 1 --no-tags https://github.com/emwilbanks/DESwitch.git f:/verilog_sva_gh_scraper/data/full_repos/313053723
git clone --depth 1 --no-tags https://github.com/alirezasalamat/4-4multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/313864893
git clone --depth 1 --no-tags https://github.com/DeborahVolpe/ISA_group6_Gabriele_Qin_Volpe.git f:/verilog_sva_gh_scraper/data/full_repos/312673122
git clone --depth 1 --no-tags https://github.com/PEAK-UPV/DataNoC.git f:/verilog_sva_gh_scraper/data/full_repos/312270394
git clone --depth 1 --no-tags https://github.com/ColdfireMC/netacq.git f:/verilog_sva_gh_scraper/data/full_repos/312382866
git clone --depth 1 --no-tags https://github.com/rezaBarzgar/single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/312528668
git clone --depth 1 --no-tags https://github.com/Deepakmanjunath855/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/316692894
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/316655975
git clone --depth 1 --no-tags https://github.com/sedakanikk/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/314646233
git clone --depth 1 --no-tags https://github.com/fscapolla/traffic-lights-controller.git f:/verilog_sva_gh_scraper/data/full_repos/315956003
git clone --depth 1 --no-tags https://github.com/Tatev2919/FSM_for_2_or_more_1-s.git f:/verilog_sva_gh_scraper/data/full_repos/314309289
git clone --depth 1 --no-tags https://github.com/DDHHZ/PPG.git f:/verilog_sva_gh_scraper/data/full_repos/312973279
git clone --depth 1 --no-tags https://github.com/mukheshpugal/async_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/315061402
git clone --depth 1 --no-tags https://github.com/men18023/Proyecto_uP.git f:/verilog_sva_gh_scraper/data/full_repos/315192195
git clone --depth 1 --no-tags https://github.com/justinkoh/mips.git f:/verilog_sva_gh_scraper/data/full_repos/316466541
git clone --depth 1 --no-tags https://github.com/bobdadada/vlsrc.git f:/verilog_sva_gh_scraper/data/full_repos/316276207
git clone --depth 1 --no-tags https://github.com/Calerbucci/DigitalPhotoFrameLab07.git f:/verilog_sva_gh_scraper/data/full_repos/316209544
git clone --depth 1 --no-tags https://github.com/jena-thinman/alarm_24hrclock.git f:/verilog_sva_gh_scraper/data/full_repos/314089955
git clone --depth 1 --no-tags https://github.com/kojima0615/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/313990185
git clone --depth 1 --no-tags https://github.com/anonymized-hierarchical-verification/TODAES2023_submission.git f:/verilog_sva_gh_scraper/data/full_repos/314365209
git clone --depth 1 --no-tags https://github.com/Asfagus/Network-Switch.git f:/verilog_sva_gh_scraper/data/full_repos/314705922
git clone --depth 1 --no-tags https://github.com/lianattily/Computer-Organization-and-Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/313987916
git clone --depth 1 --no-tags https://github.com/frnk033/Lab1_ISA_Group27.git f:/verilog_sva_gh_scraper/data/full_repos/313910158
git clone --depth 1 --no-tags https://github.com/marcelats/SistemasEmbarcados.git f:/verilog_sva_gh_scraper/data/full_repos/315623261
git clone --depth 1 --no-tags https://github.com/fyazici/max1k-sdr-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/316074111
git clone --depth 1 --no-tags https://github.com/relisqu/ca_lab13_innopolis.git f:/verilog_sva_gh_scraper/data/full_repos/316252125
git clone --depth 1 --no-tags https://github.com/dwadeiv/DE10-Standard-Audio-Codec-Project.git f:/verilog_sva_gh_scraper/data/full_repos/316692622
git clone --depth 1 --no-tags https://github.com/NahianAlindo/verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/316761862
git clone --depth 1 --no-tags https://github.com/Velkaobet/ISA_Group40.git f:/verilog_sva_gh_scraper/data/full_repos/313321526
git clone --depth 1 --no-tags https://github.com/DamienNB/gfg.git f:/verilog_sva_gh_scraper/data/full_repos/313363871
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX2_32.git f:/verilog_sva_gh_scraper/data/full_repos/313062262
git clone --depth 1 --no-tags https://github.com/emwilbanks/INC4.git f:/verilog_sva_gh_scraper/data/full_repos/313071042
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX3.git f:/verilog_sva_gh_scraper/data/full_repos/313068469
git clone --depth 1 --no-tags https://github.com/vmazashvili/seven-segment-display-controller.git f:/verilog_sva_gh_scraper/data/full_repos/312671450
git clone --depth 1 --no-tags https://github.com/aishwaryachawariya15/verilog-perl.git f:/verilog_sva_gh_scraper/data/full_repos/313570762
git clone --depth 1 --no-tags https://github.com/LeonTenorio/LabSO.git f:/verilog_sva_gh_scraper/data/full_repos/315355585
git clone --depth 1 --no-tags https://github.com/tizentos/Arbiter-verification.git f:/verilog_sva_gh_scraper/data/full_repos/314768282
git clone --depth 1 --no-tags https://github.com/hafizdir101/IGTDC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/314641074
git clone --depth 1 --no-tags https://github.com/simon-staal/MAPS-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/315154179
git clone --depth 1 --no-tags https://github.com/tariqryousuf/M216A-Project.git f:/verilog_sva_gh_scraper/data/full_repos/315153552
git clone --depth 1 --no-tags https://github.com/jamih/EC311_SnowFall.git f:/verilog_sva_gh_scraper/data/full_repos/315417791
git clone --depth 1 --no-tags https://github.com/Rakkshab/4-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/315994187
git clone --depth 1 --no-tags https://github.com/AndresMasis/Fundamentos-de-Organizaci-n-de-Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/312156573
git clone --depth 1 --no-tags https://github.com/Jb591/Simple-Matrix-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/312435965
git clone --depth 1 --no-tags https://github.com/manuelblancovalentin/ALU32_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/312169208
git clone --depth 1 --no-tags https://github.com/tyko-everest/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/313738859
git clone --depth 1 --no-tags https://github.com/Bilallbayrakdar/CSE-331.git f:/verilog_sva_gh_scraper/data/full_repos/314231496
git clone --depth 1 --no-tags https://github.com/shananjana/FPGA_image-processor.git f:/verilog_sva_gh_scraper/data/full_repos/314437249
git clone --depth 1 --no-tags https://github.com/Tatev2919/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/314306128
git clone --depth 1 --no-tags https://github.com/naffins/50.002-HoneyCombs.git f:/verilog_sva_gh_scraper/data/full_repos/312999722
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/314284518
git clone --depth 1 --no-tags https://github.com/alaric4224/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/315132682
git clone --depth 1 --no-tags https://github.com/daliawk/Verilog-Sequential-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/315242465
git clone --depth 1 --no-tags https://github.com/gouldbryce18/FPGA-video-game.git f:/verilog_sva_gh_scraper/data/full_repos/315448113
git clone --depth 1 --no-tags https://github.com/mun19508/Proyecto_uP-en-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/316177617
git clone --depth 1 --no-tags https://github.com/cac1837/Proyecto_2_nibbler.git f:/verilog_sva_gh_scraper/data/full_repos/315100423
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX32_32.git f:/verilog_sva_gh_scraper/data/full_repos/313066371
git clone --depth 1 --no-tags https://github.com/emwilbanks/CTRL.git f:/verilog_sva_gh_scraper/data/full_repos/313061673
