# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

---
name: sext_inreg_s_s32_1
legalized: true

body: |
  bb.0:
    liveins: $sgpr0

    ; CHECK-LABEL: name: sext_inreg_s_s32_1
    ; CHECK: liveins: $sgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i32) = COPY $sgpr0
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:sgpr(i32) = G_SEXT_INREG [[COPY]], 1
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i32)
    %0:_(i32) = COPY $sgpr0
    %1:_(i32) = G_SEXT_INREG %0, 1
    S_ENDPGM 0, implicit %1(i32)

...

---
name: sext_inreg_s_s64_1
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1

    ; CHECK-LABEL: name: sext_inreg_s_s64_1
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:sgpr(i64) = G_SEXT_INREG [[COPY]], 1
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i64)
    %0:_(i64) = COPY $sgpr0_sgpr1
    %1:_(i64) = G_SEXT_INREG %0, 1
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_s_s64_31
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1

    ; CHECK-LABEL: name: sext_inreg_s_s64_31
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:sgpr(i64) = G_SEXT_INREG [[COPY]], 31
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i64)
    %0:_(i64) = COPY $sgpr0_sgpr1
    %1:_(i64) = G_SEXT_INREG %0, 31
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_s_s64_32
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1

    ; CHECK-LABEL: name: sext_inreg_s_s64_32
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:sgpr(i64) = G_SEXT_INREG [[COPY]], 32
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i64)
    %0:_(i64) = COPY $sgpr0_sgpr1
    %1:_(i64) = G_SEXT_INREG %0, 32
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_s_s64_33
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1

    ; CHECK-LABEL: name: sext_inreg_s_s64_33
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:sgpr(i64) = G_SEXT_INREG [[COPY]], 32
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i64)
    %0:_(i64) = COPY $sgpr0_sgpr1
    %1:_(i64) = G_SEXT_INREG %0, 32
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s32_1
legalized: true

body: |
  bb.0:
    liveins: $vgpr0

    ; CHECK-LABEL: name: sext_inreg_v_s32_1
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[COPY]], 1
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[SEXT_INREG]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = G_SEXT_INREG %0, 1
    S_ENDPGM 0, implicit %1(i32)

...

---
name: sext_inreg_v_s64_1
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_1
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[FREEZE:%[0-9]+]]:vgpr(i32) = G_FREEZE [[UV]]
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[FREEZE]], 1
    ; CHECK-NEXT: [[C:%[0-9]+]]:vgpr(i32) = G_CONSTANT i32 31
    ; CHECK-NEXT: [[ASHR:%[0-9]+]]:vgpr(i32) = G_ASHR [[SEXT_INREG]], [[C]](i32)
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[SEXT_INREG]](i32), [[ASHR]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 1
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s64_31
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_31
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[FREEZE:%[0-9]+]]:vgpr(i32) = G_FREEZE [[UV]]
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[FREEZE]], 31
    ; CHECK-NEXT: [[C:%[0-9]+]]:vgpr(i32) = G_CONSTANT i32 31
    ; CHECK-NEXT: [[ASHR:%[0-9]+]]:vgpr(i32) = G_ASHR [[SEXT_INREG]], [[C]](i32)
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[SEXT_INREG]](i32), [[ASHR]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 31
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s64_32
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_32
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[FREEZE:%[0-9]+]]:vgpr(i32) = G_FREEZE [[UV]]
    ; CHECK-NEXT: [[C:%[0-9]+]]:vgpr(i32) = G_CONSTANT i32 31
    ; CHECK-NEXT: [[ASHR:%[0-9]+]]:vgpr(i32) = G_ASHR [[FREEZE]], [[C]](i32)
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[FREEZE]](i32), [[ASHR]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 32
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s64_33
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_33
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[COPY1]], 1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[COPY1]](i32), [[SEXT_INREG]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 33
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s64_35
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_35
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[COPY1]], 3
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[COPY1]](i32), [[SEXT_INREG]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 35
    S_ENDPGM 0, implicit %1(i64)

...

---
name: sext_inreg_v_s64_63
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1

    ; CHECK-LABEL: name: sext_inreg_v_s64_63
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SEXT_INREG:%[0-9]+]]:vgpr(i32) = G_SEXT_INREG [[COPY1]], 31
    ; CHECK-NEXT: [[MV:%[0-9]+]]:vgpr(i64) = G_MERGE_VALUES [[COPY1]](i32), [[SEXT_INREG]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[MV]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = G_SEXT_INREG %0, 63
    S_ENDPGM 0, implicit %1(i64)

...
