#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 11 00:24:31 2020
# Process ID: 4936
# Current directory: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1
# Command line: vivado.exe -log S1_transmission.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source S1_transmission.tcl
# Log file: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1/S1_transmission.vds
# Journal file: C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source S1_transmission.tcl -notrace
Command: synth_design -top S1_transmission -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 748.359 ; gain = 177.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'S1_transmission' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1.vhd:21]
	Parameter N_bits bound to: 112 - type: integer 
	Parameter N_bits bound to: 112 - type: integer 
INFO: [Synth 8-3491] module 'Super_Uart' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:18' bound to instance 'S_Uart' of component 'Super_Uart' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Super_Uart' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:37]
	Parameter N_bits bound to: 112 - type: integer 
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UARTReceiver' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:34' bound to instance 'ur0' of component 'UARTReceiver' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:104]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:43]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (1#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTReceiver.vhd:43]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UARTTransmitter' declared at 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:34' bound to instance 'ut0' of component 'UARTTransmitter' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:113]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:44]
	Parameter baud bound to: 9600 - type: integer 
	Parameter CLK bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (2#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/UARTTransmitter.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'Super_Uart' (3#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigos_UCC/Super_uart_derecho.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'S1_transmission' (4#1) [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/sources_1/imports/Codigo_etapasLab/System_Etapa1.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 812.465 ; gain = 241.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 812.465 ; gain = 241.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 812.465 ; gain = 241.355
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/constrs_1/new/Arty_z720Const.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/constrs_1/new/Arty_z720Const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.srcs/constrs_1/new/Arty_z720Const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/S1_transmission_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/S1_transmission_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 928.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UARTReceiver'
INFO: [Synth 8-802] inferred FSM for state register 'est_Super_tx_reg' in module 'Super_Uart'
INFO: [Synth 8-802] inferred FSM for state register 'est_Super_rx_reg' in module 'Super_Uart'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'S1_transmission'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              001 |                               00
               wait_half |                              010 |                               01
                    recv |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UARTReceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'est_Super_tx_reg' using encoding 'sequential' in module 'Super_Uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'est_Super_rx_reg' using encoding 'sequential' in module 'Super_Uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                   s_end |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'S1_transmission'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    112 Bit        Muxes := 2     
	   6 Input    112 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S1_transmission 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module UARTReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module UARTTransmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Super_Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 2     
	   6 Input    112 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_Uart/ut0/data_packet_reg[0] )
WARNING: [Synth 8-3332] Sequential element (S_Uart/ur0/FSM_onehot_state_reg[2]) is unused and will be removed from module S1_transmission.
WARNING: [Synth 8-3332] Sequential element (S_Uart/ur0/FSM_onehot_state_reg[1]) is unused and will be removed from module S1_transmission.
WARNING: [Synth 8-3332] Sequential element (S_Uart/ur0/FSM_onehot_state_reg[0]) is unused and will be removed from module S1_transmission.
WARNING: [Synth 8-3332] Sequential element (S_Uart/FSM_sequential_est_Super_rx_reg[2]) is unused and will be removed from module S1_transmission.
WARNING: [Synth 8-3332] Sequential element (S_Uart/FSM_sequential_est_Super_rx_reg[1]) is unused and will be removed from module S1_transmission.
WARNING: [Synth 8-3332] Sequential element (S_Uart/FSM_sequential_est_Super_rx_reg[0]) is unused and will be removed from module S1_transmission.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 928.879 ; gain = 357.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 933.258 ; gain = 362.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    37|
|4     |LUT2   |    43|
|5     |LUT3   |     7|
|6     |LUT4   |    10|
|7     |LUT5   |     6|
|8     |LUT6   |     9|
|9     |MUXF7  |     1|
|10    |FDCE   |     7|
|11    |FDRE   |    65|
|12    |FDSE   |     5|
|13    |IBUF   |     3|
|14    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   217|
|2     |  S_Uart |Super_Uart      |   203|
|3     |    ut0  |UARTTransmitter |    67|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 939.047 ; gain = 251.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 939.047 ; gain = 367.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 956.160 ; gain = 659.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Lab3_FPGA_codes/System_etapa1/System_etapa1.runs/synth_1/S1_transmission.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file S1_transmission_utilization_synth.rpt -pb S1_transmission_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 11 00:25:25 2020...
