{:input (genetic.crossover/dumb-crossover 1178414849 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_45, wire1_19, \\wire:missing_edge , \\wire24_:missing );\n  wire \\:missing_edge ;\n  output wire0_45;\n  wire wire0_45;\n  wire wire13_15_11;\n  wire wire14_15;\n  output wire1_19;\n  wire wire1_19;\n  wire wire20_45;\n  wire wire23;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  wire \\wire26_41_:missing ;\n  wire wire27_31;\n  wire wire27_32;\n  wire \\wire28_34_:missing ;\n  wire wire28_40;\n  wire wire29_37;\n  wire wire2_17_21_22;\n  wire wire30_39;\n  wire wire32_34;\n  wire \\wire35_36_:missing_30 ;\n  wire \\wire35_36_:missing_39 ;\n  wire wire37_38_42;\n  wire \\wire3_18_:missing ;\n  wire wire4;\n  wire wire41;\n  wire wire43_11;\n  wire wire43_13;\n  wire wire43_19;\n  wire wire43_23;\n  wire \\wire43_30_:missing_33 ;\n  wire wire43_32;\n  wire wire43_34;\n  wire wire43_37;\n  wire wire43_38;\n  wire wire43_42;\n  wire wire43_46;\n  wire \\wire43_9_:missing ;\n  wire \\wire43_:missing_31 ;\n  wire \\wire43_:missing_31_33 ;\n  wire wire45_47;\n  wire wire46;\n  wire wire5_10;\n  wire wire6_10;\n  wire wire6_45;\n  wire \\wire7_11_:missing ;\n  wire wire7_16;\n  wire wire8_45;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_12_14_30 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_10 = 2'h1 >> \\wire:missing_edge ;\n  assign wire14_15 = 4'h8 >> { \\wire:missing_12_14_30 , \\wire:missing_12_14_30  };\n  assign \\wire:missing_15  = 4'h8 >> { wire13_15_11, wire14_15 };\n  assign wire6_10 = 2'h1 >> wire6_45;\n  assign wire27_32 = 2'h1 >> wire27_31;\n  assign wire28_40 = 2'h1 >> \\wire28_34_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_37;\n  assign \\wire:missing_12_14_30  = 4'h6 >> { \\wire43_30_:missing_33 , \\wire:missing_edge  };\n  assign wire27_31 = 4'h8 >> { \\wire43_:missing_31_33 , \\wire43_:missing_31  };\n  assign wire32_34 = 4'h8 >> { wire43_32, wire27_32 };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire43_30_:missing_33 , \\wire43_:missing_31_33  };\n  assign \\wire28_34_:missing  = 4'h8 >> { wire43_34, wire32_34 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire35_36_:missing_30 , \\wire35_36_:missing_39  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire35_36_:missing_30 , \\wire35_36_:missing_39  };\n  assign wire7_16 = 2'h1 >> \\wire7_11_:missing ;\n  assign wire29_37 = 4'h6 >> { wire43_37, wire37_38_42 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire37_38_42, wire43_38 };\n  assign \\wire8_:missing  = 2'h1 >> wire8_45;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire43_9_:missing , \\wire43_9_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire6_10, wire5_10 };\n  assign \\wire7_11_:missing  = 4'h8 >> { wire43_11, \\wire:missing_edge  };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_12_14_30 , \\wire:missing_12_14_30  };\n  assign \\wire:missing_13  = 4'h6 >> { wire43_13, wire13_15_11 };\n  assign wire2_17_21_22 = 1'h0;\n  assign \\wire3_18_:missing  = 1'h1;\n  assign wire4 = 1'h0;\n  assign \\wire26_41_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_47 = \\wire:missing_edge ;\n  assign wire46 = wire43_46;\n  assign \\wire:missing_45  = wire45_47;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign \\wire43_9_:missing  = \\wire:missing_edge ;\n  assign wire37_38_42 = wire43_42;\n  assign wire41 = \\wire26_41_:missing ;\n  assign \\wire:missing_edge  = wire28_40;\n  assign \\wire35_36_:missing_39  = wire30_39;\n  assign wire23 = wire43_23;\n  assign \\wire:missing_edge  = wire2_17_21_22;\n  assign \\wire:missing_edge  = wire2_17_21_22;\n  assign \\wire:missing_20  = wire20_45;\n  assign wire1_19 = wire43_19;\n  assign \\wire:missing_edge  = \\wire3_18_:missing ;\n  assign \\wire:missing_edge  = wire2_17_21_22;\n  assign \\wire:missing_edge  = wire7_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:3.1-108.10\" *)\nmodule postsynth(wire0_45, wire1_19, \\wire:missing_edge , \\wire24_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:5.10-5.18\" *)\n  output wire0_45;\n  wire wire0_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:9.10-9.18\" *)\n  output wire1_19;\n  wire wire1_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:13.9-13.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:15.8-15.27\" *)\n  wire \\wire26_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:19.8-19.17\" *)\n  wire wire28_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:21.8-21.22\" *)\n  wire wire2_17_21_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:27.8-27.26\" *)\n  wire \\wire3_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:28.8-28.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:29.8-29.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:32.8-32.17\" *)\n  wire wire43_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:41.8-41.26\" *)\n  wire \\wire43_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:44.8-44.17\" *)\n  wire wire45_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:46.8-46.16\" *)\n  wire wire5_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:50.8-50.16\" *)\n  wire wire7_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:59.8-59.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:60.8-60.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1898DEB9.v:61.10-61.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_45 = 1'hx;\n  assign wire1_19 = 1'hx;\n  assign \\wire26_41_:missing  = 1'h0;\n  assign wire28_40 = 1'h0;\n  assign wire2_17_21_22 = 1'h0;\n  assign \\wire3_18_:missing  = 1'h1;\n  assign wire4 = 1'h0;\n  assign wire41 = 1'h0;\n  assign wire43_19 = 1'hx;\n  assign \\wire43_9_:missing  = 1'h0;\n  assign wire45_47 = 1'h0;\n  assign wire5_10 = 1'h1;\n  assign wire7_16 = 1'h0;\n  assign \\wire:missing_44  = 1'h0;\n  assign \\wire:missing_45  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:02:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_/src/top.v'.\nSBY  3:02:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] Copy '/tmp/fuzzmount2DDF5D8C/1898DEB9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_/src/1898DEB9.v'.\nSBY  3:02:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] Copy '/tmp/fuzzmount2DDF5D8C/1898DEB9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_/src/1898DEB9.post.v'.\nSBY  3:02:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: abc pdr\nSBY  3:02:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:82$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:82$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:79$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:79$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:77$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:77$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:76$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:76$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:75$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:75$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:69$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:69$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:68$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1898DEB9.v:68$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: Warning: Wire presynth.\\wire0_45 is used but has no driver.\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] base: finished (returncode=0)\nSBY  3:02:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:02:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] aig: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:02:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] aig: Warning: Wire presynth.\\wire0_45 is used but has no driver.\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] aig: finished (returncode=0)\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: Warning: The network has no constraints.\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: finished (returncode=0)\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] engine_0: Status returned by engine: FAIL\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_'.\nSBY  3:02:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpi4jhqj2_] DONE (FAIL, rc=2)\n", :err ""}}}