
Warning-[DBG_FLAG_DEP] Debug Option is being Deprecated
  The '-fsdb' debug-related option is being deprecated and will no longer be 
  supported in a future release.
  Please recompile using the '-debug_access<+options>' switch and incremental 
  options as required.  Recommended options are '-debug_access' for 
  post-process debug, '-debug_access+classdbg' for testbench debug, and 
  '-debug_access+all' for all debug capabilities.  Refer the VCS user guide 
  for more granular options for debug control under the switch '-debug_access'
  and refer to '-debug_region' for region control.

Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -sverilog \
-fsdb -debug_all ./test.v ./add.v -l com.log
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Sun Nov 20 11:30:30 2022
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './test.v'
Parsing design file './add.v'
Top Level Modules:
       test
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
2 unique modules to generate
2 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
make[1]: Entering directory '/home/hyx/verilog/add/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
_12822_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/hyx/eda/vcs2016/linux64/lib/libzerosoft_rt_stubs.so \
/home/hyx/eda/vcs2016/linux64/lib/libvirsim.so /home/hyx/eda/vcs2016/linux64/lib/liberrorinf.so \
/home/hyx/eda/vcs2016/linux64/lib/libsnpsmalloc.so    /home/hyx/eda/vcs2016/linux64/lib/libvcsnew.so \
/home/hyx/eda/vcs2016/linux64/lib/libsimprofile.so /home/hyx/eda/vcs2016/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/hyx/eda/vcs2016/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
_vcs_pli_stub_.o   /home/hyx/eda/vcs2016/linux64/lib/vcs_save_restore_new.o /home/hyx/eda/verdi2016/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/hyx/verilog/add/csrc'
CPU time: .072 seconds to compile + .012 seconds to elab + .157 seconds to link
