
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.514834                       # Number of seconds simulated
sim_ticks                                514834173000                       # Number of ticks simulated
final_tick                               1255190002000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130440                       # Simulator instruction rate (inst/s)
host_op_rate                                   164262                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33577395                       # Simulator tick rate (ticks/s)
host_mem_usage                                2253604                       # Number of bytes of host memory used
host_seconds                                 15332.76                       # Real time elapsed on the host
sim_insts                                  2000000004                       # Number of instructions simulated
sim_ops                                    2518585041                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        85568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        90816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           90816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        62902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       166205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                229107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        62902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          176399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               176399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          176399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        62902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       166205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               405505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1843                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1419                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1843                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 117952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  117952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  507753098500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1843                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.791644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.181860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.254548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1182     63.31%     63.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          558     29.89%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      3.91%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      1.29%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.75%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.27%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.11%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.27%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1867                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.113924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.459036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.247025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             7      8.86%      8.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            16     20.25%     29.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            16     20.25%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            12     15.19%     64.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            10     12.66%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             6      7.59%     84.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             2      2.53%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             4      5.06%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             3      3.80%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      1.27%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             1      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.582278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.541065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.215367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     30.38%     30.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.53%     32.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40     50.63%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11     13.92%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.27%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    454716500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               489272750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    246726.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               265476.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  155656989.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    41.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9174900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4876575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7739760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4718880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         897989040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            311215440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1559209920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1421426880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     121909639140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           126186536295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            245.101322                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         506928517000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    127540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     382692000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 506873063500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3701645000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     329924500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3419308000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4155480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2208690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5419260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2531700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         422257680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            173033760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             28951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       665354160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       689911680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     122794490745                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           124788432495                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.385683                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         501110635250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     61355500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     179982000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 511123309750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1796652500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     213774500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1459098750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3737088                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           700376743                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3738112                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            187.361091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   142.211971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   881.788029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.138879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.861121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          634                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186832522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186832522                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    367033964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       367033964                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212898126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212898126                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1431377                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1431377                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161848                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161848                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    579932090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        579932090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    581363467                       # number of overall hits
system.cpu.dcache.overall_hits::total       581363467                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6289322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6289322                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3503840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3503840                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        67376                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        67376                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9793162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9793162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9860538                       # number of overall misses
system.cpu.dcache.overall_misses::total       9860538                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  77286159500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77286159500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  38997587656                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  38997587656                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       104000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 116283747156                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116283747156                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 116283747156                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116283747156                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    373323286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    373323286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216401966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216401966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1498753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1498753                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    589725252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    589725252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    591224005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    591224005                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016847                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016191                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.044955                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044955                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.016606                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016606                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.016678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016678                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12288.472350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12288.472350                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11129.956749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11129.956749                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11873.973611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11873.973611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11792.840021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11792.840021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       552340                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          483                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.195135                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.416667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3335549                       # number of writebacks
system.cpu.dcache.writebacks::total           3335549                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3309576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3309576                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2780974                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2780974                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6090550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6090550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6090550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6090550                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2979746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2979746                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       722866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       722866                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        34500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        34500                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3702612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3702612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3737112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3737112                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  36430458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36430458500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8905740998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8905740998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    417561500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    417561500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        96000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  45336199498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45336199498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  45753760998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45753760998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.023019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.023019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006279                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006321                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12226.028158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12226.028158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12320.044099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12320.044099                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12103.231884                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12103.231884                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12244.383019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12244.383019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12243.079950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12243.079950                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2953910                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.056372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           587587200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2954421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            198.884045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    77.138327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   433.918045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.150661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.847496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         644447615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        644447615                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    317752567                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       317752567                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    317752567                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        317752567                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    317752567                       # number of overall hits
system.cpu.icache.overall_hits::total       317752567                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2994270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2994270                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2994270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2994270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2994270                       # number of overall misses
system.cpu.icache.overall_misses::total       2994270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  39021759999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39021759999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  39021759999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39021759999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  39021759999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39021759999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    320746837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    320746837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    320746837                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    320746837                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    320746837                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    320746837                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.009335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009335                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.009335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.009335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009335                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13032.144729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13032.144729                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13032.144729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13032.144729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13032.144729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13032.144729                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1651                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.127660                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2953910                       # number of writebacks
system.cpu.icache.writebacks::total           2953910                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        40328                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40328                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        40328                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40328                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        40328                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40328                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2953942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2953942                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2953942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2953942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2953942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2953942                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  35797606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35797606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  35797606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35797606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  35797606500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35797606500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.009210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.009210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.009210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009210                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12118.588144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12118.588144                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12118.588144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12118.588144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12118.588144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12118.588144                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1810                       # number of replacements
system.l2.tags.tagsinuse                 32658.708040                       # Cycle average of tags in use
system.l2.tags.total_refs                    23657804                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    686.071513                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks              85                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2244.524917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29320.992232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   328.794313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   679.396577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.068497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.894806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.010034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.020734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997101                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105116651                       # Number of tag accesses
system.l2.tags.data_accesses                105116651                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3335549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3335549                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2791112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2791112                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       722693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                722693                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2953402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2953402                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3013055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3013055                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2953402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3735748                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6689150                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2953402                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3735748                       # number of overall hits
system.l2.overall_hits::total                 6689150                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 145                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1195                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1340                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1846                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          506                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1340                       # number of overall misses
system.l2.overall_misses::total                  1846                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     20051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20051000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     84410000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84410000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    469121500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    469121500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     84410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    489172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        573582500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     84410000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    489172500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       573582500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3335549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3335549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2791112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2791112                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               32                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       722838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2953908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2953908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3014250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3014250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2953908                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3737088                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6690996                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2953908                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3737088                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6690996                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000201                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000171                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000396                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000276                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000276                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 138282.758621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138282.758621                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 166818.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 166818.181818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 392570.292887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 392570.292887                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 166818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 365054.104478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 310716.413868                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 166818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 365054.104478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 310716.413868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1419                       # number of writebacks
system.l2.writebacks::total                      1419                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            145                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1192                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1843                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     79350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79350000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    456919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    456919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     79350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    475520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    554870500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     79350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    475520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    554870500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000395                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000275                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000275                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 128282.758621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128282.758621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 156818.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 156818.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 383321.728188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 383321.728188                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 156818.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 355662.303665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 301069.180684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 156818.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 355662.303665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 301069.180684                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1419                       # Transaction distribution
system.membus.trans_dist::CleanEvict              391                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1843                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4664500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4778750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       175185325                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    113674479                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5626300                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    105692980                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        88440974                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.677245                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22993952                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1605                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     11381634                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     10912967                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       468667                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       627487                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1255190002000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1029683643                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    388490172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1106286103                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           175185325                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    122347893                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             631732132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11313270                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          643                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          343                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         320746838                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2708441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1025880079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.356284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.319269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        424844058     41.41%     41.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        160960409     15.69%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         89802921      8.75%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        350272691     34.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1025880079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.170135                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.074394                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        367529260                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      76023292                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         562134245                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      14869366                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5323905                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     86906140                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        333825                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1357859337                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      15733853                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5323905                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        386301435                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        15650103                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5754734                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         557855396                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      54994495                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1341550372                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       8112112                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2483875                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2087                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       37087807                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       12696742                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        35141                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1755103394                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7981092088                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1253470993                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    660216807                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658488628                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         96614760                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       166819                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       166826                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          34380046                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    391181924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    228742165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8595154                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18953568                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1333160628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       494753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1320390180                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1435254                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     73524737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    161149295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         8484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1025880079                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.287080                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.194314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    334527825     32.61%     32.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    287664055     28.04%     60.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    231696059     22.59%     83.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128192620     12.50%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     37005142      3.61%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4973002      0.48%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1048817      0.10%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       602805      0.06%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       169754      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1025880079                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        43765657     19.78%     19.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         117578      0.05%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       534301      0.24%     20.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       324120      0.15%     20.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       853509      0.39%     20.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         2238      0.00%     20.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       265192      0.12%     20.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       316699      0.14%     20.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      3548501      1.60%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            2      0.00%     22.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       76574549     34.60%     57.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      95000320     42.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     532980911     40.37%     40.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       581781      0.04%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23973773      1.82%     42.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26360276      2.00%     44.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7151647      0.54%     44.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2141077      0.16%     44.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     39758223      3.01%     47.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23552049      1.78%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41936757      3.18%     52.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       176478      0.01%     52.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    232214930     17.59%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    176023642     13.33%     83.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    163750166     12.40%     96.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49788470      3.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1320390180                       # Type of FU issued
system.switch_cpus.iq.rate                   1.282326                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           221302666                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.167604                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3178920864                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1042406182                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    949269193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    710477495                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    364809880                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    349946266                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1183556173                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       358136673                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     12075704                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     24174109                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       474380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        36040                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11576702                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      8327987                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        84450                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5323905                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6614279                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5076793                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1333666387                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     391181924                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    228742165                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       166316                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5088686                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        36040                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2904393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2502265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5406658                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1313345791                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     392967327                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7044389                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 11006                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            617245608                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        160414545                       # Number of branches executed
system.switch_cpus.iew.exec_stores          224278281                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.275485                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1300573169                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1299215459                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         613556253                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1115269391                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.261762                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.550142                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     69181323                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5293570                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1013953255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.242798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.984596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    530505030     52.32%     52.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    226543629     22.34%     74.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     84659322      8.35%     83.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54371291      5.36%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36907151      3.64%     92.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19524159      1.93%     93.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14310463      1.41%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7006695      0.69%     96.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     40125515      3.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1013953255                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008667                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260139308                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584173278                       # Number of memory references committed
system.switch_cpus.commit.loads             367007815                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155343111                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343119664                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995417525                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21578076                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512588303     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579680      0.05%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23880868      1.90%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25819237      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6926263      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140749      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39083149      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23279022      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41511975      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156784      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208428399     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169604025     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158579416     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47561438      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260139308                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      40125515                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2303139232                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2670574134                       # The number of ROB writes
system.switch_cpus.timesIdled                 1094574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3803564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260130644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.029684                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.029684                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.971172                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.971172                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1193917488                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       617952207                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         652542643                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        514022949                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5053342944                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        422790533                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3326652943                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130594073                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13382060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6691010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       242854                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1255190002000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5968191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3336968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2953910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          401930                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2953942                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3014250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8861759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11211328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20073087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    378100288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    452648768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              830749056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1844                       # Total snoops (count)
system.tol2bus.snoopTraffic                     92992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6692872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036287                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.187004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6450006     96.37%     96.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 242866      3.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6692872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12980489000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4433380053                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5606001791                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
