/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p675v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 23926.980000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007115;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003310") ;
            }
            fall_power("scalar") {
                values ("0.003310") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007063;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003310") ;
            }
            fall_power("scalar") {
                values ("0.003310") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001684;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.946035, 0.965179, 0.985887, 1.017444, 1.060276" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003310") ;
            }
            fall_power("scalar") {
                values ("0.003310") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004062 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.170990, 0.192261, 0.215271, 0.250334, 0.297925" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.368219, 0.389490, 0.412500, 0.447563, 0.495154" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.051150, 1.072421, 1.095430, 1.130493, 1.178084" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.051150" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.621202") ;
            }
            fall_power("scalar") {
                values ("0.069023") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.566587") ;
            }
            fall_power("scalar") {
                values ("0.062954") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.593895") ;
            }
            fall_power("scalar") {
                values ("0.065988") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005121") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001858 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.293710, 0.312809, 0.337343, 0.383810, 0.456115",\
              "0.276526, 0.295625, 0.320159, 0.366626, 0.438931",\
              "0.257162, 0.276261, 0.300795, 0.347262, 0.419567",\
              "0.230452, 0.249551, 0.274085, 0.320552, 0.392857",\
              "0.203630, 0.222730, 0.247264, 0.293730, 0.366035"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.293710, 0.312809, 0.337343, 0.383810, 0.456115",\
              "0.276526, 0.295625, 0.320159, 0.366626, 0.438931",\
              "0.257162, 0.276261, 0.300795, 0.347262, 0.419567",\
              "0.230452, 0.249551, 0.274085, 0.320552, 0.392857",\
              "0.203630, 0.222730, 0.247264, 0.293730, 0.366035"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151597, 0.143206, 0.132378, 0.117035, 0.095418",\
              "0.179843, 0.171452, 0.160623, 0.145281, 0.123664",\
              "0.211767, 0.203377, 0.192548, 0.177206, 0.155589",\
              "0.259279, 0.250889, 0.240060, 0.224718, 0.203101",\
              "0.323151, 0.314761, 0.303932, 0.288589, 0.266973"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.151597, 0.143206, 0.132378, 0.117035, 0.095418",\
              "0.179843, 0.171452, 0.160623, 0.145281, 0.123664",\
              "0.211767, 0.203377, 0.192548, 0.177206, 0.155589",\
              "0.259279, 0.250889, 0.240060, 0.224718, 0.203101",\
              "0.323151, 0.314761, 0.303932, 0.288589, 0.266973"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003310") ;
            }
            fall_power("scalar") {
                values ("0.003310") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001418 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217285, 0.235836, 0.260127, 0.299818, 0.360016",\
              "0.197182, 0.215732, 0.240023, 0.279715, 0.339912",\
              "0.174568, 0.193118, 0.217409, 0.257101, 0.317298",\
              "0.140585, 0.159136, 0.183426, 0.223118, 0.283315",\
              "0.094841, 0.113392, 0.137683, 0.177374, 0.237572"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.217285, 0.235836, 0.260127, 0.299818, 0.360016",\
              "0.197182, 0.215732, 0.240023, 0.279715, 0.339912",\
              "0.174568, 0.193118, 0.217409, 0.257101, 0.317298",\
              "0.140585, 0.159136, 0.183426, 0.223118, 0.283315",\
              "0.094841, 0.113392, 0.137683, 0.177374, 0.237572"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280878, 0.272381, 0.261146, 0.245058, 0.220240",\
              "0.309124, 0.300627, 0.289392, 0.273303, 0.248486",\
              "0.341049, 0.332552, 0.321317, 0.305228, 0.280410",\
              "0.388561, 0.380064, 0.368829, 0.352740, 0.327922",\
              "0.452433, 0.443935, 0.432700, 0.416612, 0.391794"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280878, 0.272381, 0.261146, 0.245058, 0.220240",\
              "0.309124, 0.300627, 0.289392, 0.273303, 0.248486",\
              "0.341049, 0.332552, 0.321317, 0.305228, 0.280410",\
              "0.388561, 0.380064, 0.368829, 0.352740, 0.327922",\
              "0.452433, 0.443935, 0.432700, 0.416612, 0.391794"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027317") ;
            }
            fall_power("scalar") {
                values ("0.027317") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001577 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163787, 0.185002, 0.211793, 0.255870, 0.320873",\
              "0.143683, 0.164899, 0.191689, 0.235766, 0.300769",\
              "0.121069, 0.142285, 0.169075, 0.213152, 0.278155",\
              "0.087086, 0.108302, 0.135093, 0.179170, 0.244173",\
              "0.041343, 0.062559, 0.089349, 0.133426, 0.198429"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163787, 0.185002, 0.211793, 0.255870, 0.320873",\
              "0.143683, 0.164899, 0.191689, 0.235766, 0.300769",\
              "0.121069, 0.142285, 0.169075, 0.213152, 0.278155",\
              "0.087086, 0.108302, 0.135093, 0.179170, 0.244173",\
              "0.041343, 0.062559, 0.089349, 0.133426, 0.198429"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352602, 0.331284, 0.304322, 0.262390, 0.211565",\
              "0.372777, 0.351460, 0.324498, 0.282565, 0.231740",\
              "0.395581, 0.374263, 0.347301, 0.305369, 0.254544",\
              "0.429518, 0.408200, 0.381238, 0.339306, 0.288481",\
              "0.475141, 0.453823, 0.426861, 0.384928, 0.334103"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352602, 0.331284, 0.304322, 0.262390, 0.211565",\
              "0.372777, 0.351460, 0.324498, 0.282565, 0.231740",\
              "0.395581, 0.374263, 0.347301, 0.305369, 0.254544",\
              "0.429518, 0.408200, 0.381238, 0.339306, 0.288481",\
              "0.475141, 0.453823, 0.426861, 0.384928, 0.334103"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007419") ;
            }
            fall_power("scalar") {
                values ("0.007419") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001576 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.186148, 0.208057, 0.235014, 0.279300, 0.343235",\
              "0.168964, 0.190873, 0.217831, 0.262116, 0.326051",\
              "0.149600, 0.171509, 0.198467, 0.242752, 0.306687",\
              "0.122890, 0.144799, 0.171756, 0.216042, 0.279977",\
              "0.096069, 0.117978, 0.144935, 0.189220, 0.253155"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.186148, 0.208057, 0.235014, 0.279300, 0.343235",\
              "0.168964, 0.190873, 0.217831, 0.262116, 0.326051",\
              "0.149600, 0.171509, 0.198467, 0.242752, 0.306687",\
              "0.122890, 0.144799, 0.171756, 0.216042, 0.279977",\
              "0.096069, 0.117978, 0.144935, 0.189220, 0.253155"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.285509, 0.265224, 0.242342, 0.206668, 0.154333",\
              "0.305684, 0.285400, 0.262518, 0.226844, 0.174509",\
              "0.328488, 0.308203, 0.285321, 0.249647, 0.197312",\
              "0.362425, 0.342140, 0.319259, 0.283584, 0.231249",\
              "0.408048, 0.387763, 0.364881, 0.329207, 0.276872"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.285509, 0.265224, 0.242342, 0.206668, 0.154333",\
              "0.305684, 0.285400, 0.262518, 0.226844, 0.174509",\
              "0.328488, 0.308203, 0.285321, 0.249647, 0.197312",\
              "0.362425, 0.342140, 0.319259, 0.283584, 0.231249",\
              "0.408048, 0.387763, 0.364881, 0.329207, 0.276872"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005259") ;
            }
            fall_power("scalar") {
                values ("0.005259") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004072 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.361681, 0.371072, 0.377462, 0.388388, 0.399250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.790514, 0.799904, 0.806295, 0.817221, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.790514, 0.799904, 0.806295, 0.817221, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.790514" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.352619") ;
            }
            fall_power("scalar") {
                values ("0.528928") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005972") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001851 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.324274, 0.343838, 0.369306, 0.410714, 0.486888",\
              "0.302209, 0.321774, 0.347241, 0.388649, 0.464824",\
              "0.282207, 0.301772, 0.327239, 0.368648, 0.444822",\
              "0.254819, 0.274384, 0.299851, 0.341260, 0.417434",\
              "0.220967, 0.240532, 0.265999, 0.307407, 0.383582"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.324274, 0.343838, 0.369306, 0.410714, 0.486888",\
              "0.302209, 0.321774, 0.347241, 0.388649, 0.464824",\
              "0.282207, 0.301772, 0.327239, 0.368648, 0.444822",\
              "0.254819, 0.274384, 0.299851, 0.341260, 0.417434",\
              "0.220967, 0.240532, 0.265999, 0.307407, 0.383582"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.149050, 0.140433, 0.129514, 0.113811, 0.092180",\
              "0.161941, 0.153325, 0.142405, 0.126703, 0.105072",\
              "0.171464, 0.162848, 0.151928, 0.136225, 0.114594",\
              "0.186969, 0.178353, 0.167433, 0.151731, 0.130100",\
              "0.202718, 0.194102, 0.183182, 0.167480, 0.145848"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.149050, 0.140433, 0.129514, 0.113811, 0.092180",\
              "0.161941, 0.153325, 0.142405, 0.126703, 0.105072",\
              "0.171464, 0.162848, 0.151928, 0.136225, 0.114594",\
              "0.186969, 0.178353, 0.167433, 0.151731, 0.130100",\
              "0.202718, 0.194102, 0.183182, 0.167480, 0.145848"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003803") ;
            }
            fall_power("scalar") {
                values ("0.003803") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001416 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.212522, 0.225769, 0.241518, 0.262615, 0.289298",\
              "0.203283, 0.216529, 0.232279, 0.253376, 0.280059",\
              "0.196508, 0.209754, 0.225504, 0.246601, 0.273283",\
              "0.185708, 0.198955, 0.214704, 0.235801, 0.262484",\
              "0.174398, 0.187644, 0.203394, 0.224491, 0.251173"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.212522, 0.225769, 0.241518, 0.262615, 0.289298",\
              "0.203283, 0.216529, 0.232279, 0.253376, 0.280059",\
              "0.196508, 0.209754, 0.225504, 0.246601, 0.273283",\
              "0.185708, 0.198955, 0.214704, 0.235801, 0.262484",\
              "0.174398, 0.187644, 0.203394, 0.224491, 0.251173"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181215, 0.173826, 0.166671, 0.156591, 0.140652",\
              "0.194107, 0.186718, 0.179563, 0.169483, 0.153543",\
              "0.203629, 0.196240, 0.189086, 0.179005, 0.163066",\
              "0.219135, 0.211746, 0.204591, 0.194511, 0.178571",\
              "0.234883, 0.227495, 0.220340, 0.210260, 0.194320"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181215, 0.173826, 0.166671, 0.156591, 0.140652",\
              "0.194107, 0.186718, 0.179563, 0.169483, 0.153543",\
              "0.203629, 0.196240, 0.189086, 0.179005, 0.163066",\
              "0.219135, 0.211746, 0.204591, 0.194511, 0.178571",\
              "0.234883, 0.227495, 0.220340, 0.210260, 0.194320"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027317") ;
            }
            fall_power("scalar") {
                values ("0.027317") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.394075, 0.439036, 0.480965, 0.556503, 0.704228",\
              "0.403465, 0.448425, 0.490355, 0.565893, 0.713619",\
              "0.409856, 0.454816, 0.496745, 0.572283, 0.720009",\
              "0.420782, 0.465742, 0.507672, 0.583209, 0.730935",\
              "0.431644, 0.476604, 0.518534, 0.594071, 0.741796"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.394075, 0.439036, 0.480965, 0.556503, 0.704228",\
              "0.403465, 0.448425, 0.490355, 0.565893, 0.713619",\
              "0.409856, 0.454816, 0.496745, 0.572283, 0.720009",\
              "0.420782, 0.465742, 0.507672, 0.583209, 0.730935",\
              "0.431644, 0.476604, 0.518534, 0.594071, 0.741796"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.234114, 0.267602, 0.300016, 0.360291, 0.476196",\
              "0.243057, 0.276545, 0.308959, 0.369233, 0.485139",\
              "0.249143, 0.282631, 0.315045, 0.375319, 0.491225",\
              "0.259549, 0.293037, 0.325451, 0.385725, 0.501630",\
              "0.269894, 0.303381, 0.335796, 0.396070, 0.511975"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.234114, 0.267602, 0.300016, 0.360291, 0.476196",\
              "0.243057, 0.276545, 0.308959, 0.369233, 0.485139",\
              "0.249143, 0.282631, 0.315045, 0.375319, 0.491225",\
              "0.259549, 0.293037, 0.325451, 0.385725, 0.501630",\
              "0.269894, 0.303381, 0.335796, 0.396070, 0.511975"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.035868, 0.097933, 0.171913, 0.314996, 0.623449" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.035868, 0.097933, 0.171913, 0.314996, 0.623449" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.028853, 0.081105, 0.140562, 0.258438, 0.497966" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.028853, 0.081105, 0.140562, 0.258438, 0.497966" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002788, 0.002788, 0.002788, 0.002788, 0.002788") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 30.547058;
  }
  


}   /* cell() */

}   /* library() */

