// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_rows_V_dout,
        src_rows_V_empty_n,
        src_rows_V_read,
        src_cols_V_dout,
        src_cols_V_empty_n,
        src_cols_V_read,
        src_data_stream_V_dout,
        src_data_stream_V_empty_n,
        src_data_stream_V_read,
        keypoints_val_address0,
        keypoints_val_ce0,
        keypoints_val_we0,
        keypoints_val_d0,
        keypoints_val_address1,
        keypoints_val_ce1,
        keypoints_val_we1,
        keypoints_val_d1,
        keypoints_rows_dout,
        keypoints_rows_empty_n,
        keypoints_rows_read,
        keypoints_cols_dout,
        keypoints_cols_empty_n,
        keypoints_cols_read,
        threshold_dout,
        threshold_empty_n,
        threshold_read,
        keypoints_rows_out_din,
        keypoints_rows_out_full_n,
        keypoints_rows_out_write,
        keypoints_cols_out_din,
        keypoints_cols_out_full_n,
        keypoints_cols_out_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_pp1_stage0 = 7'd32;
parameter    ap_ST_fsm_state15 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] src_rows_V_dout;
input   src_rows_V_empty_n;
output   src_rows_V_read;
input  [31:0] src_cols_V_dout;
input   src_cols_V_empty_n;
output   src_cols_V_read;
input  [7:0] src_data_stream_V_dout;
input   src_data_stream_V_empty_n;
output   src_data_stream_V_read;
output  [10:0] keypoints_val_address0;
output   keypoints_val_ce0;
output   keypoints_val_we0;
output  [15:0] keypoints_val_d0;
output  [10:0] keypoints_val_address1;
output   keypoints_val_ce1;
output   keypoints_val_we1;
output  [15:0] keypoints_val_d1;
input  [2:0] keypoints_rows_dout;
input   keypoints_rows_empty_n;
output   keypoints_rows_read;
input  [10:0] keypoints_cols_dout;
input   keypoints_cols_empty_n;
output   keypoints_cols_read;
input  [7:0] threshold_dout;
input   threshold_empty_n;
output   threshold_read;
output  [2:0] keypoints_rows_out_din;
input   keypoints_rows_out_full_n;
output   keypoints_rows_out_write;
output  [10:0] keypoints_cols_out_din;
input   keypoints_cols_out_full_n;
output   keypoints_cols_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_rows_V_read;
reg src_cols_V_read;
reg src_data_stream_V_read;
reg[10:0] keypoints_val_address0;
reg keypoints_val_ce0;
reg keypoints_val_we0;
reg[15:0] keypoints_val_d0;
reg keypoints_val_ce1;
reg keypoints_val_we1;
reg keypoints_rows_read;
reg keypoints_cols_read;
reg threshold_read;
reg keypoints_rows_out_write;
reg keypoints_cols_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_rows_V_blk_n;
reg    src_cols_V_blk_n;
reg    src_data_stream_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond3_i_reg_4815;
reg   [0:0] or_cond_i_reg_4824;
reg    keypoints_rows_blk_n;
reg    keypoints_cols_blk_n;
reg    threshold_blk_n;
reg    keypoints_rows_out_blk_n;
reg    keypoints_cols_out_blk_n;
reg   [31:0] t_V_2_reg_646;
reg   [31:0] t_V_2_reg_646_pp1_iter1_reg;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op219_read_state7;
reg    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
wire    ap_block_state10_pp1_stage0_iter4;
wire    ap_block_state11_pp1_stage0_iter5;
wire    ap_block_state12_pp1_stage0_iter6;
wire    ap_block_state13_pp1_stage0_iter7;
wire    ap_block_state14_pp1_stage0_iter8;
reg    ap_block_pp1_stage0_11001;
reg   [31:0] t_V_2_reg_646_pp1_iter2_reg;
reg   [31:0] t_V_2_reg_646_pp1_iter3_reg;
reg   [31:0] t_V_2_reg_646_pp1_iter4_reg;
reg   [31:0] t_V_2_reg_646_pp1_iter5_reg;
reg   [31:0] t_V_2_reg_646_pp1_iter6_reg;
reg   [31:0] t_V_2_reg_646_pp1_iter7_reg;
reg    ap_block_state1;
reg   [2:0] keypoints_rows_read_reg_4362;
reg   [10:0] keypoints_cols_read_reg_4367;
reg   [7:0] threshold_read_reg_4372;
reg   [31:0] rows_reg_4378;
reg   [31:0] cols_reg_4384;
wire   [11:0] next_mul_fu_1410_p2;
reg   [11:0] next_mul_reg_4390;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_7_i_fu_1420_p2;
wire   [1:0] i_fu_1425_p2;
reg   [1:0] i_reg_4399;
wire   [31:0] tmp_9_i_fu_1431_p2;
reg   [31:0] tmp_9_i_reg_4718;
wire   [31:0] tmp_i_28_fu_1436_p2;
reg   [31:0] tmp_i_28_reg_4723;
wire   [31:0] a0_fu_1441_p1;
reg   [31:0] a0_reg_4728;
wire   [8:0] rhs_V_fu_1444_p1;
reg   [8:0] rhs_V_reg_4733;
wire  signed [8:0] r_V_fu_1447_p2;
reg  signed [8:0] r_V_reg_4753;
wire  signed [31:0] b0_fu_1453_p1;
reg   [31:0] b0_reg_4773;
wire   [9:0] j_fu_1471_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond2_i_fu_1492_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] i_V_fu_1497_p2;
reg   [31:0] i_V_reg_4790;
wire   [0:0] tmp_6_i_fu_1503_p2;
reg   [0:0] tmp_6_i_reg_4795;
wire   [0:0] tmp_10_i_fu_1508_p2;
reg   [0:0] tmp_10_i_reg_4800;
wire   [15:0] tmp_12_i_fu_1518_p2;
reg   [15:0] tmp_12_i_reg_4805;
wire   [0:0] notlhs_i_fu_1524_p2;
reg   [0:0] notlhs_i_reg_4810;
wire   [0:0] exitcond3_i_fu_1535_p2;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter1_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter2_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter3_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter4_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter5_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter6_reg;
reg   [0:0] exitcond3_i_reg_4815_pp1_iter7_reg;
wire   [31:0] j_V_fu_1540_p2;
reg   [31:0] j_V_reg_4819;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] or_cond_i_fu_1551_p2;
reg   [0:0] or_cond_i_reg_4824_pp1_iter1_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter2_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter3_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter4_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter5_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter6_reg;
reg   [0:0] or_cond_i_reg_4824_pp1_iter7_reg;
reg   [8:0] k_buf_val_0_V_addr_reg_4829;
reg   [8:0] k_buf_val_1_V_addr_reg_4835;
reg   [8:0] k_buf_val_2_V_addr_reg_4841;
reg   [8:0] k_buf_val_3_V_addr_reg_4847;
reg   [8:0] k_buf_val_4_V_addr_reg_4853;
reg   [8:0] k_buf_val_5_V_addr_reg_4859;
wire   [0:0] or_cond1_i_fu_1572_p2;
reg   [0:0] or_cond1_i_reg_4865;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter1_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter2_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter3_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter4_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter5_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter6_reg;
reg   [0:0] or_cond1_i_reg_4865_pp1_iter7_reg;
wire  signed [8:0] r_V_i_fu_1959_p2;
reg  signed [8:0] r_V_i_reg_4869;
wire  signed [8:0] r_V_6_i_fu_1969_p2;
reg  signed [8:0] r_V_6_i_reg_4874;
wire  signed [8:0] r_V_1_i_fu_2043_p2;
reg  signed [8:0] r_V_1_i_reg_4879;
wire  signed [8:0] r_V_6_1_i_fu_2053_p2;
reg  signed [8:0] r_V_6_1_i_reg_4884;
wire  signed [8:0] r_V_2_i_fu_2127_p2;
reg  signed [8:0] r_V_2_i_reg_4889;
wire  signed [8:0] r_V_6_2_i_fu_2137_p2;
reg  signed [8:0] r_V_6_2_i_reg_4894;
wire  signed [8:0] r_V_3_i_fu_2211_p2;
reg  signed [8:0] r_V_3_i_reg_4899;
wire  signed [8:0] r_V_6_3_i_fu_2221_p2;
reg  signed [8:0] r_V_6_3_i_reg_4904;
wire  signed [8:0] r_V_4_i_fu_2295_p2;
reg  signed [8:0] r_V_4_i_reg_4909;
wire  signed [8:0] r_V_6_4_i_fu_2305_p2;
reg  signed [8:0] r_V_6_4_i_reg_4914;
wire  signed [8:0] r_V_5_i_fu_2379_p2;
reg  signed [8:0] r_V_5_i_reg_4919;
wire  signed [8:0] r_V_6_5_i_fu_2389_p2;
reg  signed [8:0] r_V_6_5_i_reg_4924;
wire  signed [8:0] r_V_i_31_fu_2463_p2;
reg  signed [8:0] r_V_i_31_reg_4929;
wire  signed [8:0] r_V_6_6_i_fu_2473_p2;
reg  signed [8:0] r_V_6_6_i_reg_4934;
wire  signed [8:0] r_V_8_i_fu_2547_p2;
reg  signed [8:0] r_V_8_i_reg_4939;
wire  signed [8:0] r_V_6_7_i_fu_2557_p2;
reg  signed [8:0] r_V_6_7_i_reg_4944;
wire   [0:0] or_cond2_i_fu_2639_p2;
reg   [0:0] or_cond2_i_reg_4949;
wire   [0:0] tmp_49_1_not_i_fu_2645_p2;
reg   [0:0] tmp_49_1_not_i_reg_4955;
wire   [0:0] tmp_51_1_i_fu_2651_p2;
reg   [0:0] tmp_51_1_i_reg_4960;
wire   [0:0] or_cond4_i_fu_2657_p2;
reg   [0:0] or_cond4_i_reg_4965;
wire   [0:0] tmp_49_2_not_i_fu_2663_p2;
reg   [0:0] tmp_49_2_not_i_reg_4970;
wire   [0:0] tmp_51_2_i_fu_2669_p2;
reg   [0:0] tmp_51_2_i_reg_4975;
wire   [0:0] or_cond5_i_fu_2675_p2;
reg   [0:0] or_cond5_i_reg_4980;
wire   [0:0] tmp_49_3_not_i_fu_2681_p2;
reg   [0:0] tmp_49_3_not_i_reg_4985;
wire   [0:0] tmp_51_3_i_fu_2687_p2;
reg   [0:0] tmp_51_3_i_reg_4990;
wire   [0:0] or_cond6_i_fu_2693_p2;
reg   [0:0] or_cond6_i_reg_4995;
wire   [0:0] tmp_49_4_not_i_fu_2699_p2;
reg   [0:0] tmp_49_4_not_i_reg_5000;
wire   [0:0] tmp_51_4_i_fu_2705_p2;
reg   [0:0] tmp_51_4_i_reg_5005;
wire   [0:0] or_cond7_i_fu_2711_p2;
reg   [0:0] or_cond7_i_reg_5010;
wire   [0:0] tmp_49_5_not_i_fu_2717_p2;
reg   [0:0] tmp_49_5_not_i_reg_5015;
wire   [0:0] tmp_51_5_i_fu_2723_p2;
reg   [0:0] tmp_51_5_i_reg_5020;
wire   [0:0] or_cond8_i_fu_2729_p2;
reg   [0:0] or_cond8_i_reg_5025;
wire   [0:0] not_or_cond10_i_fu_2851_p2;
reg   [0:0] not_or_cond10_i_reg_5030;
wire   [4:0] count_1_i_4_i_fu_3253_p3;
reg   [4:0] count_1_i_4_i_reg_5035;
wire   [0:0] or_cond18_i_fu_3267_p2;
reg   [0:0] or_cond18_i_reg_5041;
wire   [0:0] not_or_cond9_i_fu_3279_p2;
reg   [0:0] not_or_cond9_i_reg_5047;
wire   [0:0] tmp6_fu_3297_p2;
reg   [0:0] tmp6_reg_5053;
wire   [0:0] tmp10_fu_3303_p2;
reg   [0:0] tmp10_reg_5058;
wire   [0:0] tmp11_fu_3309_p2;
reg   [0:0] tmp11_reg_5063;
wire   [31:0] flag_d_assign_16_i_fu_3315_p1;
reg  signed [31:0] flag_d_assign_16_i_reg_5068;
reg  signed [31:0] flag_d_assign_16_i_reg_5068_pp1_iter4_reg;
reg   [31:0] flag_d_assign_16_i_reg_5068_pp1_iter5_reg;
wire   [31:0] flag_d_assign_8_i_fu_3320_p1;
reg  signed [31:0] flag_d_assign_8_i_reg_5074;
reg  signed [31:0] flag_d_assign_8_i_reg_5074_pp1_iter4_reg;
reg   [31:0] flag_d_assign_8_i_reg_5074_pp1_iter5_reg;
wire   [31:0] flag_d_assign_1_i_fu_3325_p1;
reg  signed [31:0] flag_d_assign_1_i_reg_5080;
reg  signed [31:0] flag_d_assign_1_i_reg_5080_pp1_iter4_reg;
reg   [31:0] flag_d_assign_1_i_reg_5080_pp1_iter5_reg;
wire   [31:0] flag_d_assign_9_i_fu_3330_p1;
reg  signed [31:0] flag_d_assign_9_i_reg_5086;
reg  signed [31:0] flag_d_assign_9_i_reg_5086_pp1_iter4_reg;
reg   [31:0] flag_d_assign_9_i_reg_5086_pp1_iter5_reg;
wire   [31:0] flag_d_assign_2_i_fu_3335_p1;
reg  signed [31:0] flag_d_assign_2_i_reg_5092;
reg  signed [31:0] flag_d_assign_2_i_reg_5092_pp1_iter4_reg;
reg   [31:0] flag_d_assign_2_i_reg_5092_pp1_iter5_reg;
wire   [31:0] flag_d_assign_10_i_fu_3340_p1;
reg  signed [31:0] flag_d_assign_10_i_reg_5098;
reg  signed [31:0] flag_d_assign_10_i_reg_5098_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_10_i_reg_5098_pp1_iter5_reg;
reg   [31:0] flag_d_assign_10_i_reg_5098_pp1_iter6_reg;
wire   [31:0] flag_d_assign_3_i_fu_3345_p1;
reg  signed [31:0] flag_d_assign_3_i_reg_5104;
reg  signed [31:0] flag_d_assign_3_i_reg_5104_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_3_i_reg_5104_pp1_iter5_reg;
reg   [31:0] flag_d_assign_3_i_reg_5104_pp1_iter6_reg;
wire   [31:0] flag_d_assign_11_i_fu_3350_p1;
reg  signed [31:0] flag_d_assign_11_i_reg_5110;
reg  signed [31:0] flag_d_assign_11_i_reg_5110_pp1_iter4_reg;
reg   [31:0] flag_d_assign_11_i_reg_5110_pp1_iter5_reg;
wire   [31:0] flag_d_assign_4_i_fu_3355_p1;
reg  signed [31:0] flag_d_assign_4_i_reg_5116;
reg  signed [31:0] flag_d_assign_4_i_reg_5116_pp1_iter4_reg;
reg   [31:0] flag_d_assign_4_i_reg_5116_pp1_iter5_reg;
wire   [31:0] flag_d_assign_12_i_fu_3360_p1;
reg  signed [31:0] flag_d_assign_12_i_reg_5122;
reg  signed [31:0] flag_d_assign_12_i_reg_5122_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_12_i_reg_5122_pp1_iter5_reg;
reg   [31:0] flag_d_assign_12_i_reg_5122_pp1_iter6_reg;
wire   [31:0] flag_d_assign_5_i_fu_3365_p1;
reg  signed [31:0] flag_d_assign_5_i_reg_5128;
reg  signed [31:0] flag_d_assign_5_i_reg_5128_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_5_i_reg_5128_pp1_iter5_reg;
reg   [31:0] flag_d_assign_5_i_reg_5128_pp1_iter6_reg;
wire   [31:0] flag_d_assign_13_i_fu_3370_p1;
reg  signed [31:0] flag_d_assign_13_i_reg_5134;
reg  signed [31:0] flag_d_assign_13_i_reg_5134_pp1_iter4_reg;
reg   [31:0] flag_d_assign_13_i_reg_5134_pp1_iter5_reg;
wire   [31:0] flag_d_assign_6_i_fu_3375_p1;
reg  signed [31:0] flag_d_assign_6_i_reg_5140;
reg  signed [31:0] flag_d_assign_6_i_reg_5140_pp1_iter4_reg;
reg   [31:0] flag_d_assign_6_i_reg_5140_pp1_iter5_reg;
wire   [31:0] flag_d_assign_14_i_fu_3380_p1;
reg  signed [31:0] flag_d_assign_14_i_reg_5146;
reg  signed [31:0] flag_d_assign_14_i_reg_5146_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_14_i_reg_5146_pp1_iter5_reg;
reg   [31:0] flag_d_assign_14_i_reg_5146_pp1_iter6_reg;
wire   [31:0] flag_d_assign_7_i_fu_3385_p1;
reg  signed [31:0] flag_d_assign_7_i_reg_5152;
reg  signed [31:0] flag_d_assign_7_i_reg_5152_pp1_iter4_reg;
reg  signed [31:0] flag_d_assign_7_i_reg_5152_pp1_iter5_reg;
reg   [31:0] flag_d_assign_7_i_reg_5152_pp1_iter6_reg;
wire   [31:0] flag_d_assign_15_i_fu_3390_p1;
reg  signed [31:0] flag_d_assign_15_i_reg_5158;
reg  signed [31:0] flag_d_assign_15_i_reg_5158_pp1_iter4_reg;
reg   [31:0] flag_d_assign_15_i_reg_5158_pp1_iter5_reg;
wire   [0:0] iscorner_2_i_16_i_fu_3718_p2;
reg   [0:0] iscorner_2_i_16_i_reg_5164;
reg   [0:0] iscorner_2_i_16_i_reg_5164_pp1_iter4_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5164_pp1_iter5_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5164_pp1_iter6_reg;
reg   [0:0] iscorner_2_i_16_i_reg_5164_pp1_iter7_reg;
wire   [31:0] tmp_70_i_min_int_s_fu_798_ap_return;
reg   [31:0] tmp_70_i_reg_5168;
wire   [31:0] tmp_72_i_max_int_s_fu_1148_ap_return;
reg   [31:0] tmp_72_i_reg_5173;
wire   [31:0] tmp_70_2_i_min_int_s_fu_804_ap_return;
reg   [31:0] tmp_70_2_i_reg_5178;
wire   [31:0] tmp_72_2_i_max_int_s_fu_1154_ap_return;
reg   [31:0] tmp_72_2_i_reg_5183;
wire   [31:0] tmp_70_4_i_min_int_s_fu_810_ap_return;
reg   [31:0] tmp_70_4_i_reg_5188;
wire   [31:0] tmp_72_4_i_max_int_s_fu_1160_ap_return;
reg   [31:0] tmp_72_4_i_reg_5193;
wire   [31:0] a0_2_3_i_max_int_s_fu_1221_ap_return;
reg   [31:0] a0_2_3_i_reg_5198;
wire   [31:0] tmp_78_4_i_min_int_s_fu_864_ap_return;
reg   [31:0] tmp_78_4_i_reg_5203;
wire   [31:0] tmp_81_4_i_min_int_s_fu_870_ap_return;
reg   [31:0] tmp_81_4_i_reg_5208;
wire   [31:0] b0_2_3_i_min_int_s_fu_924_ap_return;
reg   [31:0] b0_2_3_i_reg_5213;
wire   [31:0] tmp_86_4_i_max_int_s_fu_1285_ap_return;
reg   [31:0] tmp_86_4_i_reg_5218;
wire   [31:0] tmp_89_4_i_max_int_s_fu_1291_ap_return;
reg   [31:0] tmp_89_4_i_reg_5223;
reg   [8:0] core_buf_val_0_V_ad_reg_5228;
reg   [8:0] core_buf_val_1_V_ad_reg_5234;
wire   [15:0] tmp_20_fu_4115_p1;
reg   [15:0] tmp_20_reg_5240;
reg    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter1_state7;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
wire   [8:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [8:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [8:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [8:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [8:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [8:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
wire   [8:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [15:0] core_buf_val_0_V_q0;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [8:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [15:0] core_buf_val_1_V_q0;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire    tmp_56_1_i_min_int_s_fu_672_ap_ready;
wire   [31:0] tmp_56_1_i_min_int_s_fu_672_ap_return;
wire    tmp_56_3_i_min_int_s_fu_678_ap_ready;
wire   [31:0] tmp_56_3_i_min_int_s_fu_678_ap_return;
wire    tmp_56_5_i_min_int_s_fu_684_ap_ready;
wire   [31:0] tmp_56_5_i_min_int_s_fu_684_ap_return;
wire    tmp_56_7_i_min_int_s_fu_690_ap_ready;
wire   [31:0] tmp_56_7_i_min_int_s_fu_690_ap_return;
wire    tmp_56_9_i_min_int_s_fu_696_ap_ready;
wire   [31:0] tmp_56_9_i_min_int_s_fu_696_ap_return;
wire    tmp_56_i_min_int_s_fu_702_ap_ready;
wire   [31:0] tmp_56_i_min_int_s_fu_702_ap_return;
wire    tmp_56_2_i_min_int_s_fu_708_ap_ready;
wire   [31:0] tmp_56_2_i_min_int_s_fu_708_ap_return;
wire    tmp_56_4_i_min_int_s_fu_714_ap_ready;
wire   [31:0] tmp_56_4_i_min_int_s_fu_714_ap_return;
wire    tmp_63_1_i_min_int_s_fu_720_ap_ready;
wire   [31:0] tmp_63_1_i_min_int_s_fu_720_ap_return;
wire    tmp_63_3_i_min_int_s_fu_726_ap_ready;
wire   [31:0] tmp_63_3_i_min_int_s_fu_726_ap_return;
wire    tmp_63_5_i_min_int_s_fu_732_ap_ready;
wire   [31:0] tmp_63_5_i_min_int_s_fu_732_ap_return;
wire    tmp_63_7_i_min_int_s_fu_738_ap_ready;
wire   [31:0] tmp_63_7_i_min_int_s_fu_738_ap_return;
wire    tmp_63_9_i_min_int_s_fu_744_ap_ready;
wire   [31:0] tmp_63_9_i_min_int_s_fu_744_ap_return;
wire    tmp_63_i_min_int_s_fu_750_ap_ready;
wire   [31:0] tmp_63_i_min_int_s_fu_750_ap_return;
wire    tmp_63_2_i_min_int_s_fu_756_ap_ready;
wire   [31:0] tmp_63_2_i_min_int_s_fu_756_ap_return;
wire    tmp_63_4_i_min_int_s_fu_762_ap_ready;
wire   [31:0] tmp_63_4_i_min_int_s_fu_762_ap_return;
wire    tmp_70_1_i_min_int_s_fu_768_ap_ready;
wire   [31:0] tmp_70_1_i_min_int_s_fu_768_ap_return;
wire    tmp_70_3_i_min_int_s_fu_774_ap_ready;
wire   [31:0] tmp_70_3_i_min_int_s_fu_774_ap_return;
wire    tmp_70_5_i_min_int_s_fu_780_ap_ready;
wire   [31:0] tmp_70_5_i_min_int_s_fu_780_ap_return;
wire    tmp_70_7_i_min_int_s_fu_786_ap_ready;
wire   [31:0] tmp_70_7_i_min_int_s_fu_786_ap_return;
wire    tmp_70_9_i_min_int_s_fu_792_ap_ready;
wire   [31:0] tmp_70_9_i_min_int_s_fu_792_ap_return;
wire    tmp_70_i_min_int_s_fu_798_ap_ready;
wire    tmp_70_2_i_min_int_s_fu_804_ap_ready;
wire    tmp_70_4_i_min_int_s_fu_810_ap_ready;
wire    tmp_78_i_min_int_s_fu_816_ap_ready;
wire   [31:0] tmp_78_i_min_int_s_fu_816_ap_return;
wire    tmp_81_i_min_int_s_fu_822_ap_ready;
wire   [31:0] tmp_81_i_min_int_s_fu_822_ap_return;
wire    tmp_78_1_i_min_int_s_fu_828_ap_ready;
wire   [31:0] tmp_78_1_i_min_int_s_fu_828_ap_return;
wire    tmp_81_1_i_min_int_s_fu_834_ap_ready;
wire   [31:0] tmp_81_1_i_min_int_s_fu_834_ap_return;
wire    tmp_78_2_i_min_int_s_fu_840_ap_ready;
wire   [31:0] tmp_78_2_i_min_int_s_fu_840_ap_return;
wire    tmp_81_2_i_min_int_s_fu_846_ap_ready;
wire   [31:0] tmp_81_2_i_min_int_s_fu_846_ap_return;
wire    tmp_78_3_i_min_int_s_fu_852_ap_ready;
wire   [31:0] tmp_78_3_i_min_int_s_fu_852_ap_return;
wire    tmp_81_3_i_min_int_s_fu_858_ap_ready;
wire   [31:0] tmp_81_3_i_min_int_s_fu_858_ap_return;
wire    tmp_78_4_i_min_int_s_fu_864_ap_ready;
wire    tmp_81_4_i_min_int_s_fu_870_ap_ready;
wire    b0_1_i_min_int_s_fu_876_ap_ready;
wire   [31:0] b0_1_i_min_int_s_fu_876_ap_return;
wire    b0_2_i_min_int_s_fu_882_ap_ready;
wire   [31:0] b0_2_i_min_int_s_fu_882_ap_return;
wire    b0_1_1_i_min_int_s_fu_889_ap_ready;
wire   [31:0] b0_1_1_i_min_int_s_fu_889_ap_return;
wire    b0_2_1_i_min_int_s_fu_896_ap_ready;
wire   [31:0] b0_2_1_i_min_int_s_fu_896_ap_return;
wire    b0_1_2_i_min_int_s_fu_903_ap_ready;
wire   [31:0] b0_1_2_i_min_int_s_fu_903_ap_return;
wire    b0_2_2_i_min_int_s_fu_910_ap_ready;
wire   [31:0] b0_2_2_i_min_int_s_fu_910_ap_return;
wire    b0_1_3_i_min_int_s_fu_917_ap_ready;
wire   [31:0] b0_1_3_i_min_int_s_fu_917_ap_return;
wire    b0_2_3_i_min_int_s_fu_924_ap_ready;
wire    tmp_78_5_i_min_int_s_fu_931_ap_ready;
wire   [31:0] tmp_78_5_i_min_int_s_fu_931_ap_return;
wire    tmp_81_5_i_min_int_s_fu_937_ap_ready;
wire   [31:0] tmp_81_5_i_min_int_s_fu_937_ap_return;
wire    tmp_78_6_i_min_int_s_fu_943_ap_ready;
wire   [31:0] tmp_78_6_i_min_int_s_fu_943_ap_return;
wire    tmp_81_6_i_min_int_s_fu_949_ap_ready;
wire   [31:0] tmp_81_6_i_min_int_s_fu_949_ap_return;
wire    tmp_78_7_i_min_int_s_fu_955_ap_ready;
wire   [31:0] tmp_78_7_i_min_int_s_fu_955_ap_return;
wire    tmp_81_7_i_min_int_s_fu_961_ap_ready;
wire   [31:0] tmp_81_7_i_min_int_s_fu_961_ap_return;
wire    b0_1_4_i_min_int_s_fu_967_ap_ready;
wire   [31:0] b0_1_4_i_min_int_s_fu_967_ap_return;
wire    b0_2_4_i_min_int_s_fu_973_ap_ready;
wire   [31:0] b0_2_4_i_min_int_s_fu_973_ap_return;
wire    b0_1_5_i_min_int_s_fu_980_ap_ready;
wire   [31:0] b0_1_5_i_min_int_s_fu_980_ap_return;
wire    b0_2_5_i_min_int_s_fu_987_ap_ready;
wire   [31:0] b0_2_5_i_min_int_s_fu_987_ap_return;
wire    b0_1_6_i_min_int_s_fu_994_ap_ready;
wire   [31:0] b0_1_6_i_min_int_s_fu_994_ap_return;
wire    b0_2_6_i_min_int_s_fu_1001_ap_ready;
wire   [31:0] b0_2_6_i_min_int_s_fu_1001_ap_return;
wire    b0_1_7_i_min_int_s_fu_1008_ap_ready;
wire   [31:0] b0_1_7_i_min_int_s_fu_1008_ap_return;
wire    b0_2_7_i_min_int_s_fu_1015_ap_ready;
wire   [31:0] b0_2_7_i_min_int_s_fu_1015_ap_return;
wire    tmp_58_1_i_max_int_s_fu_1022_ap_ready;
wire   [31:0] tmp_58_1_i_max_int_s_fu_1022_ap_return;
wire    tmp_58_3_i_max_int_s_fu_1028_ap_ready;
wire   [31:0] tmp_58_3_i_max_int_s_fu_1028_ap_return;
wire    tmp_58_5_i_max_int_s_fu_1034_ap_ready;
wire   [31:0] tmp_58_5_i_max_int_s_fu_1034_ap_return;
wire    tmp_58_7_i_max_int_s_fu_1040_ap_ready;
wire   [31:0] tmp_58_7_i_max_int_s_fu_1040_ap_return;
wire    tmp_58_9_i_max_int_s_fu_1046_ap_ready;
wire   [31:0] tmp_58_9_i_max_int_s_fu_1046_ap_return;
wire    tmp_58_i_max_int_s_fu_1052_ap_ready;
wire   [31:0] tmp_58_i_max_int_s_fu_1052_ap_return;
wire    tmp_58_2_i_max_int_s_fu_1058_ap_ready;
wire   [31:0] tmp_58_2_i_max_int_s_fu_1058_ap_return;
wire    tmp_58_4_i_max_int_s_fu_1064_ap_ready;
wire   [31:0] tmp_58_4_i_max_int_s_fu_1064_ap_return;
wire    tmp_65_1_i_max_int_s_fu_1070_ap_ready;
wire   [31:0] tmp_65_1_i_max_int_s_fu_1070_ap_return;
wire    tmp_65_3_i_max_int_s_fu_1076_ap_ready;
wire   [31:0] tmp_65_3_i_max_int_s_fu_1076_ap_return;
wire    tmp_65_5_i_max_int_s_fu_1082_ap_ready;
wire   [31:0] tmp_65_5_i_max_int_s_fu_1082_ap_return;
wire    tmp_65_7_i_max_int_s_fu_1088_ap_ready;
wire   [31:0] tmp_65_7_i_max_int_s_fu_1088_ap_return;
wire    tmp_65_9_i_max_int_s_fu_1094_ap_ready;
wire   [31:0] tmp_65_9_i_max_int_s_fu_1094_ap_return;
wire    tmp_65_i_max_int_s_fu_1100_ap_ready;
wire   [31:0] tmp_65_i_max_int_s_fu_1100_ap_return;
wire    tmp_65_2_i_max_int_s_fu_1106_ap_ready;
wire   [31:0] tmp_65_2_i_max_int_s_fu_1106_ap_return;
wire    tmp_65_4_i_max_int_s_fu_1112_ap_ready;
wire   [31:0] tmp_65_4_i_max_int_s_fu_1112_ap_return;
wire    tmp_72_1_i_max_int_s_fu_1118_ap_ready;
wire   [31:0] tmp_72_1_i_max_int_s_fu_1118_ap_return;
wire    tmp_72_3_i_max_int_s_fu_1124_ap_ready;
wire   [31:0] tmp_72_3_i_max_int_s_fu_1124_ap_return;
wire    tmp_72_5_i_max_int_s_fu_1130_ap_ready;
wire   [31:0] tmp_72_5_i_max_int_s_fu_1130_ap_return;
wire    tmp_72_7_i_max_int_s_fu_1136_ap_ready;
wire   [31:0] tmp_72_7_i_max_int_s_fu_1136_ap_return;
wire    tmp_72_9_i_max_int_s_fu_1142_ap_ready;
wire   [31:0] tmp_72_9_i_max_int_s_fu_1142_ap_return;
wire    tmp_72_i_max_int_s_fu_1148_ap_ready;
wire    tmp_72_2_i_max_int_s_fu_1154_ap_ready;
wire    tmp_72_4_i_max_int_s_fu_1160_ap_ready;
wire    a0_1_i_max_int_s_fu_1166_ap_ready;
wire   [31:0] a0_1_i_max_int_s_fu_1166_ap_return;
wire    a0_2_i_max_int_s_fu_1173_ap_ready;
wire   [31:0] a0_2_i_max_int_s_fu_1173_ap_return;
wire    a0_1_1_i_max_int_s_fu_1181_ap_ready;
wire   [31:0] a0_1_1_i_max_int_s_fu_1181_ap_return;
wire    a0_2_1_i_max_int_s_fu_1189_ap_ready;
wire   [31:0] a0_2_1_i_max_int_s_fu_1189_ap_return;
wire    a0_1_2_i_max_int_s_fu_1197_ap_ready;
wire   [31:0] a0_1_2_i_max_int_s_fu_1197_ap_return;
wire    a0_2_2_i_max_int_s_fu_1205_ap_ready;
wire   [31:0] a0_2_2_i_max_int_s_fu_1205_ap_return;
wire    a0_1_3_i_max_int_s_fu_1213_ap_ready;
wire   [31:0] a0_1_3_i_max_int_s_fu_1213_ap_return;
wire    a0_2_3_i_max_int_s_fu_1221_ap_ready;
wire    tmp_86_i_max_int_s_fu_1229_ap_ready;
wire   [31:0] tmp_86_i_max_int_s_fu_1229_ap_return;
wire    tmp_89_i_max_int_s_fu_1236_ap_ready;
wire   [31:0] tmp_89_i_max_int_s_fu_1236_ap_return;
wire    tmp_86_1_i_max_int_s_fu_1243_ap_ready;
wire   [31:0] tmp_86_1_i_max_int_s_fu_1243_ap_return;
wire    tmp_89_1_i_max_int_s_fu_1250_ap_ready;
wire   [31:0] tmp_89_1_i_max_int_s_fu_1250_ap_return;
wire    tmp_86_2_i_max_int_s_fu_1257_ap_ready;
wire   [31:0] tmp_86_2_i_max_int_s_fu_1257_ap_return;
wire    tmp_89_2_i_max_int_s_fu_1264_ap_ready;
wire   [31:0] tmp_89_2_i_max_int_s_fu_1264_ap_return;
wire    tmp_86_3_i_max_int_s_fu_1271_ap_ready;
wire   [31:0] tmp_86_3_i_max_int_s_fu_1271_ap_return;
wire    tmp_89_3_i_max_int_s_fu_1278_ap_ready;
wire   [31:0] tmp_89_3_i_max_int_s_fu_1278_ap_return;
wire    tmp_86_4_i_max_int_s_fu_1285_ap_ready;
wire    tmp_89_4_i_max_int_s_fu_1291_ap_ready;
wire    a0_1_4_i_max_int_s_fu_1297_ap_ready;
wire   [31:0] a0_1_4_i_max_int_s_fu_1297_ap_return;
wire    a0_2_4_i_max_int_s_fu_1303_ap_ready;
wire   [31:0] a0_2_4_i_max_int_s_fu_1303_ap_return;
wire    a0_1_5_i_max_int_s_fu_1310_ap_ready;
wire   [31:0] a0_1_5_i_max_int_s_fu_1310_ap_return;
wire    a0_2_5_i_max_int_s_fu_1318_ap_ready;
wire   [31:0] a0_2_5_i_max_int_s_fu_1318_ap_return;
wire    a0_1_6_i_max_int_s_fu_1326_ap_ready;
wire   [31:0] a0_1_6_i_max_int_s_fu_1326_ap_return;
wire    a0_2_6_i_max_int_s_fu_1334_ap_ready;
wire   [31:0] a0_2_6_i_max_int_s_fu_1334_ap_return;
wire    a0_1_7_i_max_int_s_fu_1342_ap_ready;
wire   [31:0] a0_1_7_i_max_int_s_fu_1342_ap_return;
wire    a0_2_7_i_max_int_s_fu_1350_ap_ready;
wire   [31:0] a0_2_7_i_max_int_s_fu_1350_ap_return;
wire    tmp_86_5_i_max_int_s_fu_1358_ap_ready;
wire   [31:0] tmp_86_5_i_max_int_s_fu_1358_ap_return;
wire    tmp_89_5_i_max_int_s_fu_1365_ap_ready;
wire   [31:0] tmp_89_5_i_max_int_s_fu_1365_ap_return;
wire    tmp_86_6_i_max_int_s_fu_1372_ap_ready;
wire   [31:0] tmp_86_6_i_max_int_s_fu_1372_ap_return;
wire    tmp_89_6_i_max_int_s_fu_1379_ap_ready;
wire   [31:0] tmp_89_6_i_max_int_s_fu_1379_ap_return;
wire    tmp_86_7_i_max_int_s_fu_1386_ap_ready;
wire   [31:0] tmp_86_7_i_max_int_s_fu_1386_ap_return;
wire    tmp_89_7_i_max_int_s_fu_1393_ap_ready;
wire   [31:0] tmp_89_7_i_max_int_s_fu_1393_ap_return;
wire    tmp_23_i_max_int_s_fu_1400_ap_ready;
wire   [31:0] tmp_23_i_max_int_s_fu_1400_y;
wire   [31:0] tmp_23_i_max_int_s_fu_1400_ap_return;
wire   [31:0] grp_reg_int_s_fu_3724_ap_return;
reg    grp_reg_int_s_fu_3724_ap_ce;
reg    ap_predicate_op581_call_state9;
reg    ap_predicate_op612_call_state10;
wire   [31:0] grp_reg_int_s_fu_3732_ap_return;
reg    grp_reg_int_s_fu_3732_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3740_ap_return;
reg    grp_reg_int_s_fu_3740_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3748_ap_return;
reg    grp_reg_int_s_fu_3748_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3756_ap_return;
reg    grp_reg_int_s_fu_3756_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3764_ap_return;
reg    grp_reg_int_s_fu_3764_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3772_ap_return;
reg    grp_reg_int_s_fu_3772_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3780_ap_return;
reg    grp_reg_int_s_fu_3780_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3788_ap_return;
reg    grp_reg_int_s_fu_3788_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3796_ap_return;
reg    grp_reg_int_s_fu_3796_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3804_ap_return;
reg    grp_reg_int_s_fu_3804_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3812_ap_return;
reg    grp_reg_int_s_fu_3812_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3820_ap_return;
reg    grp_reg_int_s_fu_3820_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3828_ap_return;
reg    grp_reg_int_s_fu_3828_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3836_ap_return;
reg    grp_reg_int_s_fu_3836_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3844_ap_return;
reg    grp_reg_int_s_fu_3844_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3852_ap_return;
reg    grp_reg_int_s_fu_3852_ap_ce;
reg    ap_predicate_op660_call_state11;
wire   [31:0] grp_reg_int_s_fu_3860_ap_return;
reg    grp_reg_int_s_fu_3860_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3868_ap_return;
reg    grp_reg_int_s_fu_3868_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3876_ap_return;
reg    grp_reg_int_s_fu_3876_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3884_ap_return;
reg    grp_reg_int_s_fu_3884_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3892_ap_return;
reg    grp_reg_int_s_fu_3892_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3900_ap_return;
reg    grp_reg_int_s_fu_3900_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3908_ap_return;
reg    grp_reg_int_s_fu_3908_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3916_ap_return;
reg    grp_reg_int_s_fu_3916_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3924_ap_return;
reg    grp_reg_int_s_fu_3924_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3932_ap_return;
reg    grp_reg_int_s_fu_3932_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3940_ap_return;
reg    grp_reg_int_s_fu_3940_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3948_ap_return;
reg    grp_reg_int_s_fu_3948_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3956_ap_return;
reg    grp_reg_int_s_fu_3956_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3964_ap_return;
reg    grp_reg_int_s_fu_3964_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3972_ap_return;
reg    grp_reg_int_s_fu_3972_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3980_ap_return;
reg    grp_reg_int_s_fu_3980_ap_ce;
reg    ap_predicate_op702_call_state12;
wire   [31:0] grp_reg_int_s_fu_3988_ap_return;
reg    grp_reg_int_s_fu_3988_ap_ce;
wire   [31:0] grp_reg_int_s_fu_3996_ap_return;
reg    grp_reg_int_s_fu_3996_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4004_ap_return;
reg    grp_reg_int_s_fu_4004_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4012_ap_return;
reg    grp_reg_int_s_fu_4012_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4020_ap_return;
reg    grp_reg_int_s_fu_4020_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4028_ap_return;
reg    grp_reg_int_s_fu_4028_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4036_ap_return;
reg    grp_reg_int_s_fu_4036_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4044_ap_return;
reg    grp_reg_int_s_fu_4044_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4052_ap_return;
reg    grp_reg_int_s_fu_4052_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4060_ap_return;
reg    grp_reg_int_s_fu_4060_ap_ce;
reg    ap_predicate_op759_call_state13;
wire   [31:0] grp_reg_int_s_fu_4067_ap_return;
reg    grp_reg_int_s_fu_4067_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4074_ap_return;
reg    grp_reg_int_s_fu_4074_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4081_ap_return;
reg    grp_reg_int_s_fu_4081_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4088_ap_return;
reg    grp_reg_int_s_fu_4088_ap_ce;
wire   [31:0] grp_reg_int_s_fu_4095_ap_return;
reg    grp_reg_int_s_fu_4095_ap_ce;
reg   [1:0] i_0_i_i_reg_601;
wire    ap_CS_fsm_state4;
reg   [11:0] phi_mul_reg_612;
reg   [9:0] j_0_i_i_reg_624;
wire   [0:0] tmp_1_i_fu_1466_p2;
reg   [31:0] t_V_reg_635;
wire    ap_CS_fsm_state15;
reg   [31:0] ap_phi_mux_t_V_2_phi_fu_650_p4;
reg   [15:0] ap_phi_mux_core_1_i_phi_fu_662_p6;
wire   [15:0] ap_phi_reg_pp1_iter0_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter1_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter2_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter3_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter4_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter5_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter6_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter7_core_1_i_reg_658;
reg   [15:0] ap_phi_reg_pp1_iter8_core_1_i_reg_658;
wire   [15:0] phitmp_i_fu_4119_p2;
wire   [63:0] tmp_18_cast_fu_1487_p1;
wire   [63:0] tmp_15_i_fu_1556_p1;
wire   [63:0] tmp_17_i_fu_4102_p1;
wire  signed [63:0] tmp_31_i_fu_4293_p1;
wire   [0:0] or_cond19_i_fu_4153_p2;
wire   [0:0] or_cond3_i_fu_4270_p2;
wire  signed [63:0] tmp_28_cast_fu_4308_p1;
reg   [31:0] index_1_fu_172;
wire  signed [31:0] index_fu_4276_p2;
reg   [15:0] core_win_val_2_V_1_fu_176;
wire   [15:0] core_win_val_2_V_2_fu_4128_p3;
reg   [15:0] core_win_val_2_V_0_fu_180;
reg   [15:0] core_win_val_1_V_1_fu_184;
reg   [15:0] core_win_val_1_V_0_fu_188;
reg   [15:0] core_win_val_0_V_1_fu_192;
reg   [15:0] core_win_val_0_V_0_fu_196;
reg   [7:0] win_val_0_V_2_fu_200;
reg   [7:0] win_val_0_V_2_1_fu_204;
reg   [7:0] win_val_0_V_3_fu_208;
reg   [7:0] win_val_0_V_4_fu_212;
reg   [7:0] win_val_0_V_5_fu_216;
reg   [7:0] win_val_1_V_1_fu_220;
reg   [7:0] win_val_1_V_1_1_fu_224;
reg   [7:0] win_val_1_V_2_fu_228;
reg   [7:0] win_val_1_V_3_fu_232;
reg   [7:0] win_val_1_V_4_fu_236;
reg   [7:0] win_val_1_V_5_fu_240;
reg   [7:0] win_val_2_V_0_fu_244;
reg   [7:0] win_val_2_V_0_1_fu_248;
reg   [7:0] win_val_2_V_1_fu_252;
reg   [7:0] win_val_2_V_2_fu_256;
reg   [7:0] win_val_2_V_3_fu_260;
reg   [7:0] win_val_2_V_4_fu_264;
reg   [7:0] win_val_2_V_5_fu_268;
reg   [7:0] win_val_3_V_0_fu_272;
reg   [7:0] win_val_3_V_0_1_fu_276;
reg   [7:0] win_val_3_V_1_fu_280;
reg   [7:0] win_val_3_V_2_fu_284;
reg   [7:0] win_val_3_V_3_fu_288;
reg   [7:0] win_val_3_V_4_fu_292;
reg   [7:0] win_val_3_V_5_fu_296;
reg   [7:0] win_val_4_V_0_fu_300;
reg   [7:0] win_val_4_V_0_1_fu_304;
reg   [7:0] win_val_4_V_1_fu_308;
reg   [7:0] win_val_4_V_2_fu_312;
reg   [7:0] win_val_4_V_3_fu_316;
reg   [7:0] win_val_4_V_4_fu_320;
reg   [7:0] win_val_4_V_5_fu_324;
reg   [7:0] win_val_5_V_1_fu_328;
reg   [7:0] win_val_5_V_1_1_fu_332;
reg   [7:0] win_val_5_V_2_fu_336;
reg   [7:0] win_val_5_V_3_fu_340;
reg   [7:0] win_val_5_V_4_fu_344;
reg   [7:0] win_val_5_V_5_fu_348;
reg   [7:0] win_val_6_V_2_fu_352;
reg   [7:0] win_val_6_V_2_1_fu_356;
reg   [7:0] win_val_6_V_3_fu_360;
reg   [7:0] win_val_6_V_4_fu_364;
reg   [7:0] win_val_6_V_5_fu_368;
wire   [15:0] tmp_fu_1530_p1;
wire   [15:0] tmp_30_i_fu_4286_p2;
wire   [2:0] i_0_i_cast_cast_i_fu_1416_p1;
wire   [10:0] j_0_i_cast_cast_i_fu_1462_p1;
wire   [11:0] tmp_3_i_cast_fu_1477_p1;
wire   [11:0] tmp_16_fu_1481_p2;
wire   [15:0] tmp_17_fu_1514_p1;
wire   [0:0] tmp_14_i_fu_1546_p2;
wire   [0:0] tmp_18_i_fu_1566_p2;
wire   [8:0] lhs_V_i_fu_1951_p1;
wire   [8:0] rhs_V_i_fu_1955_p1;
wire   [8:0] rhs_V_1_i_fu_1965_p1;
wire   [0:0] tmp_44_i_fu_1975_p2;
wire   [0:0] tmp_45_i_fu_1980_p2;
wire   [0:0] tmp_1_fu_1993_p2;
wire   [1:0] phitmp_i_i_i_fu_1985_p3;
wire   [0:0] tmp_50_i_fu_2007_p2;
wire   [0:0] tmp_52_i_fu_2012_p2;
wire   [0:0] tmp_2_fu_2025_p2;
wire   [1:0] phitmp1_i_i_i_fu_2017_p3;
wire   [8:0] rhs_V_i_30_fu_2039_p1;
wire   [8:0] rhs_V_1_1_i_fu_2049_p1;
wire   [0:0] tmp_44_1_i_fu_2059_p2;
wire   [0:0] tmp_45_1_i_fu_2064_p2;
wire   [0:0] tmp_3_fu_2077_p2;
wire   [1:0] phitmp_i_i_1_i_fu_2069_p3;
wire   [0:0] tmp_50_1_i_fu_2091_p2;
wire   [0:0] tmp_52_1_i_fu_2096_p2;
wire   [0:0] tmp_4_fu_2109_p2;
wire   [1:0] phitmp1_i_i_1_i_fu_2101_p3;
wire   [8:0] rhs_V_8_i_fu_2123_p1;
wire   [8:0] rhs_V_1_2_i_fu_2133_p1;
wire   [0:0] tmp_44_2_i_fu_2143_p2;
wire   [0:0] tmp_45_2_i_fu_2148_p2;
wire   [0:0] tmp_5_fu_2161_p2;
wire   [1:0] phitmp_i_i_2_i_fu_2153_p3;
wire   [0:0] tmp_50_2_i_fu_2175_p2;
wire   [0:0] tmp_52_2_i_fu_2180_p2;
wire   [0:0] tmp_6_fu_2193_p2;
wire   [1:0] phitmp1_i_i_2_i_fu_2185_p3;
wire   [8:0] rhs_V_3_i_fu_2207_p1;
wire   [8:0] rhs_V_1_3_i_fu_2217_p1;
wire   [0:0] tmp_44_3_i_fu_2227_p2;
wire   [0:0] tmp_45_3_i_fu_2232_p2;
wire   [0:0] tmp_7_fu_2245_p2;
wire   [1:0] phitmp_i_i_3_i_fu_2237_p3;
wire   [0:0] tmp_50_3_i_fu_2259_p2;
wire   [0:0] tmp_52_3_i_fu_2264_p2;
wire   [0:0] tmp_8_fu_2277_p2;
wire   [1:0] phitmp1_i_i_3_i_fu_2269_p3;
wire   [8:0] rhs_V_4_i_fu_2291_p1;
wire   [8:0] rhs_V_1_4_i_fu_2301_p1;
wire   [0:0] tmp_44_4_i_fu_2311_p2;
wire   [0:0] tmp_45_4_i_fu_2316_p2;
wire   [0:0] tmp_9_fu_2329_p2;
wire   [1:0] phitmp_i_i_4_i_fu_2321_p3;
wire   [0:0] tmp_50_4_i_fu_2343_p2;
wire   [0:0] tmp_52_4_i_fu_2348_p2;
wire   [0:0] tmp_s_fu_2361_p2;
wire   [1:0] phitmp1_i_i_4_i_fu_2353_p3;
wire   [8:0] rhs_V_5_i_fu_2375_p1;
wire   [8:0] rhs_V_1_5_i_fu_2385_p1;
wire   [0:0] tmp_44_5_i_fu_2395_p2;
wire   [0:0] tmp_45_5_i_fu_2400_p2;
wire   [0:0] tmp_10_fu_2413_p2;
wire   [1:0] phitmp_i_i_5_i_fu_2405_p3;
wire   [0:0] tmp_50_5_i_fu_2427_p2;
wire   [0:0] tmp_52_5_i_fu_2432_p2;
wire   [0:0] tmp_11_fu_2445_p2;
wire   [1:0] phitmp1_i_i_5_i_fu_2437_p3;
wire   [8:0] rhs_V_6_i_fu_2459_p1;
wire   [8:0] rhs_V_1_6_i_fu_2469_p1;
wire   [0:0] tmp_44_6_i_fu_2479_p2;
wire   [0:0] tmp_45_6_i_fu_2484_p2;
wire   [0:0] tmp_12_fu_2497_p2;
wire   [1:0] phitmp_i_i_6_i_fu_2489_p3;
wire   [0:0] tmp_50_6_i_fu_2511_p2;
wire   [0:0] tmp_52_6_i_fu_2516_p2;
wire   [0:0] tmp_13_fu_2529_p2;
wire   [1:0] phitmp1_i_i_6_i_fu_2521_p3;
wire   [8:0] rhs_V_7_i_fu_2543_p1;
wire   [8:0] rhs_V_1_7_i_fu_2553_p1;
wire   [0:0] tmp_44_7_i_fu_2563_p2;
wire   [0:0] tmp_45_7_i_fu_2568_p2;
wire   [0:0] tmp_14_fu_2581_p2;
wire   [1:0] phitmp_i_i_7_i_fu_2573_p3;
wire   [0:0] tmp_50_7_i_fu_2595_p2;
wire   [0:0] tmp_52_7_i_fu_2600_p2;
wire   [0:0] tmp_15_fu_2613_p2;
wire   [1:0] phitmp1_i_i_7_i_fu_2605_p3;
wire   [1:0] flag_val_V_assign_lo_fu_1999_p3;
wire   [1:0] flag_val_V_assign_lo_2_fu_2083_p3;
wire   [0:0] tmp_51_i_fu_2633_p2;
wire   [0:0] tmp_49_0_not_i_fu_2627_p2;
wire   [1:0] flag_val_V_assign_lo_4_fu_2167_p3;
wire   [1:0] flag_val_V_assign_lo_6_fu_2251_p3;
wire   [1:0] flag_val_V_assign_lo_8_fu_2335_p3;
wire   [1:0] flag_val_V_assign_lo_15_fu_2419_p3;
wire   [1:0] flag_val_V_assign_lo_11_fu_2503_p3;
wire   [1:0] flag_val_V_assign_lo_13_fu_2587_p3;
wire   [0:0] tmp_51_6_i_fu_2741_p2;
wire   [0:0] tmp_49_6_not_i_fu_2735_p2;
wire   [0:0] tmp_19_i_fu_2769_p2;
wire   [3:0] phitmp42_op_op_cast_s_fu_2761_p3;
wire   [3:0] count_1_i_0_op_op_fu_2753_p3;
wire   [0:0] tmp_20_i_fu_2791_p2;
wire   [3:0] phitmp41_op_cast_i_c_fu_2783_p3;
wire   [3:0] count_1_i_2_op_op_i_fu_2775_p3;
wire   [0:0] or_cond9_i_fu_2747_p2;
wire   [0:0] tmp_21_i_fu_2813_p2;
wire   [3:0] phitmp1_cast_i_cast_s_fu_2805_p3;
wire   [3:0] count_1_i_4_op_i_fu_2797_p3;
wire   [1:0] flag_val_V_assign_lo_1_fu_2031_p3;
wire   [0:0] tmp_51_7_i_fu_2833_p2;
wire   [0:0] tmp_49_7_not_i_fu_2827_p2;
wire   [3:0] count_1_i_6_i_fu_2819_p3;
wire   [0:0] or_cond10_i_fu_2839_p2;
wire   [0:0] tmp_53_7_i_fu_2845_p2;
wire   [1:0] flag_val_V_assign_lo_3_fu_2115_p3;
wire   [0:0] tmp_49_8_i_fu_2871_p2;
wire   [3:0] count_1_i_7_i_fu_2863_p3;
wire   [3:0] count_8_i_fu_2883_p2;
wire   [0:0] or_cond11_i_fu_2877_p2;
wire   [0:0] tmp_53_8_i_fu_2889_p2;
wire   [0:0] not_or_cond11_i_fu_2901_p2;
wire   [3:0] phitmp2_i_fu_2895_p2;
wire   [1:0] flag_val_V_assign_lo_5_fu_2199_p3;
wire   [0:0] tmp_49_9_i_fu_2921_p2;
wire   [0:0] tmp_51_9_i_fu_2927_p2;
wire   [3:0] count_1_i_8_i_fu_2913_p3;
wire   [0:0] not_or_cond12_i_demo_fu_2945_p2;
wire   [0:0] tmp_53_9_i_fu_2939_p2;
wire   [0:0] not_or_cond12_i_fu_2951_p2;
wire   [0:0] or_cond12_i_fu_2933_p2;
wire   [1:0] flag_val_V_assign_lo_7_fu_2283_p3;
wire   [0:0] tmp_49_i_fu_2971_p2;
wire   [0:0] tmp_51_i_32_fu_2977_p2;
wire   [3:0] count_1_i_9_i_fu_2963_p3;
wire   [3:0] count_i_fu_2989_p2;
wire   [0:0] not_or_cond13_i_demo_fu_3007_p2;
wire   [0:0] tmp_53_i_fu_2995_p2;
wire   [0:0] not_or_cond13_i_fu_3013_p2;
wire   [0:0] or_cond13_i_fu_2983_p2;
wire   [3:0] phitmp3_i_fu_3001_p2;
wire   [1:0] flag_val_V_assign_lo_9_fu_2367_p3;
wire   [0:0] tmp_49_10_i_fu_3033_p2;
wire   [0:0] tmp_51_8_i_fu_3039_p2;
wire   [3:0] count_1_i_i_fu_3025_p3;
wire   [0:0] not_or_cond14_i_demo_fu_3057_p2;
wire   [0:0] tmp_53_1_i_fu_3051_p2;
wire   [0:0] not_or_cond14_i_fu_3063_p2;
wire   [0:0] or_cond14_i_fu_3045_p2;
wire   [1:0] flag_val_V_assign_lo_10_fu_2451_p3;
wire   [0:0] tmp_49_11_i_fu_3083_p2;
wire   [0:0] tmp_51_10_i_fu_3089_p2;
wire   [3:0] count_1_i_1_i_fu_3075_p3;
wire   [3:0] count_1_i_fu_3101_p2;
wire   [0:0] not_or_cond15_i_demo_fu_3119_p2;
wire   [0:0] tmp_53_2_i_fu_3107_p2;
wire   [0:0] not_or_cond15_i_fu_3125_p2;
wire   [0:0] or_cond15_i_fu_3095_p2;
wire   [3:0] phitmp4_i_fu_3113_p2;
wire   [1:0] flag_val_V_assign_lo_12_fu_2535_p3;
wire   [0:0] tmp_49_12_i_fu_3145_p2;
wire   [0:0] tmp_51_11_i_fu_3151_p2;
wire   [3:0] count_1_i_2_i_fu_3137_p3;
wire   [0:0] not_or_cond16_i_demo_fu_3169_p2;
wire   [0:0] tmp_53_3_i_fu_3163_p2;
wire   [0:0] not_or_cond16_i_fu_3175_p2;
wire   [0:0] or_cond16_i_fu_3157_p2;
wire   [3:0] count_1_i_3_i_fu_3187_p3;
wire   [1:0] flag_val_V_assign_lo_14_fu_2619_p3;
wire   [0:0] tmp_49_13_i_fu_3199_p2;
wire   [0:0] tmp_51_12_i_fu_3205_p2;
wire   [4:0] count_1_i_3_cast_i_fu_3195_p1;
wire   [4:0] count_2_i_fu_3217_p2;
wire   [0:0] not_or_cond17_i_demo_fu_3235_p2;
wire   [0:0] tmp_53_4_i_fu_3223_p2;
wire   [0:0] not_or_cond17_i_fu_3241_p2;
wire   [0:0] or_cond17_i_fu_3211_p2;
wire   [4:0] phitmp5_i_fu_3229_p2;
wire   [0:0] tmp_49_14_i_fu_3261_p2;
wire   [0:0] not_or_cond9_i_demor_fu_3273_p2;
wire   [0:0] iscorner_2_i_7_i_fu_2857_p2;
wire   [0:0] p_iscorner_0_i_8_i_fu_2907_p2;
wire   [0:0] p_iscorner_0_i_9_i_fu_2957_p2;
wire   [0:0] p_iscorner_0_i_i_fu_3019_p2;
wire   [0:0] tmp8_fu_3291_p2;
wire   [0:0] tmp7_fu_3285_p2;
wire   [0:0] p_iscorner_0_i_1_i_fu_3069_p2;
wire   [0:0] p_iscorner_0_i_2_i_fu_3131_p2;
wire   [0:0] p_iscorner_0_i_3_i_fu_3181_p2;
wire   [0:0] p_iscorner_0_i_4_i_fu_3247_p2;
wire   [0:0] tmp_53_5_i_fu_3395_p2;
wire   [0:0] not_or_cond18_i_fu_3400_p2;
wire   [4:0] count_1_i_5_i_fu_3411_p3;
wire   [4:0] count_3_i_fu_3417_p2;
wire   [0:0] tmp_53_6_i_fu_3423_p2;
wire   [0:0] not_or_cond2_i_fu_3435_p2;
wire   [4:0] phitmp6_i_fu_3429_p2;
wire   [4:0] count_1_i_10_i_fu_3446_p3;
wire   [0:0] not_or_cond4_i_demor_fu_3459_p2;
wire   [0:0] tmp_53_10_i_fu_3453_p2;
wire   [0:0] not_or_cond4_i_fu_3463_p2;
wire   [4:0] count_1_i_11_i_fu_3475_p3;
wire   [4:0] count_4_i_fu_3482_p2;
wire   [0:0] not_or_cond5_i_demor_fu_3500_p2;
wire   [0:0] tmp_53_11_i_fu_3488_p2;
wire   [0:0] not_or_cond5_i_fu_3504_p2;
wire   [4:0] phitmp7_i_fu_3494_p2;
wire   [4:0] count_1_i_12_i_fu_3516_p3;
wire   [0:0] not_or_cond6_i_demor_fu_3529_p2;
wire   [0:0] tmp_53_12_i_fu_3523_p2;
wire   [0:0] not_or_cond6_i_fu_3533_p2;
wire   [4:0] count_1_i_13_i_fu_3545_p3;
wire   [4:0] count_5_i_fu_3552_p2;
wire   [0:0] not_or_cond7_i_demor_fu_3570_p2;
wire   [0:0] tmp_53_13_i_fu_3558_p2;
wire   [0:0] not_or_cond7_i_fu_3574_p2;
wire   [4:0] phitmp8_i_fu_3564_p2;
wire   [4:0] count_1_i_14_i_fu_3586_p3;
wire   [0:0] not_or_cond8_i_demor_fu_3599_p2;
wire   [0:0] tmp_53_14_i_fu_3593_p2;
wire   [0:0] not_or_cond8_i_fu_3603_p2;
wire   [4:0] count_1_i_15_i_fu_3615_p3;
wire   [4:0] count_6_i_fu_3622_p2;
wire   [0:0] tmp_53_15_i_fu_3628_p2;
wire   [4:0] phitmp9_i_fu_3634_p2;
wire   [0:0] tmp4_fu_3651_p2;
wire   [0:0] tmp_53_16_i1_fu_3645_p2;
wire   [0:0] tmp9_fu_3661_p2;
wire   [0:0] p_iscorner_0_i_5_i_fu_3405_p2;
wire   [0:0] p_iscorner_0_i_6_i_fu_3440_p2;
wire   [0:0] p_iscorner_0_i_7_i_fu_3469_p2;
wire   [0:0] p_iscorner_0_i_10_i_fu_3510_p2;
wire   [0:0] tmp15_fu_3676_p2;
wire   [0:0] tmp14_fu_3670_p2;
wire   [0:0] p_iscorner_0_i_11_i_fu_3539_p2;
wire   [0:0] p_iscorner_0_i_12_i_fu_3580_p2;
wire   [0:0] p_iscorner_0_i_14_i_fu_3640_p2;
wire   [0:0] p_iscorner_0_i_15_i_fu_3655_p2;
wire   [0:0] tmp19_fu_3694_p2;
wire   [0:0] p_iscorner_0_i_13_i_fu_3609_p2;
wire   [0:0] tmp18_fu_3700_p2;
wire   [0:0] tmp17_fu_3688_p2;
wire   [0:0] tmp16_fu_3706_p2;
wire   [0:0] tmp13_fu_3682_p2;
wire   [0:0] tmp12_fu_3712_p2;
wire   [0:0] tmp5_fu_3665_p2;
wire   [0:0] tmp_25_i_fu_4142_p2;
wire   [0:0] tmp20_fu_4148_p2;
wire   [0:0] notrhs_i_fu_4136_p2;
wire   [0:0] tmp_26_i_fu_4210_p2;
wire   [0:0] tmp_27_i_fu_4216_p2;
wire   [0:0] tmp_95_i_fu_4174_p2;
wire   [0:0] tmp_95_1_i_fu_4180_p2;
wire   [0:0] tmp23_fu_4234_p2;
wire   [0:0] tmp22_fu_4228_p2;
wire   [0:0] tmp_95_2_i_fu_4186_p2;
wire   [0:0] tmp_98_i_fu_4192_p2;
wire   [0:0] tmp_98_2_i_fu_4204_p2;
wire   [0:0] tmp_28_i_fu_4222_p2;
wire   [0:0] tmp27_fu_4252_p2;
wire   [0:0] tmp_98_1_i_fu_4198_p2;
wire   [0:0] tmp26_fu_4258_p2;
wire   [0:0] tmp25_fu_4246_p2;
wire   [0:0] tmp24_fu_4264_p2;
wire   [0:0] tmp21_fu_4240_p2;
wire   [15:0] tmp_29_fu_4282_p1;
wire   [11:0] tmp_30_fu_4298_p1;
wire   [11:0] tmp_18_fu_4302_p2;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_228;
reg    ap_condition_1444;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
end

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_0_V_address0),
    .ce0(k_buf_val_0_V_ce0),
    .q0(k_buf_val_0_V_q0),
    .address1(k_buf_val_0_V_addr_reg_4829),
    .ce1(k_buf_val_0_V_ce1),
    .we1(k_buf_val_0_V_we1),
    .d1(k_buf_val_1_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_1_V_address0),
    .ce0(k_buf_val_1_V_ce0),
    .q0(k_buf_val_1_V_q0),
    .address1(k_buf_val_1_V_addr_reg_4835),
    .ce1(k_buf_val_1_V_ce1),
    .we1(k_buf_val_1_V_we1),
    .d1(k_buf_val_2_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_2_V_address0),
    .ce0(k_buf_val_2_V_ce0),
    .q0(k_buf_val_2_V_q0),
    .address1(k_buf_val_2_V_addr_reg_4841),
    .ce1(k_buf_val_2_V_ce1),
    .we1(k_buf_val_2_V_we1),
    .d1(k_buf_val_3_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_3_V_address0),
    .ce0(k_buf_val_3_V_ce0),
    .q0(k_buf_val_3_V_q0),
    .address1(k_buf_val_3_V_addr_reg_4847),
    .ce1(k_buf_val_3_V_ce1),
    .we1(k_buf_val_3_V_we1),
    .d1(k_buf_val_4_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_4_V_address0),
    .ce0(k_buf_val_4_V_ce0),
    .q0(k_buf_val_4_V_q0),
    .address1(k_buf_val_4_V_addr_reg_4853),
    .ce1(k_buf_val_4_V_ce1),
    .we1(k_buf_val_4_V_we1),
    .d1(k_buf_val_5_V_q0)
);

FAST_t_opr_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
k_buf_val_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_5_V_address0),
    .ce0(k_buf_val_5_V_ce0),
    .q0(k_buf_val_5_V_q0),
    .address1(k_buf_val_5_V_addr_reg_4859),
    .ce1(k_buf_val_5_V_ce1),
    .we1(k_buf_val_5_V_we1),
    .d1(src_data_stream_V_dout)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 327 ),
    .AddressWidth( 9 ))
core_buf_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_0_V_address0),
    .ce0(core_buf_val_0_V_ce0),
    .q0(core_buf_val_0_V_q0),
    .address1(core_buf_val_0_V_ad_reg_5228),
    .ce1(core_buf_val_0_V_ce1),
    .we1(core_buf_val_0_V_we1),
    .d1(core_buf_val_1_V_q0)
);

FAST_t_opr_core_bkbM #(
    .DataWidth( 16 ),
    .AddressRange( 327 ),
    .AddressWidth( 9 ))
core_buf_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(core_buf_val_1_V_address0),
    .ce0(core_buf_val_1_V_ce0),
    .q0(core_buf_val_1_V_q0),
    .address1(core_buf_val_1_V_ad_reg_5234),
    .ce1(core_buf_val_1_V_ce1),
    .we1(core_buf_val_1_V_we1),
    .d1(core_win_val_2_V_2_fu_4128_p3)
);

min_int_s tmp_56_1_i_min_int_s_fu_672(
    .ap_ready(tmp_56_1_i_min_int_s_fu_672_ap_ready),
    .x(flag_d_assign_1_i_fu_3325_p1),
    .y(flag_d_assign_2_i_fu_3335_p1),
    .ap_return(tmp_56_1_i_min_int_s_fu_672_ap_return)
);

min_int_s tmp_56_3_i_min_int_s_fu_678(
    .ap_ready(tmp_56_3_i_min_int_s_fu_678_ap_ready),
    .x(flag_d_assign_3_i_fu_3345_p1),
    .y(flag_d_assign_4_i_fu_3355_p1),
    .ap_return(tmp_56_3_i_min_int_s_fu_678_ap_return)
);

min_int_s tmp_56_5_i_min_int_s_fu_684(
    .ap_ready(tmp_56_5_i_min_int_s_fu_684_ap_ready),
    .x(flag_d_assign_5_i_fu_3365_p1),
    .y(flag_d_assign_6_i_fu_3375_p1),
    .ap_return(tmp_56_5_i_min_int_s_fu_684_ap_return)
);

min_int_s tmp_56_7_i_min_int_s_fu_690(
    .ap_ready(tmp_56_7_i_min_int_s_fu_690_ap_ready),
    .x(flag_d_assign_7_i_fu_3385_p1),
    .y(flag_d_assign_8_i_fu_3320_p1),
    .ap_return(tmp_56_7_i_min_int_s_fu_690_ap_return)
);

min_int_s tmp_56_9_i_min_int_s_fu_696(
    .ap_ready(tmp_56_9_i_min_int_s_fu_696_ap_ready),
    .x(flag_d_assign_9_i_fu_3330_p1),
    .y(flag_d_assign_10_i_fu_3340_p1),
    .ap_return(tmp_56_9_i_min_int_s_fu_696_ap_return)
);

min_int_s tmp_56_i_min_int_s_fu_702(
    .ap_ready(tmp_56_i_min_int_s_fu_702_ap_ready),
    .x(flag_d_assign_11_i_fu_3350_p1),
    .y(flag_d_assign_12_i_fu_3360_p1),
    .ap_return(tmp_56_i_min_int_s_fu_702_ap_return)
);

min_int_s tmp_56_2_i_min_int_s_fu_708(
    .ap_ready(tmp_56_2_i_min_int_s_fu_708_ap_ready),
    .x(flag_d_assign_13_i_fu_3370_p1),
    .y(flag_d_assign_14_i_fu_3380_p1),
    .ap_return(tmp_56_2_i_min_int_s_fu_708_ap_return)
);

min_int_s tmp_56_4_i_min_int_s_fu_714(
    .ap_ready(tmp_56_4_i_min_int_s_fu_714_ap_ready),
    .x(flag_d_assign_15_i_fu_3390_p1),
    .y(flag_d_assign_16_i_fu_3315_p1),
    .ap_return(tmp_56_4_i_min_int_s_fu_714_ap_return)
);

min_int_s tmp_63_1_i_min_int_s_fu_720(
    .ap_ready(tmp_63_1_i_min_int_s_fu_720_ap_ready),
    .x(grp_reg_int_s_fu_3724_ap_return),
    .y(grp_reg_int_s_fu_3740_ap_return),
    .ap_return(tmp_63_1_i_min_int_s_fu_720_ap_return)
);

min_int_s tmp_63_3_i_min_int_s_fu_726(
    .ap_ready(tmp_63_3_i_min_int_s_fu_726_ap_ready),
    .x(grp_reg_int_s_fu_3740_ap_return),
    .y(grp_reg_int_s_fu_3756_ap_return),
    .ap_return(tmp_63_3_i_min_int_s_fu_726_ap_return)
);

min_int_s tmp_63_5_i_min_int_s_fu_732(
    .ap_ready(tmp_63_5_i_min_int_s_fu_732_ap_ready),
    .x(grp_reg_int_s_fu_3756_ap_return),
    .y(grp_reg_int_s_fu_3772_ap_return),
    .ap_return(tmp_63_5_i_min_int_s_fu_732_ap_return)
);

min_int_s tmp_63_7_i_min_int_s_fu_738(
    .ap_ready(tmp_63_7_i_min_int_s_fu_738_ap_ready),
    .x(grp_reg_int_s_fu_3772_ap_return),
    .y(grp_reg_int_s_fu_3788_ap_return),
    .ap_return(tmp_63_7_i_min_int_s_fu_738_ap_return)
);

min_int_s tmp_63_9_i_min_int_s_fu_744(
    .ap_ready(tmp_63_9_i_min_int_s_fu_744_ap_ready),
    .x(grp_reg_int_s_fu_3788_ap_return),
    .y(grp_reg_int_s_fu_3804_ap_return),
    .ap_return(tmp_63_9_i_min_int_s_fu_744_ap_return)
);

min_int_s tmp_63_i_min_int_s_fu_750(
    .ap_ready(tmp_63_i_min_int_s_fu_750_ap_ready),
    .x(grp_reg_int_s_fu_3804_ap_return),
    .y(grp_reg_int_s_fu_3820_ap_return),
    .ap_return(tmp_63_i_min_int_s_fu_750_ap_return)
);

min_int_s tmp_63_2_i_min_int_s_fu_756(
    .ap_ready(tmp_63_2_i_min_int_s_fu_756_ap_ready),
    .x(grp_reg_int_s_fu_3820_ap_return),
    .y(grp_reg_int_s_fu_3836_ap_return),
    .ap_return(tmp_63_2_i_min_int_s_fu_756_ap_return)
);

min_int_s tmp_63_4_i_min_int_s_fu_762(
    .ap_ready(tmp_63_4_i_min_int_s_fu_762_ap_ready),
    .x(grp_reg_int_s_fu_3836_ap_return),
    .y(grp_reg_int_s_fu_3724_ap_return),
    .ap_return(tmp_63_4_i_min_int_s_fu_762_ap_return)
);

min_int_s tmp_70_1_i_min_int_s_fu_768(
    .ap_ready(tmp_70_1_i_min_int_s_fu_768_ap_ready),
    .x(grp_reg_int_s_fu_3852_ap_return),
    .y(grp_reg_int_s_fu_3884_ap_return),
    .ap_return(tmp_70_1_i_min_int_s_fu_768_ap_return)
);

min_int_s tmp_70_3_i_min_int_s_fu_774(
    .ap_ready(tmp_70_3_i_min_int_s_fu_774_ap_ready),
    .x(grp_reg_int_s_fu_3868_ap_return),
    .y(grp_reg_int_s_fu_3900_ap_return),
    .ap_return(tmp_70_3_i_min_int_s_fu_774_ap_return)
);

min_int_s tmp_70_5_i_min_int_s_fu_780(
    .ap_ready(tmp_70_5_i_min_int_s_fu_780_ap_ready),
    .x(grp_reg_int_s_fu_3884_ap_return),
    .y(grp_reg_int_s_fu_3916_ap_return),
    .ap_return(tmp_70_5_i_min_int_s_fu_780_ap_return)
);

min_int_s tmp_70_7_i_min_int_s_fu_786(
    .ap_ready(tmp_70_7_i_min_int_s_fu_786_ap_ready),
    .x(grp_reg_int_s_fu_3900_ap_return),
    .y(grp_reg_int_s_fu_3932_ap_return),
    .ap_return(tmp_70_7_i_min_int_s_fu_786_ap_return)
);

min_int_s tmp_70_9_i_min_int_s_fu_792(
    .ap_ready(tmp_70_9_i_min_int_s_fu_792_ap_ready),
    .x(grp_reg_int_s_fu_3916_ap_return),
    .y(grp_reg_int_s_fu_3948_ap_return),
    .ap_return(tmp_70_9_i_min_int_s_fu_792_ap_return)
);

min_int_s tmp_70_i_min_int_s_fu_798(
    .ap_ready(tmp_70_i_min_int_s_fu_798_ap_ready),
    .x(grp_reg_int_s_fu_3932_ap_return),
    .y(grp_reg_int_s_fu_3964_ap_return),
    .ap_return(tmp_70_i_min_int_s_fu_798_ap_return)
);

min_int_s tmp_70_2_i_min_int_s_fu_804(
    .ap_ready(tmp_70_2_i_min_int_s_fu_804_ap_ready),
    .x(grp_reg_int_s_fu_3948_ap_return),
    .y(grp_reg_int_s_fu_3852_ap_return),
    .ap_return(tmp_70_2_i_min_int_s_fu_804_ap_return)
);

min_int_s tmp_70_4_i_min_int_s_fu_810(
    .ap_ready(tmp_70_4_i_min_int_s_fu_810_ap_ready),
    .x(grp_reg_int_s_fu_3964_ap_return),
    .y(grp_reg_int_s_fu_3868_ap_return),
    .ap_return(tmp_70_4_i_min_int_s_fu_810_ap_return)
);

min_int_s tmp_78_i_min_int_s_fu_816(
    .ap_ready(tmp_78_i_min_int_s_fu_816_ap_ready),
    .x(grp_reg_int_s_fu_3980_ap_return),
    .y(flag_d_assign_16_i_reg_5068_pp1_iter5_reg),
    .ap_return(tmp_78_i_min_int_s_fu_816_ap_return)
);

min_int_s tmp_81_i_min_int_s_fu_822(
    .ap_ready(tmp_81_i_min_int_s_fu_822_ap_ready),
    .x(grp_reg_int_s_fu_3980_ap_return),
    .y(flag_d_assign_9_i_reg_5086_pp1_iter5_reg),
    .ap_return(tmp_81_i_min_int_s_fu_822_ap_return)
);

min_int_s tmp_78_1_i_min_int_s_fu_828(
    .ap_ready(tmp_78_1_i_min_int_s_fu_828_ap_ready),
    .x(grp_reg_int_s_fu_3996_ap_return),
    .y(flag_d_assign_2_i_reg_5092_pp1_iter5_reg),
    .ap_return(tmp_78_1_i_min_int_s_fu_828_ap_return)
);

min_int_s tmp_81_1_i_min_int_s_fu_834(
    .ap_ready(tmp_81_1_i_min_int_s_fu_834_ap_ready),
    .x(grp_reg_int_s_fu_3996_ap_return),
    .y(flag_d_assign_11_i_reg_5110_pp1_iter5_reg),
    .ap_return(tmp_81_1_i_min_int_s_fu_834_ap_return)
);

min_int_s tmp_78_2_i_min_int_s_fu_840(
    .ap_ready(tmp_78_2_i_min_int_s_fu_840_ap_ready),
    .x(grp_reg_int_s_fu_4012_ap_return),
    .y(flag_d_assign_4_i_reg_5116_pp1_iter5_reg),
    .ap_return(tmp_78_2_i_min_int_s_fu_840_ap_return)
);

min_int_s tmp_81_2_i_min_int_s_fu_846(
    .ap_ready(tmp_81_2_i_min_int_s_fu_846_ap_ready),
    .x(grp_reg_int_s_fu_4012_ap_return),
    .y(flag_d_assign_13_i_reg_5134_pp1_iter5_reg),
    .ap_return(tmp_81_2_i_min_int_s_fu_846_ap_return)
);

min_int_s tmp_78_3_i_min_int_s_fu_852(
    .ap_ready(tmp_78_3_i_min_int_s_fu_852_ap_ready),
    .x(grp_reg_int_s_fu_4028_ap_return),
    .y(flag_d_assign_6_i_reg_5140_pp1_iter5_reg),
    .ap_return(tmp_78_3_i_min_int_s_fu_852_ap_return)
);

min_int_s tmp_81_3_i_min_int_s_fu_858(
    .ap_ready(tmp_81_3_i_min_int_s_fu_858_ap_ready),
    .x(grp_reg_int_s_fu_4028_ap_return),
    .y(flag_d_assign_15_i_reg_5158_pp1_iter5_reg),
    .ap_return(tmp_81_3_i_min_int_s_fu_858_ap_return)
);

min_int_s tmp_78_4_i_min_int_s_fu_864(
    .ap_ready(tmp_78_4_i_min_int_s_fu_864_ap_ready),
    .x(grp_reg_int_s_fu_4044_ap_return),
    .y(flag_d_assign_8_i_reg_5074_pp1_iter5_reg),
    .ap_return(tmp_78_4_i_min_int_s_fu_864_ap_return)
);

min_int_s tmp_81_4_i_min_int_s_fu_870(
    .ap_ready(tmp_81_4_i_min_int_s_fu_870_ap_ready),
    .x(grp_reg_int_s_fu_4044_ap_return),
    .y(flag_d_assign_1_i_reg_5080_pp1_iter5_reg),
    .ap_return(tmp_81_4_i_min_int_s_fu_870_ap_return)
);

min_int_s b0_1_i_min_int_s_fu_876(
    .ap_ready(b0_1_i_min_int_s_fu_876_ap_ready),
    .x(b0_reg_4773),
    .y(tmp_86_i_max_int_s_fu_1229_ap_return),
    .ap_return(b0_1_i_min_int_s_fu_876_ap_return)
);

min_int_s b0_2_i_min_int_s_fu_882(
    .ap_ready(b0_2_i_min_int_s_fu_882_ap_ready),
    .x(b0_1_i_min_int_s_fu_876_ap_return),
    .y(tmp_89_i_max_int_s_fu_1236_ap_return),
    .ap_return(b0_2_i_min_int_s_fu_882_ap_return)
);

min_int_s b0_1_1_i_min_int_s_fu_889(
    .ap_ready(b0_1_1_i_min_int_s_fu_889_ap_ready),
    .x(b0_2_i_min_int_s_fu_882_ap_return),
    .y(tmp_86_1_i_max_int_s_fu_1243_ap_return),
    .ap_return(b0_1_1_i_min_int_s_fu_889_ap_return)
);

min_int_s b0_2_1_i_min_int_s_fu_896(
    .ap_ready(b0_2_1_i_min_int_s_fu_896_ap_ready),
    .x(b0_1_1_i_min_int_s_fu_889_ap_return),
    .y(tmp_89_1_i_max_int_s_fu_1250_ap_return),
    .ap_return(b0_2_1_i_min_int_s_fu_896_ap_return)
);

min_int_s b0_1_2_i_min_int_s_fu_903(
    .ap_ready(b0_1_2_i_min_int_s_fu_903_ap_ready),
    .x(b0_2_1_i_min_int_s_fu_896_ap_return),
    .y(tmp_86_2_i_max_int_s_fu_1257_ap_return),
    .ap_return(b0_1_2_i_min_int_s_fu_903_ap_return)
);

min_int_s b0_2_2_i_min_int_s_fu_910(
    .ap_ready(b0_2_2_i_min_int_s_fu_910_ap_ready),
    .x(b0_1_2_i_min_int_s_fu_903_ap_return),
    .y(tmp_89_2_i_max_int_s_fu_1264_ap_return),
    .ap_return(b0_2_2_i_min_int_s_fu_910_ap_return)
);

min_int_s b0_1_3_i_min_int_s_fu_917(
    .ap_ready(b0_1_3_i_min_int_s_fu_917_ap_ready),
    .x(b0_2_2_i_min_int_s_fu_910_ap_return),
    .y(tmp_86_3_i_max_int_s_fu_1271_ap_return),
    .ap_return(b0_1_3_i_min_int_s_fu_917_ap_return)
);

min_int_s b0_2_3_i_min_int_s_fu_924(
    .ap_ready(b0_2_3_i_min_int_s_fu_924_ap_ready),
    .x(b0_1_3_i_min_int_s_fu_917_ap_return),
    .y(tmp_89_3_i_max_int_s_fu_1278_ap_return),
    .ap_return(b0_2_3_i_min_int_s_fu_924_ap_return)
);

min_int_s tmp_78_5_i_min_int_s_fu_931(
    .ap_ready(tmp_78_5_i_min_int_s_fu_931_ap_ready),
    .x(grp_reg_int_s_fu_4060_ap_return),
    .y(flag_d_assign_10_i_reg_5098_pp1_iter6_reg),
    .ap_return(tmp_78_5_i_min_int_s_fu_931_ap_return)
);

min_int_s tmp_81_5_i_min_int_s_fu_937(
    .ap_ready(tmp_81_5_i_min_int_s_fu_937_ap_ready),
    .x(grp_reg_int_s_fu_4060_ap_return),
    .y(flag_d_assign_3_i_reg_5104_pp1_iter6_reg),
    .ap_return(tmp_81_5_i_min_int_s_fu_937_ap_return)
);

min_int_s tmp_78_6_i_min_int_s_fu_943(
    .ap_ready(tmp_78_6_i_min_int_s_fu_943_ap_ready),
    .x(grp_reg_int_s_fu_4074_ap_return),
    .y(flag_d_assign_12_i_reg_5122_pp1_iter6_reg),
    .ap_return(tmp_78_6_i_min_int_s_fu_943_ap_return)
);

min_int_s tmp_81_6_i_min_int_s_fu_949(
    .ap_ready(tmp_81_6_i_min_int_s_fu_949_ap_ready),
    .x(grp_reg_int_s_fu_4074_ap_return),
    .y(flag_d_assign_5_i_reg_5128_pp1_iter6_reg),
    .ap_return(tmp_81_6_i_min_int_s_fu_949_ap_return)
);

min_int_s tmp_78_7_i_min_int_s_fu_955(
    .ap_ready(tmp_78_7_i_min_int_s_fu_955_ap_ready),
    .x(grp_reg_int_s_fu_4088_ap_return),
    .y(flag_d_assign_14_i_reg_5146_pp1_iter6_reg),
    .ap_return(tmp_78_7_i_min_int_s_fu_955_ap_return)
);

min_int_s tmp_81_7_i_min_int_s_fu_961(
    .ap_ready(tmp_81_7_i_min_int_s_fu_961_ap_ready),
    .x(grp_reg_int_s_fu_4088_ap_return),
    .y(flag_d_assign_7_i_reg_5152_pp1_iter6_reg),
    .ap_return(tmp_81_7_i_min_int_s_fu_961_ap_return)
);

min_int_s b0_1_4_i_min_int_s_fu_967(
    .ap_ready(b0_1_4_i_min_int_s_fu_967_ap_ready),
    .x(b0_2_3_i_reg_5213),
    .y(tmp_86_4_i_reg_5218),
    .ap_return(b0_1_4_i_min_int_s_fu_967_ap_return)
);

min_int_s b0_2_4_i_min_int_s_fu_973(
    .ap_ready(b0_2_4_i_min_int_s_fu_973_ap_ready),
    .x(b0_1_4_i_min_int_s_fu_967_ap_return),
    .y(tmp_89_4_i_reg_5223),
    .ap_return(b0_2_4_i_min_int_s_fu_973_ap_return)
);

min_int_s b0_1_5_i_min_int_s_fu_980(
    .ap_ready(b0_1_5_i_min_int_s_fu_980_ap_ready),
    .x(b0_2_4_i_min_int_s_fu_973_ap_return),
    .y(tmp_86_5_i_max_int_s_fu_1358_ap_return),
    .ap_return(b0_1_5_i_min_int_s_fu_980_ap_return)
);

min_int_s b0_2_5_i_min_int_s_fu_987(
    .ap_ready(b0_2_5_i_min_int_s_fu_987_ap_ready),
    .x(b0_1_5_i_min_int_s_fu_980_ap_return),
    .y(tmp_89_5_i_max_int_s_fu_1365_ap_return),
    .ap_return(b0_2_5_i_min_int_s_fu_987_ap_return)
);

min_int_s b0_1_6_i_min_int_s_fu_994(
    .ap_ready(b0_1_6_i_min_int_s_fu_994_ap_ready),
    .x(b0_2_5_i_min_int_s_fu_987_ap_return),
    .y(tmp_86_6_i_max_int_s_fu_1372_ap_return),
    .ap_return(b0_1_6_i_min_int_s_fu_994_ap_return)
);

min_int_s b0_2_6_i_min_int_s_fu_1001(
    .ap_ready(b0_2_6_i_min_int_s_fu_1001_ap_ready),
    .x(b0_1_6_i_min_int_s_fu_994_ap_return),
    .y(tmp_89_6_i_max_int_s_fu_1379_ap_return),
    .ap_return(b0_2_6_i_min_int_s_fu_1001_ap_return)
);

min_int_s b0_1_7_i_min_int_s_fu_1008(
    .ap_ready(b0_1_7_i_min_int_s_fu_1008_ap_ready),
    .x(b0_2_6_i_min_int_s_fu_1001_ap_return),
    .y(tmp_86_7_i_max_int_s_fu_1386_ap_return),
    .ap_return(b0_1_7_i_min_int_s_fu_1008_ap_return)
);

min_int_s b0_2_7_i_min_int_s_fu_1015(
    .ap_ready(b0_2_7_i_min_int_s_fu_1015_ap_ready),
    .x(b0_1_7_i_min_int_s_fu_1008_ap_return),
    .y(tmp_89_7_i_max_int_s_fu_1393_ap_return),
    .ap_return(b0_2_7_i_min_int_s_fu_1015_ap_return)
);

max_int_s tmp_58_1_i_max_int_s_fu_1022(
    .ap_ready(tmp_58_1_i_max_int_s_fu_1022_ap_ready),
    .x(flag_d_assign_1_i_fu_3325_p1),
    .y(flag_d_assign_2_i_fu_3335_p1),
    .ap_return(tmp_58_1_i_max_int_s_fu_1022_ap_return)
);

max_int_s tmp_58_3_i_max_int_s_fu_1028(
    .ap_ready(tmp_58_3_i_max_int_s_fu_1028_ap_ready),
    .x(flag_d_assign_3_i_fu_3345_p1),
    .y(flag_d_assign_4_i_fu_3355_p1),
    .ap_return(tmp_58_3_i_max_int_s_fu_1028_ap_return)
);

max_int_s tmp_58_5_i_max_int_s_fu_1034(
    .ap_ready(tmp_58_5_i_max_int_s_fu_1034_ap_ready),
    .x(flag_d_assign_5_i_fu_3365_p1),
    .y(flag_d_assign_6_i_fu_3375_p1),
    .ap_return(tmp_58_5_i_max_int_s_fu_1034_ap_return)
);

max_int_s tmp_58_7_i_max_int_s_fu_1040(
    .ap_ready(tmp_58_7_i_max_int_s_fu_1040_ap_ready),
    .x(flag_d_assign_7_i_fu_3385_p1),
    .y(flag_d_assign_8_i_fu_3320_p1),
    .ap_return(tmp_58_7_i_max_int_s_fu_1040_ap_return)
);

max_int_s tmp_58_9_i_max_int_s_fu_1046(
    .ap_ready(tmp_58_9_i_max_int_s_fu_1046_ap_ready),
    .x(flag_d_assign_9_i_fu_3330_p1),
    .y(flag_d_assign_10_i_fu_3340_p1),
    .ap_return(tmp_58_9_i_max_int_s_fu_1046_ap_return)
);

max_int_s tmp_58_i_max_int_s_fu_1052(
    .ap_ready(tmp_58_i_max_int_s_fu_1052_ap_ready),
    .x(flag_d_assign_11_i_fu_3350_p1),
    .y(flag_d_assign_12_i_fu_3360_p1),
    .ap_return(tmp_58_i_max_int_s_fu_1052_ap_return)
);

max_int_s tmp_58_2_i_max_int_s_fu_1058(
    .ap_ready(tmp_58_2_i_max_int_s_fu_1058_ap_ready),
    .x(flag_d_assign_13_i_fu_3370_p1),
    .y(flag_d_assign_14_i_fu_3380_p1),
    .ap_return(tmp_58_2_i_max_int_s_fu_1058_ap_return)
);

max_int_s tmp_58_4_i_max_int_s_fu_1064(
    .ap_ready(tmp_58_4_i_max_int_s_fu_1064_ap_ready),
    .x(flag_d_assign_15_i_fu_3390_p1),
    .y(flag_d_assign_16_i_fu_3315_p1),
    .ap_return(tmp_58_4_i_max_int_s_fu_1064_ap_return)
);

max_int_s tmp_65_1_i_max_int_s_fu_1070(
    .ap_ready(tmp_65_1_i_max_int_s_fu_1070_ap_ready),
    .x(grp_reg_int_s_fu_3732_ap_return),
    .y(grp_reg_int_s_fu_3748_ap_return),
    .ap_return(tmp_65_1_i_max_int_s_fu_1070_ap_return)
);

max_int_s tmp_65_3_i_max_int_s_fu_1076(
    .ap_ready(tmp_65_3_i_max_int_s_fu_1076_ap_ready),
    .x(grp_reg_int_s_fu_3748_ap_return),
    .y(grp_reg_int_s_fu_3764_ap_return),
    .ap_return(tmp_65_3_i_max_int_s_fu_1076_ap_return)
);

max_int_s tmp_65_5_i_max_int_s_fu_1082(
    .ap_ready(tmp_65_5_i_max_int_s_fu_1082_ap_ready),
    .x(grp_reg_int_s_fu_3764_ap_return),
    .y(grp_reg_int_s_fu_3780_ap_return),
    .ap_return(tmp_65_5_i_max_int_s_fu_1082_ap_return)
);

max_int_s tmp_65_7_i_max_int_s_fu_1088(
    .ap_ready(tmp_65_7_i_max_int_s_fu_1088_ap_ready),
    .x(grp_reg_int_s_fu_3780_ap_return),
    .y(grp_reg_int_s_fu_3796_ap_return),
    .ap_return(tmp_65_7_i_max_int_s_fu_1088_ap_return)
);

max_int_s tmp_65_9_i_max_int_s_fu_1094(
    .ap_ready(tmp_65_9_i_max_int_s_fu_1094_ap_ready),
    .x(grp_reg_int_s_fu_3796_ap_return),
    .y(grp_reg_int_s_fu_3812_ap_return),
    .ap_return(tmp_65_9_i_max_int_s_fu_1094_ap_return)
);

max_int_s tmp_65_i_max_int_s_fu_1100(
    .ap_ready(tmp_65_i_max_int_s_fu_1100_ap_ready),
    .x(grp_reg_int_s_fu_3812_ap_return),
    .y(grp_reg_int_s_fu_3828_ap_return),
    .ap_return(tmp_65_i_max_int_s_fu_1100_ap_return)
);

max_int_s tmp_65_2_i_max_int_s_fu_1106(
    .ap_ready(tmp_65_2_i_max_int_s_fu_1106_ap_ready),
    .x(grp_reg_int_s_fu_3828_ap_return),
    .y(grp_reg_int_s_fu_3844_ap_return),
    .ap_return(tmp_65_2_i_max_int_s_fu_1106_ap_return)
);

max_int_s tmp_65_4_i_max_int_s_fu_1112(
    .ap_ready(tmp_65_4_i_max_int_s_fu_1112_ap_ready),
    .x(grp_reg_int_s_fu_3844_ap_return),
    .y(grp_reg_int_s_fu_3732_ap_return),
    .ap_return(tmp_65_4_i_max_int_s_fu_1112_ap_return)
);

max_int_s tmp_72_1_i_max_int_s_fu_1118(
    .ap_ready(tmp_72_1_i_max_int_s_fu_1118_ap_ready),
    .x(grp_reg_int_s_fu_3860_ap_return),
    .y(grp_reg_int_s_fu_3892_ap_return),
    .ap_return(tmp_72_1_i_max_int_s_fu_1118_ap_return)
);

max_int_s tmp_72_3_i_max_int_s_fu_1124(
    .ap_ready(tmp_72_3_i_max_int_s_fu_1124_ap_ready),
    .x(grp_reg_int_s_fu_3876_ap_return),
    .y(grp_reg_int_s_fu_3908_ap_return),
    .ap_return(tmp_72_3_i_max_int_s_fu_1124_ap_return)
);

max_int_s tmp_72_5_i_max_int_s_fu_1130(
    .ap_ready(tmp_72_5_i_max_int_s_fu_1130_ap_ready),
    .x(grp_reg_int_s_fu_3892_ap_return),
    .y(grp_reg_int_s_fu_3924_ap_return),
    .ap_return(tmp_72_5_i_max_int_s_fu_1130_ap_return)
);

max_int_s tmp_72_7_i_max_int_s_fu_1136(
    .ap_ready(tmp_72_7_i_max_int_s_fu_1136_ap_ready),
    .x(grp_reg_int_s_fu_3908_ap_return),
    .y(grp_reg_int_s_fu_3940_ap_return),
    .ap_return(tmp_72_7_i_max_int_s_fu_1136_ap_return)
);

max_int_s tmp_72_9_i_max_int_s_fu_1142(
    .ap_ready(tmp_72_9_i_max_int_s_fu_1142_ap_ready),
    .x(grp_reg_int_s_fu_3924_ap_return),
    .y(grp_reg_int_s_fu_3956_ap_return),
    .ap_return(tmp_72_9_i_max_int_s_fu_1142_ap_return)
);

max_int_s tmp_72_i_max_int_s_fu_1148(
    .ap_ready(tmp_72_i_max_int_s_fu_1148_ap_ready),
    .x(grp_reg_int_s_fu_3940_ap_return),
    .y(grp_reg_int_s_fu_3972_ap_return),
    .ap_return(tmp_72_i_max_int_s_fu_1148_ap_return)
);

max_int_s tmp_72_2_i_max_int_s_fu_1154(
    .ap_ready(tmp_72_2_i_max_int_s_fu_1154_ap_ready),
    .x(grp_reg_int_s_fu_3956_ap_return),
    .y(grp_reg_int_s_fu_3860_ap_return),
    .ap_return(tmp_72_2_i_max_int_s_fu_1154_ap_return)
);

max_int_s tmp_72_4_i_max_int_s_fu_1160(
    .ap_ready(tmp_72_4_i_max_int_s_fu_1160_ap_ready),
    .x(grp_reg_int_s_fu_3972_ap_return),
    .y(grp_reg_int_s_fu_3876_ap_return),
    .ap_return(tmp_72_4_i_max_int_s_fu_1160_ap_return)
);

max_int_s a0_1_i_max_int_s_fu_1166(
    .ap_ready(a0_1_i_max_int_s_fu_1166_ap_ready),
    .x(a0_reg_4728),
    .y(tmp_78_i_min_int_s_fu_816_ap_return),
    .ap_return(a0_1_i_max_int_s_fu_1166_ap_return)
);

max_int_s a0_2_i_max_int_s_fu_1173(
    .ap_ready(a0_2_i_max_int_s_fu_1173_ap_ready),
    .x(a0_1_i_max_int_s_fu_1166_ap_return),
    .y(tmp_81_i_min_int_s_fu_822_ap_return),
    .ap_return(a0_2_i_max_int_s_fu_1173_ap_return)
);

max_int_s a0_1_1_i_max_int_s_fu_1181(
    .ap_ready(a0_1_1_i_max_int_s_fu_1181_ap_ready),
    .x(a0_2_i_max_int_s_fu_1173_ap_return),
    .y(tmp_78_1_i_min_int_s_fu_828_ap_return),
    .ap_return(a0_1_1_i_max_int_s_fu_1181_ap_return)
);

max_int_s a0_2_1_i_max_int_s_fu_1189(
    .ap_ready(a0_2_1_i_max_int_s_fu_1189_ap_ready),
    .x(a0_1_1_i_max_int_s_fu_1181_ap_return),
    .y(tmp_81_1_i_min_int_s_fu_834_ap_return),
    .ap_return(a0_2_1_i_max_int_s_fu_1189_ap_return)
);

max_int_s a0_1_2_i_max_int_s_fu_1197(
    .ap_ready(a0_1_2_i_max_int_s_fu_1197_ap_ready),
    .x(a0_2_1_i_max_int_s_fu_1189_ap_return),
    .y(tmp_78_2_i_min_int_s_fu_840_ap_return),
    .ap_return(a0_1_2_i_max_int_s_fu_1197_ap_return)
);

max_int_s a0_2_2_i_max_int_s_fu_1205(
    .ap_ready(a0_2_2_i_max_int_s_fu_1205_ap_ready),
    .x(a0_1_2_i_max_int_s_fu_1197_ap_return),
    .y(tmp_81_2_i_min_int_s_fu_846_ap_return),
    .ap_return(a0_2_2_i_max_int_s_fu_1205_ap_return)
);

max_int_s a0_1_3_i_max_int_s_fu_1213(
    .ap_ready(a0_1_3_i_max_int_s_fu_1213_ap_ready),
    .x(a0_2_2_i_max_int_s_fu_1205_ap_return),
    .y(tmp_78_3_i_min_int_s_fu_852_ap_return),
    .ap_return(a0_1_3_i_max_int_s_fu_1213_ap_return)
);

max_int_s a0_2_3_i_max_int_s_fu_1221(
    .ap_ready(a0_2_3_i_max_int_s_fu_1221_ap_ready),
    .x(a0_1_3_i_max_int_s_fu_1213_ap_return),
    .y(tmp_81_3_i_min_int_s_fu_858_ap_return),
    .ap_return(a0_2_3_i_max_int_s_fu_1221_ap_return)
);

max_int_s tmp_86_i_max_int_s_fu_1229(
    .ap_ready(tmp_86_i_max_int_s_fu_1229_ap_ready),
    .x(grp_reg_int_s_fu_3988_ap_return),
    .y(flag_d_assign_16_i_reg_5068_pp1_iter5_reg),
    .ap_return(tmp_86_i_max_int_s_fu_1229_ap_return)
);

max_int_s tmp_89_i_max_int_s_fu_1236(
    .ap_ready(tmp_89_i_max_int_s_fu_1236_ap_ready),
    .x(grp_reg_int_s_fu_3988_ap_return),
    .y(flag_d_assign_9_i_reg_5086_pp1_iter5_reg),
    .ap_return(tmp_89_i_max_int_s_fu_1236_ap_return)
);

max_int_s tmp_86_1_i_max_int_s_fu_1243(
    .ap_ready(tmp_86_1_i_max_int_s_fu_1243_ap_ready),
    .x(grp_reg_int_s_fu_4004_ap_return),
    .y(flag_d_assign_2_i_reg_5092_pp1_iter5_reg),
    .ap_return(tmp_86_1_i_max_int_s_fu_1243_ap_return)
);

max_int_s tmp_89_1_i_max_int_s_fu_1250(
    .ap_ready(tmp_89_1_i_max_int_s_fu_1250_ap_ready),
    .x(grp_reg_int_s_fu_4004_ap_return),
    .y(flag_d_assign_11_i_reg_5110_pp1_iter5_reg),
    .ap_return(tmp_89_1_i_max_int_s_fu_1250_ap_return)
);

max_int_s tmp_86_2_i_max_int_s_fu_1257(
    .ap_ready(tmp_86_2_i_max_int_s_fu_1257_ap_ready),
    .x(grp_reg_int_s_fu_4020_ap_return),
    .y(flag_d_assign_4_i_reg_5116_pp1_iter5_reg),
    .ap_return(tmp_86_2_i_max_int_s_fu_1257_ap_return)
);

max_int_s tmp_89_2_i_max_int_s_fu_1264(
    .ap_ready(tmp_89_2_i_max_int_s_fu_1264_ap_ready),
    .x(grp_reg_int_s_fu_4020_ap_return),
    .y(flag_d_assign_13_i_reg_5134_pp1_iter5_reg),
    .ap_return(tmp_89_2_i_max_int_s_fu_1264_ap_return)
);

max_int_s tmp_86_3_i_max_int_s_fu_1271(
    .ap_ready(tmp_86_3_i_max_int_s_fu_1271_ap_ready),
    .x(grp_reg_int_s_fu_4036_ap_return),
    .y(flag_d_assign_6_i_reg_5140_pp1_iter5_reg),
    .ap_return(tmp_86_3_i_max_int_s_fu_1271_ap_return)
);

max_int_s tmp_89_3_i_max_int_s_fu_1278(
    .ap_ready(tmp_89_3_i_max_int_s_fu_1278_ap_ready),
    .x(grp_reg_int_s_fu_4036_ap_return),
    .y(flag_d_assign_15_i_reg_5158_pp1_iter5_reg),
    .ap_return(tmp_89_3_i_max_int_s_fu_1278_ap_return)
);

max_int_s tmp_86_4_i_max_int_s_fu_1285(
    .ap_ready(tmp_86_4_i_max_int_s_fu_1285_ap_ready),
    .x(grp_reg_int_s_fu_4052_ap_return),
    .y(flag_d_assign_8_i_reg_5074_pp1_iter5_reg),
    .ap_return(tmp_86_4_i_max_int_s_fu_1285_ap_return)
);

max_int_s tmp_89_4_i_max_int_s_fu_1291(
    .ap_ready(tmp_89_4_i_max_int_s_fu_1291_ap_ready),
    .x(grp_reg_int_s_fu_4052_ap_return),
    .y(flag_d_assign_1_i_reg_5080_pp1_iter5_reg),
    .ap_return(tmp_89_4_i_max_int_s_fu_1291_ap_return)
);

max_int_s a0_1_4_i_max_int_s_fu_1297(
    .ap_ready(a0_1_4_i_max_int_s_fu_1297_ap_ready),
    .x(a0_2_3_i_reg_5198),
    .y(tmp_78_4_i_reg_5203),
    .ap_return(a0_1_4_i_max_int_s_fu_1297_ap_return)
);

max_int_s a0_2_4_i_max_int_s_fu_1303(
    .ap_ready(a0_2_4_i_max_int_s_fu_1303_ap_ready),
    .x(a0_1_4_i_max_int_s_fu_1297_ap_return),
    .y(tmp_81_4_i_reg_5208),
    .ap_return(a0_2_4_i_max_int_s_fu_1303_ap_return)
);

max_int_s a0_1_5_i_max_int_s_fu_1310(
    .ap_ready(a0_1_5_i_max_int_s_fu_1310_ap_ready),
    .x(a0_2_4_i_max_int_s_fu_1303_ap_return),
    .y(tmp_78_5_i_min_int_s_fu_931_ap_return),
    .ap_return(a0_1_5_i_max_int_s_fu_1310_ap_return)
);

max_int_s a0_2_5_i_max_int_s_fu_1318(
    .ap_ready(a0_2_5_i_max_int_s_fu_1318_ap_ready),
    .x(a0_1_5_i_max_int_s_fu_1310_ap_return),
    .y(tmp_81_5_i_min_int_s_fu_937_ap_return),
    .ap_return(a0_2_5_i_max_int_s_fu_1318_ap_return)
);

max_int_s a0_1_6_i_max_int_s_fu_1326(
    .ap_ready(a0_1_6_i_max_int_s_fu_1326_ap_ready),
    .x(a0_2_5_i_max_int_s_fu_1318_ap_return),
    .y(tmp_78_6_i_min_int_s_fu_943_ap_return),
    .ap_return(a0_1_6_i_max_int_s_fu_1326_ap_return)
);

max_int_s a0_2_6_i_max_int_s_fu_1334(
    .ap_ready(a0_2_6_i_max_int_s_fu_1334_ap_ready),
    .x(a0_1_6_i_max_int_s_fu_1326_ap_return),
    .y(tmp_81_6_i_min_int_s_fu_949_ap_return),
    .ap_return(a0_2_6_i_max_int_s_fu_1334_ap_return)
);

max_int_s a0_1_7_i_max_int_s_fu_1342(
    .ap_ready(a0_1_7_i_max_int_s_fu_1342_ap_ready),
    .x(a0_2_6_i_max_int_s_fu_1334_ap_return),
    .y(tmp_78_7_i_min_int_s_fu_955_ap_return),
    .ap_return(a0_1_7_i_max_int_s_fu_1342_ap_return)
);

max_int_s a0_2_7_i_max_int_s_fu_1350(
    .ap_ready(a0_2_7_i_max_int_s_fu_1350_ap_ready),
    .x(a0_1_7_i_max_int_s_fu_1342_ap_return),
    .y(tmp_81_7_i_min_int_s_fu_961_ap_return),
    .ap_return(a0_2_7_i_max_int_s_fu_1350_ap_return)
);

max_int_s tmp_86_5_i_max_int_s_fu_1358(
    .ap_ready(tmp_86_5_i_max_int_s_fu_1358_ap_ready),
    .x(grp_reg_int_s_fu_4067_ap_return),
    .y(flag_d_assign_10_i_reg_5098_pp1_iter6_reg),
    .ap_return(tmp_86_5_i_max_int_s_fu_1358_ap_return)
);

max_int_s tmp_89_5_i_max_int_s_fu_1365(
    .ap_ready(tmp_89_5_i_max_int_s_fu_1365_ap_ready),
    .x(grp_reg_int_s_fu_4067_ap_return),
    .y(flag_d_assign_3_i_reg_5104_pp1_iter6_reg),
    .ap_return(tmp_89_5_i_max_int_s_fu_1365_ap_return)
);

max_int_s tmp_86_6_i_max_int_s_fu_1372(
    .ap_ready(tmp_86_6_i_max_int_s_fu_1372_ap_ready),
    .x(grp_reg_int_s_fu_4081_ap_return),
    .y(flag_d_assign_12_i_reg_5122_pp1_iter6_reg),
    .ap_return(tmp_86_6_i_max_int_s_fu_1372_ap_return)
);

max_int_s tmp_89_6_i_max_int_s_fu_1379(
    .ap_ready(tmp_89_6_i_max_int_s_fu_1379_ap_ready),
    .x(grp_reg_int_s_fu_4081_ap_return),
    .y(flag_d_assign_5_i_reg_5128_pp1_iter6_reg),
    .ap_return(tmp_89_6_i_max_int_s_fu_1379_ap_return)
);

max_int_s tmp_86_7_i_max_int_s_fu_1386(
    .ap_ready(tmp_86_7_i_max_int_s_fu_1386_ap_ready),
    .x(grp_reg_int_s_fu_4095_ap_return),
    .y(flag_d_assign_14_i_reg_5146_pp1_iter6_reg),
    .ap_return(tmp_86_7_i_max_int_s_fu_1386_ap_return)
);

max_int_s tmp_89_7_i_max_int_s_fu_1393(
    .ap_ready(tmp_89_7_i_max_int_s_fu_1393_ap_ready),
    .x(grp_reg_int_s_fu_4095_ap_return),
    .y(flag_d_assign_7_i_reg_5152_pp1_iter6_reg),
    .ap_return(tmp_89_7_i_max_int_s_fu_1393_ap_return)
);

max_int_s tmp_23_i_max_int_s_fu_1400(
    .ap_ready(tmp_23_i_max_int_s_fu_1400_ap_ready),
    .x(a0_2_7_i_max_int_s_fu_1350_ap_return),
    .y(tmp_23_i_max_int_s_fu_1400_y),
    .ap_return(tmp_23_i_max_int_s_fu_1400_ap_return)
);

reg_int_s grp_reg_int_s_fu_3724(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_1_i_min_int_s_fu_672_ap_return),
    .ap_return(grp_reg_int_s_fu_3724_ap_return),
    .ap_ce(grp_reg_int_s_fu_3724_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3732(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_1_i_max_int_s_fu_1022_ap_return),
    .ap_return(grp_reg_int_s_fu_3732_ap_return),
    .ap_ce(grp_reg_int_s_fu_3732_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3740(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_3_i_min_int_s_fu_678_ap_return),
    .ap_return(grp_reg_int_s_fu_3740_ap_return),
    .ap_ce(grp_reg_int_s_fu_3740_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_3_i_max_int_s_fu_1028_ap_return),
    .ap_return(grp_reg_int_s_fu_3748_ap_return),
    .ap_ce(grp_reg_int_s_fu_3748_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3756(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_5_i_min_int_s_fu_684_ap_return),
    .ap_return(grp_reg_int_s_fu_3756_ap_return),
    .ap_ce(grp_reg_int_s_fu_3756_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_5_i_max_int_s_fu_1034_ap_return),
    .ap_return(grp_reg_int_s_fu_3764_ap_return),
    .ap_ce(grp_reg_int_s_fu_3764_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_7_i_min_int_s_fu_690_ap_return),
    .ap_return(grp_reg_int_s_fu_3772_ap_return),
    .ap_ce(grp_reg_int_s_fu_3772_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3780(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_7_i_max_int_s_fu_1040_ap_return),
    .ap_return(grp_reg_int_s_fu_3780_ap_return),
    .ap_ce(grp_reg_int_s_fu_3780_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3788(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_9_i_min_int_s_fu_696_ap_return),
    .ap_return(grp_reg_int_s_fu_3788_ap_return),
    .ap_ce(grp_reg_int_s_fu_3788_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3796(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_9_i_max_int_s_fu_1046_ap_return),
    .ap_return(grp_reg_int_s_fu_3796_ap_return),
    .ap_ce(grp_reg_int_s_fu_3796_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3804(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_i_min_int_s_fu_702_ap_return),
    .ap_return(grp_reg_int_s_fu_3804_ap_return),
    .ap_ce(grp_reg_int_s_fu_3804_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3812(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_i_max_int_s_fu_1052_ap_return),
    .ap_return(grp_reg_int_s_fu_3812_ap_return),
    .ap_ce(grp_reg_int_s_fu_3812_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3820(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_2_i_min_int_s_fu_708_ap_return),
    .ap_return(grp_reg_int_s_fu_3820_ap_return),
    .ap_ce(grp_reg_int_s_fu_3820_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3828(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_2_i_max_int_s_fu_1058_ap_return),
    .ap_return(grp_reg_int_s_fu_3828_ap_return),
    .ap_ce(grp_reg_int_s_fu_3828_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3836(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_56_4_i_min_int_s_fu_714_ap_return),
    .ap_return(grp_reg_int_s_fu_3836_ap_return),
    .ap_ce(grp_reg_int_s_fu_3836_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3844(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_58_4_i_max_int_s_fu_1064_ap_return),
    .ap_return(grp_reg_int_s_fu_3844_ap_return),
    .ap_ce(grp_reg_int_s_fu_3844_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3852(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_1_i_min_int_s_fu_720_ap_return),
    .ap_return(grp_reg_int_s_fu_3852_ap_return),
    .ap_ce(grp_reg_int_s_fu_3852_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3860(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_1_i_max_int_s_fu_1070_ap_return),
    .ap_return(grp_reg_int_s_fu_3860_ap_return),
    .ap_ce(grp_reg_int_s_fu_3860_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3868(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_3_i_min_int_s_fu_726_ap_return),
    .ap_return(grp_reg_int_s_fu_3868_ap_return),
    .ap_ce(grp_reg_int_s_fu_3868_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3876(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_3_i_max_int_s_fu_1076_ap_return),
    .ap_return(grp_reg_int_s_fu_3876_ap_return),
    .ap_ce(grp_reg_int_s_fu_3876_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3884(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_5_i_min_int_s_fu_732_ap_return),
    .ap_return(grp_reg_int_s_fu_3884_ap_return),
    .ap_ce(grp_reg_int_s_fu_3884_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3892(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_5_i_max_int_s_fu_1082_ap_return),
    .ap_return(grp_reg_int_s_fu_3892_ap_return),
    .ap_ce(grp_reg_int_s_fu_3892_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3900(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_7_i_min_int_s_fu_738_ap_return),
    .ap_return(grp_reg_int_s_fu_3900_ap_return),
    .ap_ce(grp_reg_int_s_fu_3900_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3908(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_7_i_max_int_s_fu_1088_ap_return),
    .ap_return(grp_reg_int_s_fu_3908_ap_return),
    .ap_ce(grp_reg_int_s_fu_3908_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_9_i_min_int_s_fu_744_ap_return),
    .ap_return(grp_reg_int_s_fu_3916_ap_return),
    .ap_ce(grp_reg_int_s_fu_3916_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3924(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_9_i_max_int_s_fu_1094_ap_return),
    .ap_return(grp_reg_int_s_fu_3924_ap_return),
    .ap_ce(grp_reg_int_s_fu_3924_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3932(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_i_min_int_s_fu_750_ap_return),
    .ap_return(grp_reg_int_s_fu_3932_ap_return),
    .ap_ce(grp_reg_int_s_fu_3932_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3940(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_i_max_int_s_fu_1100_ap_return),
    .ap_return(grp_reg_int_s_fu_3940_ap_return),
    .ap_ce(grp_reg_int_s_fu_3940_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3948(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_2_i_min_int_s_fu_756_ap_return),
    .ap_return(grp_reg_int_s_fu_3948_ap_return),
    .ap_ce(grp_reg_int_s_fu_3948_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3956(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_2_i_max_int_s_fu_1106_ap_return),
    .ap_return(grp_reg_int_s_fu_3956_ap_return),
    .ap_ce(grp_reg_int_s_fu_3956_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3964(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_63_4_i_min_int_s_fu_762_ap_return),
    .ap_return(grp_reg_int_s_fu_3964_ap_return),
    .ap_ce(grp_reg_int_s_fu_3964_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3972(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_65_4_i_max_int_s_fu_1112_ap_return),
    .ap_return(grp_reg_int_s_fu_3972_ap_return),
    .ap_ce(grp_reg_int_s_fu_3972_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3980(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_1_i_min_int_s_fu_768_ap_return),
    .ap_return(grp_reg_int_s_fu_3980_ap_return),
    .ap_ce(grp_reg_int_s_fu_3980_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3988(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_1_i_max_int_s_fu_1118_ap_return),
    .ap_return(grp_reg_int_s_fu_3988_ap_return),
    .ap_ce(grp_reg_int_s_fu_3988_ap_ce)
);

reg_int_s grp_reg_int_s_fu_3996(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_3_i_min_int_s_fu_774_ap_return),
    .ap_return(grp_reg_int_s_fu_3996_ap_return),
    .ap_ce(grp_reg_int_s_fu_3996_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4004(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_3_i_max_int_s_fu_1124_ap_return),
    .ap_return(grp_reg_int_s_fu_4004_ap_return),
    .ap_ce(grp_reg_int_s_fu_4004_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4012(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_5_i_min_int_s_fu_780_ap_return),
    .ap_return(grp_reg_int_s_fu_4012_ap_return),
    .ap_ce(grp_reg_int_s_fu_4012_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4020(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_5_i_max_int_s_fu_1130_ap_return),
    .ap_return(grp_reg_int_s_fu_4020_ap_return),
    .ap_ce(grp_reg_int_s_fu_4020_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4028(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_7_i_min_int_s_fu_786_ap_return),
    .ap_return(grp_reg_int_s_fu_4028_ap_return),
    .ap_ce(grp_reg_int_s_fu_4028_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4036(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_7_i_max_int_s_fu_1136_ap_return),
    .ap_return(grp_reg_int_s_fu_4036_ap_return),
    .ap_ce(grp_reg_int_s_fu_4036_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4044(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_9_i_min_int_s_fu_792_ap_return),
    .ap_return(grp_reg_int_s_fu_4044_ap_return),
    .ap_ce(grp_reg_int_s_fu_4044_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4052(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_9_i_max_int_s_fu_1142_ap_return),
    .ap_return(grp_reg_int_s_fu_4052_ap_return),
    .ap_ce(grp_reg_int_s_fu_4052_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4060(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_i_reg_5168),
    .ap_return(grp_reg_int_s_fu_4060_ap_return),
    .ap_ce(grp_reg_int_s_fu_4060_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4067(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_i_reg_5173),
    .ap_return(grp_reg_int_s_fu_4067_ap_return),
    .ap_ce(grp_reg_int_s_fu_4067_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4074(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_2_i_reg_5178),
    .ap_return(grp_reg_int_s_fu_4074_ap_return),
    .ap_ce(grp_reg_int_s_fu_4074_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4081(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_2_i_reg_5183),
    .ap_return(grp_reg_int_s_fu_4081_ap_return),
    .ap_ce(grp_reg_int_s_fu_4081_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4088(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_70_4_i_reg_5188),
    .ap_return(grp_reg_int_s_fu_4088_ap_return),
    .ap_ce(grp_reg_int_s_fu_4088_ap_ce)
);

reg_int_s grp_reg_int_s_fu_4095(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r(tmp_72_4_i_reg_5193),
    .ap_return(grp_reg_int_s_fu_4095_ap_return),
    .ap_ce(grp_reg_int_s_fu_4095_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond2_i_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((exitcond3_i_fu_1535_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((exitcond2_i_fu_1492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter1_state7)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end else if (((exitcond2_i_fu_1492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp1_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_228)) begin
        if (((or_cond1_i_fu_1572_p2 == 1'd0) & (exitcond3_i_fu_1535_p2 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_core_1_i_reg_658 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_core_1_i_reg_658 <= ap_phi_reg_pp1_iter0_core_1_i_reg_658;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_1444)) begin
            ap_phi_reg_pp1_iter4_core_1_i_reg_658 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter4_core_1_i_reg_658 <= ap_phi_reg_pp1_iter3_core_1_i_reg_658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_0_i_i_reg_601 <= i_reg_4399;
    end else if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_i_reg_601 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond3_i_fu_4270_p2 == 1'd1) & (or_cond19_i_fu_4153_p2 == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        index_1_fu_172 <= index_fu_4276_p2;
    end else if (((tmp_7_i_fu_1420_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        index_1_fu_172 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i_fu_1420_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_i_i_reg_624 <= 10'd0;
    end else if (((tmp_1_i_fu_1466_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_0_i_i_reg_624 <= j_fu_1471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_mul_reg_612 <= next_mul_reg_4390;
    end else if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_612 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_reg_4815 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        t_V_2_reg_646 <= j_V_reg_4819;
    end else if (((exitcond2_i_fu_1492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        t_V_2_reg_646 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        t_V_reg_635 <= i_V_reg_4790;
    end else if (((tmp_7_i_fu_1420_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_635 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5164_pp1_iter5_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter5_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter5_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        a0_2_3_i_reg_5198 <= a0_2_3_i_max_int_s_fu_1221_ap_return;
        b0_2_3_i_reg_5213 <= b0_2_3_i_min_int_s_fu_924_ap_return;
        tmp_78_4_i_reg_5203 <= tmp_78_4_i_min_int_s_fu_864_ap_return;
        tmp_81_4_i_reg_5208 <= tmp_81_4_i_min_int_s_fu_870_ap_return;
        tmp_86_4_i_reg_5218 <= tmp_86_4_i_max_int_s_fu_1285_ap_return;
        tmp_89_4_i_reg_5223 <= tmp_89_4_i_max_int_s_fu_1291_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i_fu_1420_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a0_reg_4728[7 : 0] <= a0_fu_1441_p1[7 : 0];
        b0_reg_4773 <= b0_fu_1453_p1;
        r_V_reg_4753 <= r_V_fu_1447_p2;
        rhs_V_reg_4733[7 : 0] <= rhs_V_fu_1444_p1[7 : 0];
        tmp_9_i_reg_4718 <= tmp_9_i_fu_1431_p2;
        tmp_i_28_reg_4723 <= tmp_i_28_fu_1436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter2_core_1_i_reg_658 <= ap_phi_reg_pp1_iter1_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_core_1_i_reg_658 <= ap_phi_reg_pp1_iter2_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_core_1_i_reg_658 <= ap_phi_reg_pp1_iter4_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_core_1_i_reg_658 <= ap_phi_reg_pp1_iter5_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter7_core_1_i_reg_658 <= ap_phi_reg_pp1_iter6_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter8_core_1_i_reg_658 <= ap_phi_reg_pp1_iter7_core_1_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_4384 <= src_cols_V_dout;
        keypoints_cols_read_reg_4367 <= keypoints_cols_dout;
        keypoints_rows_read_reg_4362 <= keypoints_rows_dout;
        rows_reg_4378 <= src_rows_V_dout;
        threshold_read_reg_4372 <= threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_reg_4815_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_0_V_ad_reg_5228 <= tmp_17_i_fu_4102_p1;
        core_buf_val_1_V_ad_reg_5234 <= tmp_17_i_fu_4102_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_reg_4815_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_win_val_0_V_0_fu_196 <= core_win_val_0_V_1_fu_192;
        core_win_val_0_V_1_fu_192 <= core_buf_val_0_V_q0;
        core_win_val_1_V_0_fu_188 <= core_win_val_1_V_1_fu_184;
        core_win_val_1_V_1_fu_184 <= core_buf_val_1_V_q0;
        core_win_val_2_V_0_fu_180 <= core_win_val_2_V_1_fu_176;
        core_win_val_2_V_1_fu_176 <= core_win_val_2_V_2_fu_4128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_i_reg_4865_pp1_iter1_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        count_1_i_4_i_reg_5035 <= count_1_i_4_i_fu_3253_p3;
        not_or_cond10_i_reg_5030 <= not_or_cond10_i_fu_2851_p2;
        not_or_cond9_i_reg_5047 <= not_or_cond9_i_fu_3279_p2;
        or_cond18_i_reg_5041 <= or_cond18_i_fu_3267_p2;
        or_cond2_i_reg_4949 <= or_cond2_i_fu_2639_p2;
        or_cond4_i_reg_4965 <= or_cond4_i_fu_2657_p2;
        or_cond5_i_reg_4980 <= or_cond5_i_fu_2675_p2;
        or_cond6_i_reg_4995 <= or_cond6_i_fu_2693_p2;
        or_cond7_i_reg_5010 <= or_cond7_i_fu_2711_p2;
        or_cond8_i_reg_5025 <= or_cond8_i_fu_2729_p2;
        r_V_1_i_reg_4879 <= r_V_1_i_fu_2043_p2;
        r_V_2_i_reg_4889 <= r_V_2_i_fu_2127_p2;
        r_V_3_i_reg_4899 <= r_V_3_i_fu_2211_p2;
        r_V_4_i_reg_4909 <= r_V_4_i_fu_2295_p2;
        r_V_5_i_reg_4919 <= r_V_5_i_fu_2379_p2;
        r_V_6_1_i_reg_4884 <= r_V_6_1_i_fu_2053_p2;
        r_V_6_2_i_reg_4894 <= r_V_6_2_i_fu_2137_p2;
        r_V_6_3_i_reg_4904 <= r_V_6_3_i_fu_2221_p2;
        r_V_6_4_i_reg_4914 <= r_V_6_4_i_fu_2305_p2;
        r_V_6_5_i_reg_4924 <= r_V_6_5_i_fu_2389_p2;
        r_V_6_6_i_reg_4934 <= r_V_6_6_i_fu_2473_p2;
        r_V_6_7_i_reg_4944 <= r_V_6_7_i_fu_2557_p2;
        r_V_6_i_reg_4874 <= r_V_6_i_fu_1969_p2;
        r_V_8_i_reg_4939 <= r_V_8_i_fu_2547_p2;
        r_V_i_31_reg_4929 <= r_V_i_31_fu_2463_p2;
        r_V_i_reg_4869 <= r_V_i_fu_1959_p2;
        tmp10_reg_5058 <= tmp10_fu_3303_p2;
        tmp11_reg_5063 <= tmp11_fu_3309_p2;
        tmp6_reg_5053 <= tmp6_fu_3297_p2;
        tmp_49_1_not_i_reg_4955 <= tmp_49_1_not_i_fu_2645_p2;
        tmp_49_2_not_i_reg_4970 <= tmp_49_2_not_i_fu_2663_p2;
        tmp_49_3_not_i_reg_4985 <= tmp_49_3_not_i_fu_2681_p2;
        tmp_49_4_not_i_reg_5000 <= tmp_49_4_not_i_fu_2699_p2;
        tmp_49_5_not_i_reg_5015 <= tmp_49_5_not_i_fu_2717_p2;
        tmp_51_1_i_reg_4960 <= tmp_51_1_i_fu_2651_p2;
        tmp_51_2_i_reg_4975 <= tmp_51_2_i_fu_2669_p2;
        tmp_51_3_i_reg_4990 <= tmp_51_3_i_fu_2687_p2;
        tmp_51_4_i_reg_5005 <= tmp_51_4_i_fu_2705_p2;
        tmp_51_5_i_reg_5020 <= tmp_51_5_i_fu_2723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        exitcond3_i_reg_4815 <= exitcond3_i_fu_1535_p2;
        exitcond3_i_reg_4815_pp1_iter1_reg <= exitcond3_i_reg_4815;
        or_cond1_i_reg_4865_pp1_iter1_reg <= or_cond1_i_reg_4865;
        or_cond_i_reg_4824_pp1_iter1_reg <= or_cond_i_reg_4824;
        t_V_2_reg_646_pp1_iter1_reg <= t_V_2_reg_646;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        exitcond3_i_reg_4815_pp1_iter2_reg <= exitcond3_i_reg_4815_pp1_iter1_reg;
        exitcond3_i_reg_4815_pp1_iter3_reg <= exitcond3_i_reg_4815_pp1_iter2_reg;
        exitcond3_i_reg_4815_pp1_iter4_reg <= exitcond3_i_reg_4815_pp1_iter3_reg;
        exitcond3_i_reg_4815_pp1_iter5_reg <= exitcond3_i_reg_4815_pp1_iter4_reg;
        exitcond3_i_reg_4815_pp1_iter6_reg <= exitcond3_i_reg_4815_pp1_iter5_reg;
        exitcond3_i_reg_4815_pp1_iter7_reg <= exitcond3_i_reg_4815_pp1_iter6_reg;
        flag_d_assign_10_i_reg_5098_pp1_iter4_reg <= flag_d_assign_10_i_reg_5098;
        flag_d_assign_10_i_reg_5098_pp1_iter5_reg <= flag_d_assign_10_i_reg_5098_pp1_iter4_reg;
        flag_d_assign_10_i_reg_5098_pp1_iter6_reg <= flag_d_assign_10_i_reg_5098_pp1_iter5_reg;
        flag_d_assign_11_i_reg_5110_pp1_iter4_reg <= flag_d_assign_11_i_reg_5110;
        flag_d_assign_11_i_reg_5110_pp1_iter5_reg <= flag_d_assign_11_i_reg_5110_pp1_iter4_reg;
        flag_d_assign_12_i_reg_5122_pp1_iter4_reg <= flag_d_assign_12_i_reg_5122;
        flag_d_assign_12_i_reg_5122_pp1_iter5_reg <= flag_d_assign_12_i_reg_5122_pp1_iter4_reg;
        flag_d_assign_12_i_reg_5122_pp1_iter6_reg <= flag_d_assign_12_i_reg_5122_pp1_iter5_reg;
        flag_d_assign_13_i_reg_5134_pp1_iter4_reg <= flag_d_assign_13_i_reg_5134;
        flag_d_assign_13_i_reg_5134_pp1_iter5_reg <= flag_d_assign_13_i_reg_5134_pp1_iter4_reg;
        flag_d_assign_14_i_reg_5146_pp1_iter4_reg <= flag_d_assign_14_i_reg_5146;
        flag_d_assign_14_i_reg_5146_pp1_iter5_reg <= flag_d_assign_14_i_reg_5146_pp1_iter4_reg;
        flag_d_assign_14_i_reg_5146_pp1_iter6_reg <= flag_d_assign_14_i_reg_5146_pp1_iter5_reg;
        flag_d_assign_15_i_reg_5158_pp1_iter4_reg <= flag_d_assign_15_i_reg_5158;
        flag_d_assign_15_i_reg_5158_pp1_iter5_reg <= flag_d_assign_15_i_reg_5158_pp1_iter4_reg;
        flag_d_assign_16_i_reg_5068_pp1_iter4_reg <= flag_d_assign_16_i_reg_5068;
        flag_d_assign_16_i_reg_5068_pp1_iter5_reg <= flag_d_assign_16_i_reg_5068_pp1_iter4_reg;
        flag_d_assign_1_i_reg_5080_pp1_iter4_reg <= flag_d_assign_1_i_reg_5080;
        flag_d_assign_1_i_reg_5080_pp1_iter5_reg <= flag_d_assign_1_i_reg_5080_pp1_iter4_reg;
        flag_d_assign_2_i_reg_5092_pp1_iter4_reg <= flag_d_assign_2_i_reg_5092;
        flag_d_assign_2_i_reg_5092_pp1_iter5_reg <= flag_d_assign_2_i_reg_5092_pp1_iter4_reg;
        flag_d_assign_3_i_reg_5104_pp1_iter4_reg <= flag_d_assign_3_i_reg_5104;
        flag_d_assign_3_i_reg_5104_pp1_iter5_reg <= flag_d_assign_3_i_reg_5104_pp1_iter4_reg;
        flag_d_assign_3_i_reg_5104_pp1_iter6_reg <= flag_d_assign_3_i_reg_5104_pp1_iter5_reg;
        flag_d_assign_4_i_reg_5116_pp1_iter4_reg <= flag_d_assign_4_i_reg_5116;
        flag_d_assign_4_i_reg_5116_pp1_iter5_reg <= flag_d_assign_4_i_reg_5116_pp1_iter4_reg;
        flag_d_assign_5_i_reg_5128_pp1_iter4_reg <= flag_d_assign_5_i_reg_5128;
        flag_d_assign_5_i_reg_5128_pp1_iter5_reg <= flag_d_assign_5_i_reg_5128_pp1_iter4_reg;
        flag_d_assign_5_i_reg_5128_pp1_iter6_reg <= flag_d_assign_5_i_reg_5128_pp1_iter5_reg;
        flag_d_assign_6_i_reg_5140_pp1_iter4_reg <= flag_d_assign_6_i_reg_5140;
        flag_d_assign_6_i_reg_5140_pp1_iter5_reg <= flag_d_assign_6_i_reg_5140_pp1_iter4_reg;
        flag_d_assign_7_i_reg_5152_pp1_iter4_reg <= flag_d_assign_7_i_reg_5152;
        flag_d_assign_7_i_reg_5152_pp1_iter5_reg <= flag_d_assign_7_i_reg_5152_pp1_iter4_reg;
        flag_d_assign_7_i_reg_5152_pp1_iter6_reg <= flag_d_assign_7_i_reg_5152_pp1_iter5_reg;
        flag_d_assign_8_i_reg_5074_pp1_iter4_reg <= flag_d_assign_8_i_reg_5074;
        flag_d_assign_8_i_reg_5074_pp1_iter5_reg <= flag_d_assign_8_i_reg_5074_pp1_iter4_reg;
        flag_d_assign_9_i_reg_5086_pp1_iter4_reg <= flag_d_assign_9_i_reg_5086;
        flag_d_assign_9_i_reg_5086_pp1_iter5_reg <= flag_d_assign_9_i_reg_5086_pp1_iter4_reg;
        iscorner_2_i_16_i_reg_5164_pp1_iter4_reg <= iscorner_2_i_16_i_reg_5164;
        iscorner_2_i_16_i_reg_5164_pp1_iter5_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter4_reg;
        iscorner_2_i_16_i_reg_5164_pp1_iter6_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter5_reg;
        iscorner_2_i_16_i_reg_5164_pp1_iter7_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter6_reg;
        or_cond1_i_reg_4865_pp1_iter2_reg <= or_cond1_i_reg_4865_pp1_iter1_reg;
        or_cond1_i_reg_4865_pp1_iter3_reg <= or_cond1_i_reg_4865_pp1_iter2_reg;
        or_cond1_i_reg_4865_pp1_iter4_reg <= or_cond1_i_reg_4865_pp1_iter3_reg;
        or_cond1_i_reg_4865_pp1_iter5_reg <= or_cond1_i_reg_4865_pp1_iter4_reg;
        or_cond1_i_reg_4865_pp1_iter6_reg <= or_cond1_i_reg_4865_pp1_iter5_reg;
        or_cond1_i_reg_4865_pp1_iter7_reg <= or_cond1_i_reg_4865_pp1_iter6_reg;
        or_cond_i_reg_4824_pp1_iter2_reg <= or_cond_i_reg_4824_pp1_iter1_reg;
        or_cond_i_reg_4824_pp1_iter3_reg <= or_cond_i_reg_4824_pp1_iter2_reg;
        or_cond_i_reg_4824_pp1_iter4_reg <= or_cond_i_reg_4824_pp1_iter3_reg;
        or_cond_i_reg_4824_pp1_iter5_reg <= or_cond_i_reg_4824_pp1_iter4_reg;
        or_cond_i_reg_4824_pp1_iter6_reg <= or_cond_i_reg_4824_pp1_iter5_reg;
        or_cond_i_reg_4824_pp1_iter7_reg <= or_cond_i_reg_4824_pp1_iter6_reg;
        t_V_2_reg_646_pp1_iter2_reg <= t_V_2_reg_646_pp1_iter1_reg;
        t_V_2_reg_646_pp1_iter3_reg <= t_V_2_reg_646_pp1_iter2_reg;
        t_V_2_reg_646_pp1_iter4_reg <= t_V_2_reg_646_pp1_iter3_reg;
        t_V_2_reg_646_pp1_iter5_reg <= t_V_2_reg_646_pp1_iter4_reg;
        t_V_2_reg_646_pp1_iter6_reg <= t_V_2_reg_646_pp1_iter5_reg;
        t_V_2_reg_646_pp1_iter7_reg <= t_V_2_reg_646_pp1_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_i_reg_4865_pp1_iter2_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        flag_d_assign_10_i_reg_5098 <= flag_d_assign_10_i_fu_3340_p1;
        flag_d_assign_11_i_reg_5110 <= flag_d_assign_11_i_fu_3350_p1;
        flag_d_assign_12_i_reg_5122 <= flag_d_assign_12_i_fu_3360_p1;
        flag_d_assign_13_i_reg_5134 <= flag_d_assign_13_i_fu_3370_p1;
        flag_d_assign_14_i_reg_5146 <= flag_d_assign_14_i_fu_3380_p1;
        flag_d_assign_15_i_reg_5158 <= flag_d_assign_15_i_fu_3390_p1;
        flag_d_assign_16_i_reg_5068 <= flag_d_assign_16_i_fu_3315_p1;
        flag_d_assign_1_i_reg_5080 <= flag_d_assign_1_i_fu_3325_p1;
        flag_d_assign_2_i_reg_5092 <= flag_d_assign_2_i_fu_3335_p1;
        flag_d_assign_3_i_reg_5104 <= flag_d_assign_3_i_fu_3345_p1;
        flag_d_assign_4_i_reg_5116 <= flag_d_assign_4_i_fu_3355_p1;
        flag_d_assign_5_i_reg_5128 <= flag_d_assign_5_i_fu_3365_p1;
        flag_d_assign_6_i_reg_5140 <= flag_d_assign_6_i_fu_3375_p1;
        flag_d_assign_7_i_reg_5152 <= flag_d_assign_7_i_fu_3385_p1;
        flag_d_assign_8_i_reg_5074 <= flag_d_assign_8_i_fu_3320_p1;
        flag_d_assign_9_i_reg_5086 <= flag_d_assign_9_i_fu_3330_p1;
        iscorner_2_i_16_i_reg_5164 <= iscorner_2_i_16_i_fu_3718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_V_reg_4790 <= i_V_fu_1497_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4399 <= i_fu_1425_p2;
        next_mul_reg_4390 <= next_mul_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j_V_reg_4819 <= j_V_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_fu_1551_p2 == 1'd1) & (exitcond3_i_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_0_V_addr_reg_4829 <= tmp_15_i_fu_1556_p1;
        k_buf_val_1_V_addr_reg_4835 <= tmp_15_i_fu_1556_p1;
        k_buf_val_2_V_addr_reg_4841 <= tmp_15_i_fu_1556_p1;
        k_buf_val_3_V_addr_reg_4847 <= tmp_15_i_fu_1556_p1;
        k_buf_val_4_V_addr_reg_4853 <= tmp_15_i_fu_1556_p1;
        k_buf_val_5_V_addr_reg_4859 <= tmp_15_i_fu_1556_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_i_fu_1492_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        notlhs_i_reg_4810 <= notlhs_i_fu_1524_p2;
        tmp_10_i_reg_4800 <= tmp_10_i_fu_1508_p2;
        tmp_12_i_reg_4805 <= tmp_12_i_fu_1518_p2;
        tmp_6_i_reg_4795 <= tmp_6_i_fu_1503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_i_fu_1535_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        or_cond1_i_reg_4865 <= or_cond1_i_fu_1572_p2;
        or_cond_i_reg_4824 <= or_cond_i_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5164_pp1_iter6_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter6_reg == 1'd1) & (or_cond_i_reg_4824_pp1_iter6_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter6_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_20_reg_5240 <= tmp_20_fu_4115_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((iscorner_2_i_16_i_reg_5164_pp1_iter4_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter4_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_70_2_i_reg_5178 <= tmp_70_2_i_min_int_s_fu_804_ap_return;
        tmp_70_4_i_reg_5188 <= tmp_70_4_i_min_int_s_fu_810_ap_return;
        tmp_70_i_reg_5168 <= tmp_70_i_min_int_s_fu_798_ap_return;
        tmp_72_2_i_reg_5183 <= tmp_72_2_i_max_int_s_fu_1154_ap_return;
        tmp_72_4_i_reg_5193 <= tmp_72_4_i_max_int_s_fu_1160_ap_return;
        tmp_72_i_reg_5173 <= tmp_72_i_max_int_s_fu_1148_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        win_val_0_V_2_1_fu_204 <= win_val_0_V_3_fu_208;
        win_val_0_V_2_fu_200 <= win_val_0_V_2_1_fu_204;
        win_val_0_V_3_fu_208 <= win_val_0_V_4_fu_212;
        win_val_0_V_4_fu_212 <= win_val_0_V_5_fu_216;
        win_val_0_V_5_fu_216 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_224 <= win_val_1_V_2_fu_228;
        win_val_1_V_1_fu_220 <= win_val_1_V_1_1_fu_224;
        win_val_1_V_2_fu_228 <= win_val_1_V_3_fu_232;
        win_val_1_V_3_fu_232 <= win_val_1_V_4_fu_236;
        win_val_1_V_4_fu_236 <= win_val_1_V_5_fu_240;
        win_val_1_V_5_fu_240 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_248 <= win_val_2_V_1_fu_252;
        win_val_2_V_0_fu_244 <= win_val_2_V_0_1_fu_248;
        win_val_2_V_1_fu_252 <= win_val_2_V_2_fu_256;
        win_val_2_V_2_fu_256 <= win_val_2_V_3_fu_260;
        win_val_2_V_3_fu_260 <= win_val_2_V_4_fu_264;
        win_val_2_V_4_fu_264 <= win_val_2_V_5_fu_268;
        win_val_2_V_5_fu_268 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_276 <= win_val_3_V_1_fu_280;
        win_val_3_V_0_fu_272 <= win_val_3_V_0_1_fu_276;
        win_val_3_V_1_fu_280 <= win_val_3_V_2_fu_284;
        win_val_3_V_2_fu_284 <= win_val_3_V_3_fu_288;
        win_val_3_V_3_fu_288 <= win_val_3_V_4_fu_292;
        win_val_3_V_4_fu_292 <= win_val_3_V_5_fu_296;
        win_val_3_V_5_fu_296 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_304 <= win_val_4_V_1_fu_308;
        win_val_4_V_0_fu_300 <= win_val_4_V_0_1_fu_304;
        win_val_4_V_1_fu_308 <= win_val_4_V_2_fu_312;
        win_val_4_V_2_fu_312 <= win_val_4_V_3_fu_316;
        win_val_4_V_3_fu_316 <= win_val_4_V_4_fu_320;
        win_val_4_V_4_fu_320 <= win_val_4_V_5_fu_324;
        win_val_4_V_5_fu_324 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_332 <= win_val_5_V_2_fu_336;
        win_val_5_V_1_fu_328 <= win_val_5_V_1_1_fu_332;
        win_val_5_V_2_fu_336 <= win_val_5_V_3_fu_340;
        win_val_5_V_3_fu_340 <= win_val_5_V_4_fu_344;
        win_val_5_V_4_fu_344 <= win_val_5_V_5_fu_348;
        win_val_5_V_5_fu_348 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_356 <= win_val_6_V_3_fu_360;
        win_val_6_V_2_fu_352 <= win_val_6_V_2_1_fu_356;
        win_val_6_V_3_fu_360 <= win_val_6_V_4_fu_364;
        win_val_6_V_4_fu_364 <= win_val_6_V_5_fu_368;
        win_val_6_V_5_fu_368 <= src_data_stream_V_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_condition_pp1_exit_iter1_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state7 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_i_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((iscorner_2_i_16_i_reg_5164_pp1_iter7_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter7_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        ap_phi_mux_core_1_i_phi_fu_662_p6 = phitmp_i_fu_4119_p2;
    end else begin
        ap_phi_mux_core_1_i_phi_fu_662_p6 = ap_phi_reg_pp1_iter8_core_1_i_reg_658;
    end
end

always @ (*) begin
    if (((exitcond3_i_reg_4815 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_t_V_2_phi_fu_650_p4 = j_V_reg_4819;
    end else begin
        ap_phi_mux_t_V_2_phi_fu_650_p4 = t_V_2_reg_646;
    end
end

always @ (*) begin
    if (((exitcond2_i_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_0_V_ce0 = 1'b1;
    end else begin
        core_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_0_V_ce1 = 1'b1;
    end else begin
        core_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_i_reg_4815_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_0_V_we1 = 1'b1;
    end else begin
        core_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_1_V_ce0 = 1'b1;
    end else begin
        core_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_1_V_ce1 = 1'b1;
    end else begin
        core_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        core_buf_val_1_V_we1 = 1'b1;
    end else begin
        core_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3724_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3724_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3732_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3732_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3740_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3740_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3748_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3748_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3756_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3756_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3764_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3764_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3772_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3772_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3780_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3780_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3788_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3788_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3796_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3796_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3804_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3804_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3812_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3812_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3820_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3820_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3828_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3828_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3836_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3836_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3844_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3844_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3852_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3852_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3860_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3860_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3868_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3868_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3876_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3876_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3884_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3884_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3892_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3892_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3900_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3900_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3908_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3908_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3916_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3916_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3924_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3924_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3932_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3932_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3940_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3940_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3948_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3948_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3956_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3956_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3964_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3964_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3972_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3972_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3980_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3980_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3988_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3988_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_3996_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_3996_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4004_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4004_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4012_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4012_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4020_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4020_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4028_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4028_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4036_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4036_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4044_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4044_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4052_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4052_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4060_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4060_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4067_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4067_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4074_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4074_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4081_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4081_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4088_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4088_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_reg_int_s_fu_4095_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_4095_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_0_V_ce0 = 1'b1;
    end else begin
        k_buf_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_0_V_ce1 = 1'b1;
    end else begin
        k_buf_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_0_V_we1 = 1'b1;
    end else begin
        k_buf_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_1_V_ce0 = 1'b1;
    end else begin
        k_buf_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_1_V_ce1 = 1'b1;
    end else begin
        k_buf_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_1_V_we1 = 1'b1;
    end else begin
        k_buf_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_2_V_ce0 = 1'b1;
    end else begin
        k_buf_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_2_V_ce1 = 1'b1;
    end else begin
        k_buf_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_2_V_we1 = 1'b1;
    end else begin
        k_buf_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_3_V_ce0 = 1'b1;
    end else begin
        k_buf_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_3_V_ce1 = 1'b1;
    end else begin
        k_buf_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_3_V_we1 = 1'b1;
    end else begin
        k_buf_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_4_V_ce0 = 1'b1;
    end else begin
        k_buf_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_4_V_ce1 = 1'b1;
    end else begin
        k_buf_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_4_V_we1 = 1'b1;
    end else begin
        k_buf_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_5_V_ce0 = 1'b1;
    end else begin
        k_buf_val_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_5_V_ce1 = 1'b1;
    end else begin
        k_buf_val_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        k_buf_val_5_V_we1 = 1'b1;
    end else begin
        k_buf_val_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_cols_blk_n = keypoints_cols_empty_n;
    end else begin
        keypoints_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_cols_out_blk_n = keypoints_cols_out_full_n;
    end else begin
        keypoints_cols_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_cols_out_write = 1'b1;
    end else begin
        keypoints_cols_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_cols_read = 1'b1;
    end else begin
        keypoints_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_rows_blk_n = keypoints_rows_empty_n;
    end else begin
        keypoints_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_rows_out_blk_n = keypoints_rows_out_full_n;
    end else begin
        keypoints_rows_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_rows_out_write = 1'b1;
    end else begin
        keypoints_rows_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_rows_read = 1'b1;
    end else begin
        keypoints_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        keypoints_val_address0 = tmp_31_i_fu_4293_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        keypoints_val_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        keypoints_val_address0 = tmp_18_cast_fu_1487_p1;
    end else begin
        keypoints_val_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        keypoints_val_ce0 = 1'b1;
    end else begin
        keypoints_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        keypoints_val_ce1 = 1'b1;
    end else begin
        keypoints_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        keypoints_val_d0 = tmp_30_i_fu_4286_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        keypoints_val_d0 = tmp_fu_1530_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        keypoints_val_d0 = 16'd0;
    end else begin
        keypoints_val_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond2_i_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_1_i_fu_1466_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((or_cond3_i_fu_4270_p2 == 1'd1) & (or_cond19_i_fu_4153_p2 == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        keypoints_val_we0 = 1'b1;
    end else begin
        keypoints_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond3_i_fu_4270_p2 == 1'd1) & (or_cond19_i_fu_4153_p2 == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        keypoints_val_we1 = 1'b1;
    end else begin
        keypoints_val_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_V_blk_n = src_cols_V_empty_n;
    end else begin
        src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_V_read = 1'b1;
    end else begin
        src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_4824 == 1'd1) & (exitcond3_i_reg_4815 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        src_data_stream_V_blk_n = src_data_stream_V_empty_n;
    end else begin
        src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        src_data_stream_V_read = 1'b1;
    end else begin
        src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_V_blk_n = src_rows_V_empty_n;
    end else begin
        src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_V_read = 1'b1;
    end else begin
        src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_blk_n = threshold_empty_n;
    end else begin
        threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        threshold_read = 1'b1;
    end else begin
        threshold_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_7_i_fu_1420_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_1_i_fu_1466_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state5 : begin
            if (((exitcond2_i_fu_1492_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & ~((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter7 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_fu_1441_p1 = threshold_read_reg_4372;

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op219_read_state7 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((keypoints_cols_out_full_n == 1'b0) | (keypoints_rows_out_full_n == 1'b0) | (threshold_empty_n == 1'b0) | (keypoints_cols_empty_n == 1'b0) | (keypoints_rows_empty_n == 1'b0) | (src_cols_V_empty_n == 1'b0) | (src_rows_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = ((src_data_stream_V_empty_n == 1'b0) & (ap_predicate_op219_read_state7 == 1'b1));
end

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1444 = ((or_cond1_i_reg_4865_pp1_iter2_reg == 1'd1) & (iscorner_2_i_16_i_fu_3718_p2 == 1'd0) & (exitcond3_i_reg_4815_pp1_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_228 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_core_1_i_reg_658 = 'bx;

always @ (*) begin
    ap_predicate_op219_read_state7 = ((or_cond_i_reg_4824 == 1'd1) & (exitcond3_i_reg_4815 == 1'd0));
end

always @ (*) begin
    ap_predicate_op581_call_state9 = ((iscorner_2_i_16_i_fu_3718_p2 == 1'd1) & (or_cond1_i_reg_4865_pp1_iter2_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op612_call_state10 = ((iscorner_2_i_16_i_reg_5164 == 1'd1) & (or_cond1_i_reg_4865_pp1_iter3_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op660_call_state11 = ((iscorner_2_i_16_i_reg_5164_pp1_iter4_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter4_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op702_call_state12 = ((iscorner_2_i_16_i_reg_5164_pp1_iter5_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter5_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op759_call_state13 = ((iscorner_2_i_16_i_reg_5164_pp1_iter6_reg == 1'd1) & (or_cond1_i_reg_4865_pp1_iter6_reg == 1'd1) & (exitcond3_i_reg_4815_pp1_iter6_reg == 1'd0));
end

assign b0_fu_1453_p1 = r_V_fu_1447_p2;

assign core_buf_val_0_V_address0 = tmp_17_i_fu_4102_p1;

assign core_buf_val_1_V_address0 = tmp_17_i_fu_4102_p1;

assign core_win_val_2_V_2_fu_4128_p3 = ((or_cond_i_reg_4824_pp1_iter7_reg[0:0] === 1'b1) ? ap_phi_mux_core_1_i_phi_fu_662_p6 : 16'd0);

assign count_1_i_0_op_op_fu_2753_p3 = ((or_cond2_i_fu_2639_p2[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign count_1_i_10_i_fu_3446_p3 = ((or_cond2_i_reg_4949[0:0] === 1'b1) ? 5'd2 : phitmp6_i_fu_3429_p2);

assign count_1_i_11_i_fu_3475_p3 = ((or_cond4_i_reg_4965[0:0] === 1'b1) ? 5'd1 : count_1_i_10_i_fu_3446_p3);

assign count_1_i_12_i_fu_3516_p3 = ((or_cond5_i_reg_4980[0:0] === 1'b1) ? 5'd2 : phitmp7_i_fu_3494_p2);

assign count_1_i_13_i_fu_3545_p3 = ((or_cond6_i_reg_4995[0:0] === 1'b1) ? 5'd1 : count_1_i_12_i_fu_3516_p3);

assign count_1_i_14_i_fu_3586_p3 = ((or_cond7_i_reg_5010[0:0] === 1'b1) ? 5'd2 : phitmp8_i_fu_3564_p2);

assign count_1_i_15_i_fu_3615_p3 = ((or_cond8_i_reg_5025[0:0] === 1'b1) ? 5'd1 : count_1_i_14_i_fu_3586_p3);

assign count_1_i_1_i_fu_3075_p3 = ((or_cond14_i_fu_3045_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_i_fu_3025_p3);

assign count_1_i_2_i_fu_3137_p3 = ((or_cond15_i_fu_3095_p2[0:0] === 1'b1) ? 4'd2 : phitmp4_i_fu_3113_p2);

assign count_1_i_2_op_op_i_fu_2775_p3 = ((tmp_19_i_fu_2769_p2[0:0] === 1'b1) ? phitmp42_op_op_cast_s_fu_2761_p3 : count_1_i_0_op_op_fu_2753_p3);

assign count_1_i_3_cast_i_fu_3195_p1 = count_1_i_3_i_fu_3187_p3;

assign count_1_i_3_i_fu_3187_p3 = ((or_cond16_i_fu_3157_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_2_i_fu_3137_p3);

assign count_1_i_4_i_fu_3253_p3 = ((or_cond17_i_fu_3211_p2[0:0] === 1'b1) ? 5'd2 : phitmp5_i_fu_3229_p2);

assign count_1_i_4_op_i_fu_2797_p3 = ((tmp_20_i_fu_2791_p2[0:0] === 1'b1) ? phitmp41_op_cast_i_c_fu_2783_p3 : count_1_i_2_op_op_i_fu_2775_p3);

assign count_1_i_5_i_fu_3411_p3 = ((or_cond18_i_reg_5041[0:0] === 1'b1) ? 5'd1 : count_1_i_4_i_reg_5035);

assign count_1_i_6_i_fu_2819_p3 = ((tmp_21_i_fu_2813_p2[0:0] === 1'b1) ? phitmp1_cast_i_cast_s_fu_2805_p3 : count_1_i_4_op_i_fu_2797_p3);

assign count_1_i_7_i_fu_2863_p3 = ((or_cond10_i_fu_2839_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_6_i_fu_2819_p3);

assign count_1_i_8_i_fu_2913_p3 = ((or_cond11_i_fu_2877_p2[0:0] === 1'b1) ? 4'd2 : phitmp2_i_fu_2895_p2);

assign count_1_i_9_i_fu_2963_p3 = ((or_cond12_i_fu_2933_p2[0:0] === 1'b1) ? 4'd1 : count_1_i_8_i_fu_2913_p3);

assign count_1_i_fu_3101_p2 = (count_1_i_1_i_fu_3075_p3 + 4'd1);

assign count_1_i_i_fu_3025_p3 = ((or_cond13_i_fu_2983_p2[0:0] === 1'b1) ? 4'd2 : phitmp3_i_fu_3001_p2);

assign count_2_i_fu_3217_p2 = (count_1_i_3_cast_i_fu_3195_p1 + 5'd1);

assign count_3_i_fu_3417_p2 = (count_1_i_5_i_fu_3411_p3 + 5'd1);

assign count_4_i_fu_3482_p2 = (count_1_i_11_i_fu_3475_p3 + 5'd1);

assign count_5_i_fu_3552_p2 = (count_1_i_13_i_fu_3545_p3 + 5'd1);

assign count_6_i_fu_3622_p2 = (count_1_i_15_i_fu_3615_p3 + 5'd1);

assign count_8_i_fu_2883_p2 = (count_1_i_7_i_fu_2863_p3 + 4'd1);

assign count_i_fu_2989_p2 = (count_1_i_9_i_fu_2963_p3 + 4'd1);

assign exitcond2_i_fu_1492_p2 = ((t_V_reg_635 == tmp_i_28_reg_4723) ? 1'b1 : 1'b0);

assign exitcond3_i_fu_1535_p2 = ((ap_phi_mux_t_V_2_phi_fu_650_p4 == tmp_9_i_reg_4718) ? 1'b1 : 1'b0);

assign flag_d_assign_10_i_fu_3340_p1 = $signed(r_V_6_2_i_reg_4894);

assign flag_d_assign_11_i_fu_3350_p1 = $signed(r_V_6_3_i_reg_4904);

assign flag_d_assign_12_i_fu_3360_p1 = $signed(r_V_6_4_i_reg_4914);

assign flag_d_assign_13_i_fu_3370_p1 = $signed(r_V_6_5_i_reg_4924);

assign flag_d_assign_14_i_fu_3380_p1 = $signed(r_V_6_6_i_reg_4934);

assign flag_d_assign_15_i_fu_3390_p1 = $signed(r_V_6_7_i_reg_4944);

assign flag_d_assign_16_i_fu_3315_p1 = $signed(r_V_i_reg_4869);

assign flag_d_assign_1_i_fu_3325_p1 = $signed(r_V_1_i_reg_4879);

assign flag_d_assign_2_i_fu_3335_p1 = $signed(r_V_2_i_reg_4889);

assign flag_d_assign_3_i_fu_3345_p1 = $signed(r_V_3_i_reg_4899);

assign flag_d_assign_4_i_fu_3355_p1 = $signed(r_V_4_i_reg_4909);

assign flag_d_assign_5_i_fu_3365_p1 = $signed(r_V_5_i_reg_4919);

assign flag_d_assign_6_i_fu_3375_p1 = $signed(r_V_i_31_reg_4929);

assign flag_d_assign_7_i_fu_3385_p1 = $signed(r_V_8_i_reg_4939);

assign flag_d_assign_8_i_fu_3320_p1 = $signed(r_V_6_i_reg_4874);

assign flag_d_assign_9_i_fu_3330_p1 = $signed(r_V_6_1_i_reg_4884);

assign flag_val_V_assign_lo_10_fu_2451_p3 = ((tmp_11_fu_2445_p2[0:0] === 1'b1) ? phitmp1_i_i_5_i_fu_2437_p3 : 2'd0);

assign flag_val_V_assign_lo_11_fu_2503_p3 = ((tmp_12_fu_2497_p2[0:0] === 1'b1) ? phitmp_i_i_6_i_fu_2489_p3 : 2'd0);

assign flag_val_V_assign_lo_12_fu_2535_p3 = ((tmp_13_fu_2529_p2[0:0] === 1'b1) ? phitmp1_i_i_6_i_fu_2521_p3 : 2'd0);

assign flag_val_V_assign_lo_13_fu_2587_p3 = ((tmp_14_fu_2581_p2[0:0] === 1'b1) ? phitmp_i_i_7_i_fu_2573_p3 : 2'd0);

assign flag_val_V_assign_lo_14_fu_2619_p3 = ((tmp_15_fu_2613_p2[0:0] === 1'b1) ? phitmp1_i_i_7_i_fu_2605_p3 : 2'd0);

assign flag_val_V_assign_lo_15_fu_2419_p3 = ((tmp_10_fu_2413_p2[0:0] === 1'b1) ? phitmp_i_i_5_i_fu_2405_p3 : 2'd0);

assign flag_val_V_assign_lo_1_fu_2031_p3 = ((tmp_2_fu_2025_p2[0:0] === 1'b1) ? phitmp1_i_i_i_fu_2017_p3 : 2'd0);

assign flag_val_V_assign_lo_2_fu_2083_p3 = ((tmp_3_fu_2077_p2[0:0] === 1'b1) ? phitmp_i_i_1_i_fu_2069_p3 : 2'd0);

assign flag_val_V_assign_lo_3_fu_2115_p3 = ((tmp_4_fu_2109_p2[0:0] === 1'b1) ? phitmp1_i_i_1_i_fu_2101_p3 : 2'd0);

assign flag_val_V_assign_lo_4_fu_2167_p3 = ((tmp_5_fu_2161_p2[0:0] === 1'b1) ? phitmp_i_i_2_i_fu_2153_p3 : 2'd0);

assign flag_val_V_assign_lo_5_fu_2199_p3 = ((tmp_6_fu_2193_p2[0:0] === 1'b1) ? phitmp1_i_i_2_i_fu_2185_p3 : 2'd0);

assign flag_val_V_assign_lo_6_fu_2251_p3 = ((tmp_7_fu_2245_p2[0:0] === 1'b1) ? phitmp_i_i_3_i_fu_2237_p3 : 2'd0);

assign flag_val_V_assign_lo_7_fu_2283_p3 = ((tmp_8_fu_2277_p2[0:0] === 1'b1) ? phitmp1_i_i_3_i_fu_2269_p3 : 2'd0);

assign flag_val_V_assign_lo_8_fu_2335_p3 = ((tmp_9_fu_2329_p2[0:0] === 1'b1) ? phitmp_i_i_4_i_fu_2321_p3 : 2'd0);

assign flag_val_V_assign_lo_9_fu_2367_p3 = ((tmp_s_fu_2361_p2[0:0] === 1'b1) ? phitmp1_i_i_4_i_fu_2353_p3 : 2'd0);

assign flag_val_V_assign_lo_fu_1999_p3 = ((tmp_1_fu_1993_p2[0:0] === 1'b1) ? phitmp_i_i_i_fu_1985_p3 : 2'd0);

assign i_0_i_cast_cast_i_fu_1416_p1 = i_0_i_i_reg_601;

assign i_V_fu_1497_p2 = (t_V_reg_635 + 32'd1);

assign i_fu_1425_p2 = (i_0_i_i_reg_601 + 2'd1);

assign index_fu_4276_p2 = (32'd1 + index_1_fu_172);

assign iscorner_2_i_16_i_fu_3718_p2 = (tmp5_fu_3665_p2 | tmp12_fu_3712_p2);

assign iscorner_2_i_7_i_fu_2857_p2 = (tmp_53_7_i_fu_2845_p2 & not_or_cond10_i_fu_2851_p2);

assign j_0_i_cast_cast_i_fu_1462_p1 = j_0_i_i_reg_624;

assign j_V_fu_1540_p2 = (ap_phi_mux_t_V_2_phi_fu_650_p4 + 32'd1);

assign j_fu_1471_p2 = (j_0_i_i_reg_624 + 10'd1);

assign k_buf_val_0_V_address0 = tmp_15_i_fu_1556_p1;

assign k_buf_val_1_V_address0 = tmp_15_i_fu_1556_p1;

assign k_buf_val_2_V_address0 = tmp_15_i_fu_1556_p1;

assign k_buf_val_3_V_address0 = tmp_15_i_fu_1556_p1;

assign k_buf_val_4_V_address0 = tmp_15_i_fu_1556_p1;

assign k_buf_val_5_V_address0 = tmp_15_i_fu_1556_p1;

assign keypoints_cols_out_din = keypoints_cols_dout;

assign keypoints_rows_out_din = keypoints_rows_dout;

assign keypoints_val_address1 = tmp_28_cast_fu_4308_p1;

assign keypoints_val_d1 = tmp_12_i_reg_4805;

assign lhs_V_i_fu_1951_p1 = win_val_3_V_2_fu_284;

assign next_mul_fu_1410_p2 = (phi_mul_reg_612 + 12'd1000);

assign not_or_cond10_i_fu_2851_p2 = (or_cond10_i_fu_2839_p2 ^ 1'd1);

assign not_or_cond11_i_fu_2901_p2 = (or_cond11_i_fu_2877_p2 ^ 1'd1);

assign not_or_cond12_i_demo_fu_2945_p2 = (tmp_51_9_i_fu_2927_p2 | tmp_49_9_i_fu_2921_p2);

assign not_or_cond12_i_fu_2951_p2 = (not_or_cond12_i_demo_fu_2945_p2 ^ 1'd1);

assign not_or_cond13_i_demo_fu_3007_p2 = (tmp_51_i_32_fu_2977_p2 | tmp_49_i_fu_2971_p2);

assign not_or_cond13_i_fu_3013_p2 = (not_or_cond13_i_demo_fu_3007_p2 ^ 1'd1);

assign not_or_cond14_i_demo_fu_3057_p2 = (tmp_51_8_i_fu_3039_p2 | tmp_49_10_i_fu_3033_p2);

assign not_or_cond14_i_fu_3063_p2 = (not_or_cond14_i_demo_fu_3057_p2 ^ 1'd1);

assign not_or_cond15_i_demo_fu_3119_p2 = (tmp_51_10_i_fu_3089_p2 | tmp_49_11_i_fu_3083_p2);

assign not_or_cond15_i_fu_3125_p2 = (not_or_cond15_i_demo_fu_3119_p2 ^ 1'd1);

assign not_or_cond16_i_demo_fu_3169_p2 = (tmp_51_11_i_fu_3151_p2 | tmp_49_12_i_fu_3145_p2);

assign not_or_cond16_i_fu_3175_p2 = (not_or_cond16_i_demo_fu_3169_p2 ^ 1'd1);

assign not_or_cond17_i_demo_fu_3235_p2 = (tmp_51_12_i_fu_3205_p2 | tmp_49_13_i_fu_3199_p2);

assign not_or_cond17_i_fu_3241_p2 = (not_or_cond17_i_demo_fu_3235_p2 ^ 1'd1);

assign not_or_cond18_i_fu_3400_p2 = (or_cond18_i_reg_5041 ^ 1'd1);

assign not_or_cond2_i_fu_3435_p2 = (or_cond2_i_reg_4949 ^ 1'd1);

assign not_or_cond4_i_demor_fu_3459_p2 = (tmp_51_1_i_reg_4960 | tmp_49_1_not_i_reg_4955);

assign not_or_cond4_i_fu_3463_p2 = (not_or_cond4_i_demor_fu_3459_p2 ^ 1'd1);

assign not_or_cond5_i_demor_fu_3500_p2 = (tmp_51_2_i_reg_4975 | tmp_49_2_not_i_reg_4970);

assign not_or_cond5_i_fu_3504_p2 = (not_or_cond5_i_demor_fu_3500_p2 ^ 1'd1);

assign not_or_cond6_i_demor_fu_3529_p2 = (tmp_51_3_i_reg_4990 | tmp_49_3_not_i_reg_4985);

assign not_or_cond6_i_fu_3533_p2 = (not_or_cond6_i_demor_fu_3529_p2 ^ 1'd1);

assign not_or_cond7_i_demor_fu_3570_p2 = (tmp_51_4_i_reg_5005 | tmp_49_4_not_i_reg_5000);

assign not_or_cond7_i_fu_3574_p2 = (not_or_cond7_i_demor_fu_3570_p2 ^ 1'd1);

assign not_or_cond8_i_demor_fu_3599_p2 = (tmp_51_5_i_reg_5020 | tmp_49_5_not_i_reg_5015);

assign not_or_cond8_i_fu_3603_p2 = (not_or_cond8_i_demor_fu_3599_p2 ^ 1'd1);

assign not_or_cond9_i_demor_fu_3273_p2 = (tmp_51_6_i_fu_2741_p2 | tmp_49_6_not_i_fu_2735_p2);

assign not_or_cond9_i_fu_3279_p2 = (not_or_cond9_i_demor_fu_3273_p2 ^ 1'd1);

assign notlhs_i_fu_1524_p2 = ((t_V_reg_635 < 32'd7) ? 1'b1 : 1'b0);

assign notrhs_i_fu_4136_p2 = ((t_V_2_reg_646_pp1_iter7_reg < 32'd7) ? 1'b1 : 1'b0);

assign or_cond10_i_fu_2839_p2 = (tmp_51_7_i_fu_2833_p2 | tmp_49_7_not_i_fu_2827_p2);

assign or_cond11_i_fu_2877_p2 = (tmp_51_7_i_fu_2833_p2 | tmp_49_8_i_fu_2871_p2);

assign or_cond12_i_fu_2933_p2 = (tmp_51_9_i_fu_2927_p2 | tmp_49_9_i_fu_2921_p2);

assign or_cond13_i_fu_2983_p2 = (tmp_51_i_32_fu_2977_p2 | tmp_49_i_fu_2971_p2);

assign or_cond14_i_fu_3045_p2 = (tmp_51_8_i_fu_3039_p2 | tmp_49_10_i_fu_3033_p2);

assign or_cond15_i_fu_3095_p2 = (tmp_51_10_i_fu_3089_p2 | tmp_49_11_i_fu_3083_p2);

assign or_cond16_i_fu_3157_p2 = (tmp_51_11_i_fu_3151_p2 | tmp_49_12_i_fu_3145_p2);

assign or_cond17_i_fu_3211_p2 = (tmp_51_12_i_fu_3205_p2 | tmp_49_13_i_fu_3199_p2);

assign or_cond18_i_fu_3267_p2 = (tmp_51_i_fu_2633_p2 | tmp_49_14_i_fu_3261_p2);

assign or_cond19_i_fu_4153_p2 = (tmp20_fu_4148_p2 | notrhs_i_fu_4136_p2);

assign or_cond1_i_fu_1572_p2 = (tmp_18_i_fu_1566_p2 & tmp_10_i_reg_4800);

assign or_cond2_i_fu_2639_p2 = (tmp_51_i_fu_2633_p2 | tmp_49_0_not_i_fu_2627_p2);

assign or_cond3_i_fu_4270_p2 = (tmp24_fu_4264_p2 & tmp21_fu_4240_p2);

assign or_cond4_i_fu_2657_p2 = (tmp_51_1_i_fu_2651_p2 | tmp_49_1_not_i_fu_2645_p2);

assign or_cond5_i_fu_2675_p2 = (tmp_51_2_i_fu_2669_p2 | tmp_49_2_not_i_fu_2663_p2);

assign or_cond6_i_fu_2693_p2 = (tmp_51_3_i_fu_2687_p2 | tmp_49_3_not_i_fu_2681_p2);

assign or_cond7_i_fu_2711_p2 = (tmp_51_4_i_fu_2705_p2 | tmp_49_4_not_i_fu_2699_p2);

assign or_cond8_i_fu_2729_p2 = (tmp_51_5_i_fu_2723_p2 | tmp_49_5_not_i_fu_2717_p2);

assign or_cond9_i_fu_2747_p2 = (tmp_51_6_i_fu_2741_p2 | tmp_49_6_not_i_fu_2735_p2);

assign or_cond_i_fu_1551_p2 = (tmp_6_i_reg_4795 & tmp_14_i_fu_1546_p2);

assign p_iscorner_0_i_10_i_fu_3510_p2 = (tmp_53_11_i_fu_3488_p2 & not_or_cond5_i_fu_3504_p2);

assign p_iscorner_0_i_11_i_fu_3539_p2 = (tmp_53_12_i_fu_3523_p2 & not_or_cond6_i_fu_3533_p2);

assign p_iscorner_0_i_12_i_fu_3580_p2 = (tmp_53_13_i_fu_3558_p2 & not_or_cond7_i_fu_3574_p2);

assign p_iscorner_0_i_13_i_fu_3609_p2 = (tmp_53_14_i_fu_3593_p2 & not_or_cond8_i_fu_3603_p2);

assign p_iscorner_0_i_14_i_fu_3640_p2 = (tmp_53_15_i_fu_3628_p2 & not_or_cond9_i_reg_5047);

assign p_iscorner_0_i_15_i_fu_3655_p2 = (tmp_53_16_i1_fu_3645_p2 & tmp4_fu_3651_p2);

assign p_iscorner_0_i_1_i_fu_3069_p2 = (tmp_53_1_i_fu_3051_p2 & not_or_cond14_i_fu_3063_p2);

assign p_iscorner_0_i_2_i_fu_3131_p2 = (tmp_53_2_i_fu_3107_p2 & not_or_cond15_i_fu_3125_p2);

assign p_iscorner_0_i_3_i_fu_3181_p2 = (tmp_53_3_i_fu_3163_p2 & not_or_cond16_i_fu_3175_p2);

assign p_iscorner_0_i_4_i_fu_3247_p2 = (tmp_53_4_i_fu_3223_p2 & not_or_cond17_i_fu_3241_p2);

assign p_iscorner_0_i_5_i_fu_3405_p2 = (tmp_53_5_i_fu_3395_p2 & not_or_cond18_i_fu_3400_p2);

assign p_iscorner_0_i_6_i_fu_3440_p2 = (tmp_53_6_i_fu_3423_p2 & not_or_cond2_i_fu_3435_p2);

assign p_iscorner_0_i_7_i_fu_3469_p2 = (tmp_53_10_i_fu_3453_p2 & not_or_cond4_i_fu_3463_p2);

assign p_iscorner_0_i_8_i_fu_2907_p2 = (tmp_53_8_i_fu_2889_p2 & not_or_cond11_i_fu_2901_p2);

assign p_iscorner_0_i_9_i_fu_2957_p2 = (tmp_53_9_i_fu_2939_p2 & not_or_cond12_i_fu_2951_p2);

assign p_iscorner_0_i_i_fu_3019_p2 = (tmp_53_i_fu_2995_p2 & not_or_cond13_i_fu_3013_p2);

assign phitmp1_cast_i_cast_s_fu_2805_p3 = ((or_cond9_i_fu_2747_p2[0:0] === 1'b1) ? 4'd2 : 4'd3);

assign phitmp1_i_i_1_i_fu_2101_p3 = ((tmp_50_1_i_fu_2091_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_2_i_fu_2185_p3 = ((tmp_50_2_i_fu_2175_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_3_i_fu_2269_p3 = ((tmp_50_3_i_fu_2259_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_4_i_fu_2353_p3 = ((tmp_50_4_i_fu_2343_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_5_i_fu_2437_p3 = ((tmp_50_5_i_fu_2427_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_6_i_fu_2521_p3 = ((tmp_50_6_i_fu_2511_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_7_i_fu_2605_p3 = ((tmp_50_7_i_fu_2595_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp1_i_i_i_fu_2017_p3 = ((tmp_50_i_fu_2007_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp2_i_fu_2895_p2 = (count_1_i_7_i_fu_2863_p3 + 4'd2);

assign phitmp3_i_fu_3001_p2 = (count_1_i_9_i_fu_2963_p3 + 4'd2);

assign phitmp41_op_cast_i_c_fu_2783_p3 = ((or_cond7_i_fu_2711_p2[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign phitmp42_op_op_cast_s_fu_2761_p3 = ((or_cond5_i_fu_2675_p2[0:0] === 1'b1) ? 4'd6 : 4'd7);

assign phitmp4_i_fu_3113_p2 = (count_1_i_1_i_fu_3075_p3 + 4'd2);

assign phitmp5_i_fu_3229_p2 = (count_1_i_3_cast_i_fu_3195_p1 + 5'd2);

assign phitmp6_i_fu_3429_p2 = (count_1_i_5_i_fu_3411_p3 + 5'd2);

assign phitmp7_i_fu_3494_p2 = (count_1_i_11_i_fu_3475_p3 + 5'd2);

assign phitmp8_i_fu_3564_p2 = (count_1_i_13_i_fu_3545_p3 + 5'd2);

assign phitmp9_i_fu_3634_p2 = (count_1_i_15_i_fu_3615_p3 + 5'd2);

assign phitmp_i_fu_4119_p2 = ($signed(16'd65535) + $signed(tmp_20_reg_5240));

assign phitmp_i_i_1_i_fu_2069_p3 = ((tmp_44_1_i_fu_2059_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_2_i_fu_2153_p3 = ((tmp_44_2_i_fu_2143_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_3_i_fu_2237_p3 = ((tmp_44_3_i_fu_2227_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_4_i_fu_2321_p3 = ((tmp_44_4_i_fu_2311_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_5_i_fu_2405_p3 = ((tmp_44_5_i_fu_2395_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_6_i_fu_2489_p3 = ((tmp_44_6_i_fu_2479_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_7_i_fu_2573_p3 = ((tmp_44_7_i_fu_2563_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign phitmp_i_i_i_fu_1985_p3 = ((tmp_44_i_fu_1975_p2[0:0] === 1'b1) ? 2'd1 : 2'd2);

assign r_V_1_i_fu_2043_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_i_30_fu_2039_p1);

assign r_V_2_i_fu_2127_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_8_i_fu_2123_p1);

assign r_V_3_i_fu_2211_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_3_i_fu_2207_p1);

assign r_V_4_i_fu_2295_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_4_i_fu_2291_p1);

assign r_V_5_i_fu_2379_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_5_i_fu_2375_p1);

assign r_V_6_1_i_fu_2053_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_1_i_fu_2049_p1);

assign r_V_6_2_i_fu_2137_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_2_i_fu_2133_p1);

assign r_V_6_3_i_fu_2221_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_3_i_fu_2217_p1);

assign r_V_6_4_i_fu_2305_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_4_i_fu_2301_p1);

assign r_V_6_5_i_fu_2389_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_5_i_fu_2385_p1);

assign r_V_6_6_i_fu_2473_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_6_i_fu_2469_p1);

assign r_V_6_7_i_fu_2557_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_7_i_fu_2553_p1);

assign r_V_6_i_fu_1969_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_1_i_fu_1965_p1);

assign r_V_8_i_fu_2547_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_7_i_fu_2543_p1);

assign r_V_fu_1447_p2 = (9'd0 - rhs_V_fu_1444_p1);

assign r_V_i_31_fu_2463_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_6_i_fu_2459_p1);

assign r_V_i_fu_1959_p2 = (lhs_V_i_fu_1951_p1 - rhs_V_i_fu_1955_p1);

assign rhs_V_1_1_i_fu_2049_p1 = win_val_6_V_2_fu_352;

assign rhs_V_1_2_i_fu_2133_p1 = win_val_5_V_1_fu_328;

assign rhs_V_1_3_i_fu_2217_p1 = win_val_4_V_0_fu_300;

assign rhs_V_1_4_i_fu_2301_p1 = win_val_3_V_0_fu_272;

assign rhs_V_1_5_i_fu_2385_p1 = win_val_2_V_0_fu_244;

assign rhs_V_1_6_i_fu_2469_p1 = win_val_1_V_1_fu_220;

assign rhs_V_1_7_i_fu_2553_p1 = win_val_0_V_2_fu_200;

assign rhs_V_1_i_fu_1965_p1 = win_val_6_V_2_1_fu_356;

assign rhs_V_3_i_fu_2207_p1 = win_val_2_V_5_fu_268;

assign rhs_V_4_i_fu_2291_p1 = win_val_3_V_5_fu_296;

assign rhs_V_5_i_fu_2375_p1 = win_val_4_V_5_fu_324;

assign rhs_V_6_i_fu_2459_p1 = win_val_5_V_4_fu_344;

assign rhs_V_7_i_fu_2543_p1 = win_val_6_V_3_fu_360;

assign rhs_V_8_i_fu_2123_p1 = win_val_1_V_4_fu_236;

assign rhs_V_fu_1444_p1 = threshold_read_reg_4372;

assign rhs_V_i_30_fu_2039_p1 = win_val_0_V_3_fu_208;

assign rhs_V_i_fu_1955_p1 = win_val_0_V_2_1_fu_204;

assign tmp10_fu_3303_p2 = (p_iscorner_0_i_2_i_fu_3131_p2 | p_iscorner_0_i_1_i_fu_3069_p2);

assign tmp11_fu_3309_p2 = (p_iscorner_0_i_4_i_fu_3247_p2 | p_iscorner_0_i_3_i_fu_3181_p2);

assign tmp12_fu_3712_p2 = (tmp16_fu_3706_p2 | tmp13_fu_3682_p2);

assign tmp13_fu_3682_p2 = (tmp15_fu_3676_p2 | tmp14_fu_3670_p2);

assign tmp14_fu_3670_p2 = (p_iscorner_0_i_6_i_fu_3440_p2 | p_iscorner_0_i_5_i_fu_3405_p2);

assign tmp15_fu_3676_p2 = (p_iscorner_0_i_7_i_fu_3469_p2 | p_iscorner_0_i_10_i_fu_3510_p2);

assign tmp16_fu_3706_p2 = (tmp18_fu_3700_p2 | tmp17_fu_3688_p2);

assign tmp17_fu_3688_p2 = (p_iscorner_0_i_12_i_fu_3580_p2 | p_iscorner_0_i_11_i_fu_3539_p2);

assign tmp18_fu_3700_p2 = (tmp19_fu_3694_p2 | p_iscorner_0_i_13_i_fu_3609_p2);

assign tmp19_fu_3694_p2 = (p_iscorner_0_i_15_i_fu_3655_p2 | p_iscorner_0_i_14_i_fu_3640_p2);

assign tmp20_fu_4148_p2 = (tmp_25_i_fu_4142_p2 | notlhs_i_reg_4810);

assign tmp21_fu_4240_p2 = (tmp23_fu_4234_p2 & tmp22_fu_4228_p2);

assign tmp22_fu_4228_p2 = (tmp_27_i_fu_4216_p2 & tmp_26_i_fu_4210_p2);

assign tmp23_fu_4234_p2 = (tmp_95_i_fu_4174_p2 & tmp_95_1_i_fu_4180_p2);

assign tmp24_fu_4264_p2 = (tmp26_fu_4258_p2 & tmp25_fu_4246_p2);

assign tmp25_fu_4246_p2 = (tmp_98_i_fu_4192_p2 & tmp_95_2_i_fu_4186_p2);

assign tmp26_fu_4258_p2 = (tmp_98_1_i_fu_4198_p2 & tmp27_fu_4252_p2);

assign tmp27_fu_4252_p2 = (tmp_98_2_i_fu_4204_p2 & tmp_28_i_fu_4222_p2);

assign tmp4_fu_3651_p2 = (not_or_cond9_i_reg_5047 & not_or_cond10_i_reg_5030);

assign tmp5_fu_3665_p2 = (tmp9_fu_3661_p2 | tmp6_reg_5053);

assign tmp6_fu_3297_p2 = (tmp8_fu_3291_p2 | tmp7_fu_3285_p2);

assign tmp7_fu_3285_p2 = (p_iscorner_0_i_8_i_fu_2907_p2 | iscorner_2_i_7_i_fu_2857_p2);

assign tmp8_fu_3291_p2 = (p_iscorner_0_i_i_fu_3019_p2 | p_iscorner_0_i_9_i_fu_2957_p2);

assign tmp9_fu_3661_p2 = (tmp11_reg_5063 | tmp10_reg_5058);

assign tmp_10_fu_2413_p2 = (tmp_45_5_i_fu_2400_p2 | tmp_44_5_i_fu_2395_p2);

assign tmp_10_i_fu_1508_p2 = ((t_V_reg_635 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_11_fu_2445_p2 = (tmp_52_5_i_fu_2432_p2 | tmp_50_5_i_fu_2427_p2);

assign tmp_12_fu_2497_p2 = (tmp_45_6_i_fu_2484_p2 | tmp_44_6_i_fu_2479_p2);

assign tmp_12_i_fu_1518_p2 = ($signed(16'd65532) + $signed(tmp_17_fu_1514_p1));

assign tmp_13_fu_2529_p2 = (tmp_52_6_i_fu_2516_p2 | tmp_50_6_i_fu_2511_p2);

assign tmp_14_fu_2581_p2 = (tmp_45_7_i_fu_2568_p2 | tmp_44_7_i_fu_2563_p2);

assign tmp_14_i_fu_1546_p2 = ((ap_phi_mux_t_V_2_phi_fu_650_p4 < cols_reg_4384) ? 1'b1 : 1'b0);

assign tmp_15_fu_2613_p2 = (tmp_52_7_i_fu_2600_p2 | tmp_50_7_i_fu_2595_p2);

assign tmp_15_i_fu_1556_p1 = ap_phi_mux_t_V_2_phi_fu_650_p4;

assign tmp_16_fu_1481_p2 = (phi_mul_reg_612 + tmp_3_i_cast_fu_1477_p1);

assign tmp_17_fu_1514_p1 = t_V_reg_635[15:0];

assign tmp_17_i_fu_4102_p1 = t_V_2_reg_646_pp1_iter6_reg;

assign tmp_18_cast_fu_1487_p1 = tmp_16_fu_1481_p2;

assign tmp_18_fu_4302_p2 = (12'd1000 + tmp_30_fu_4298_p1);

assign tmp_18_i_fu_1566_p2 = ((ap_phi_mux_t_V_2_phi_fu_650_p4 > 32'd5) ? 1'b1 : 1'b0);

assign tmp_19_i_fu_2769_p2 = (or_cond5_i_fu_2675_p2 | or_cond4_i_fu_2657_p2);

assign tmp_1_fu_1993_p2 = (tmp_45_i_fu_1980_p2 | tmp_44_i_fu_1975_p2);

assign tmp_1_i_fu_1466_p2 = (($signed(j_0_i_cast_cast_i_fu_1462_p1) < $signed(keypoints_cols_read_reg_4367)) ? 1'b1 : 1'b0);

assign tmp_20_fu_4115_p1 = tmp_23_i_max_int_s_fu_1400_ap_return[15:0];

assign tmp_20_i_fu_2791_p2 = (or_cond7_i_fu_2711_p2 | or_cond6_i_fu_2693_p2);

assign tmp_21_i_fu_2813_p2 = (or_cond9_i_fu_2747_p2 | or_cond8_i_fu_2729_p2);

assign tmp_23_i_max_int_s_fu_1400_y = (32'd0 - b0_2_7_i_min_int_s_fu_1015_ap_return);

assign tmp_25_i_fu_4142_p2 = ((core_win_val_1_V_1_fu_184 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_26_i_fu_4210_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_1_V_0_fu_188)) ? 1'b1 : 1'b0);

assign tmp_27_i_fu_4216_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_buf_val_1_V_q0)) ? 1'b1 : 1'b0);

assign tmp_28_cast_fu_4308_p1 = $signed(tmp_18_fu_4302_p2);

assign tmp_28_i_fu_4222_p2 = (($signed(index_1_fu_172) < $signed(32'd999)) ? 1'b1 : 1'b0);

assign tmp_29_fu_4282_p1 = t_V_2_reg_646_pp1_iter7_reg[15:0];

assign tmp_2_fu_2025_p2 = (tmp_52_i_fu_2012_p2 | tmp_50_i_fu_2007_p2);

assign tmp_30_fu_4298_p1 = index_fu_4276_p2[11:0];

assign tmp_30_i_fu_4286_p2 = ($signed(16'd65532) + $signed(tmp_29_fu_4282_p1));

assign tmp_31_i_fu_4293_p1 = index_fu_4276_p2;

assign tmp_3_fu_2077_p2 = (tmp_45_1_i_fu_2064_p2 | tmp_44_1_i_fu_2059_p2);

assign tmp_3_i_cast_fu_1477_p1 = j_0_i_i_reg_624;

assign tmp_44_1_i_fu_2059_p2 = (($signed(r_V_1_i_fu_2043_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_2_i_fu_2143_p2 = (($signed(r_V_2_i_fu_2127_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_3_i_fu_2227_p2 = (($signed(r_V_3_i_fu_2211_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_4_i_fu_2311_p2 = (($signed(r_V_4_i_fu_2295_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_5_i_fu_2395_p2 = (($signed(r_V_5_i_fu_2379_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_6_i_fu_2479_p2 = (($signed(r_V_i_31_fu_2463_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_7_i_fu_2563_p2 = (($signed(r_V_8_i_fu_2547_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_44_i_fu_1975_p2 = (($signed(r_V_i_fu_1959_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_45_1_i_fu_2064_p2 = (($signed(r_V_1_i_fu_2043_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_2_i_fu_2148_p2 = (($signed(r_V_2_i_fu_2127_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_3_i_fu_2232_p2 = (($signed(r_V_3_i_fu_2211_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_4_i_fu_2316_p2 = (($signed(r_V_4_i_fu_2295_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_5_i_fu_2400_p2 = (($signed(r_V_5_i_fu_2379_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_6_i_fu_2484_p2 = (($signed(r_V_i_31_fu_2463_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_7_i_fu_2568_p2 = (($signed(r_V_8_i_fu_2547_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_45_i_fu_1980_p2 = (($signed(r_V_i_fu_1959_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_49_0_not_i_fu_2627_p2 = ((flag_val_V_assign_lo_fu_1999_p3 != flag_val_V_assign_lo_2_fu_2083_p3) ? 1'b1 : 1'b0);

assign tmp_49_10_i_fu_3033_p2 = ((flag_val_V_assign_lo_7_fu_2283_p3 != flag_val_V_assign_lo_9_fu_2367_p3) ? 1'b1 : 1'b0);

assign tmp_49_11_i_fu_3083_p2 = ((flag_val_V_assign_lo_9_fu_2367_p3 != flag_val_V_assign_lo_10_fu_2451_p3) ? 1'b1 : 1'b0);

assign tmp_49_12_i_fu_3145_p2 = ((flag_val_V_assign_lo_10_fu_2451_p3 != flag_val_V_assign_lo_12_fu_2535_p3) ? 1'b1 : 1'b0);

assign tmp_49_13_i_fu_3199_p2 = ((flag_val_V_assign_lo_12_fu_2535_p3 != flag_val_V_assign_lo_14_fu_2619_p3) ? 1'b1 : 1'b0);

assign tmp_49_14_i_fu_3261_p2 = ((flag_val_V_assign_lo_14_fu_2619_p3 != flag_val_V_assign_lo_fu_1999_p3) ? 1'b1 : 1'b0);

assign tmp_49_1_not_i_fu_2645_p2 = ((flag_val_V_assign_lo_2_fu_2083_p3 != flag_val_V_assign_lo_4_fu_2167_p3) ? 1'b1 : 1'b0);

assign tmp_49_2_not_i_fu_2663_p2 = ((flag_val_V_assign_lo_4_fu_2167_p3 != flag_val_V_assign_lo_6_fu_2251_p3) ? 1'b1 : 1'b0);

assign tmp_49_3_not_i_fu_2681_p2 = ((flag_val_V_assign_lo_6_fu_2251_p3 != flag_val_V_assign_lo_8_fu_2335_p3) ? 1'b1 : 1'b0);

assign tmp_49_4_not_i_fu_2699_p2 = ((flag_val_V_assign_lo_8_fu_2335_p3 != flag_val_V_assign_lo_15_fu_2419_p3) ? 1'b1 : 1'b0);

assign tmp_49_5_not_i_fu_2717_p2 = ((flag_val_V_assign_lo_15_fu_2419_p3 != flag_val_V_assign_lo_11_fu_2503_p3) ? 1'b1 : 1'b0);

assign tmp_49_6_not_i_fu_2735_p2 = ((flag_val_V_assign_lo_11_fu_2503_p3 != flag_val_V_assign_lo_13_fu_2587_p3) ? 1'b1 : 1'b0);

assign tmp_49_7_not_i_fu_2827_p2 = ((flag_val_V_assign_lo_13_fu_2587_p3 != flag_val_V_assign_lo_1_fu_2031_p3) ? 1'b1 : 1'b0);

assign tmp_49_8_i_fu_2871_p2 = ((flag_val_V_assign_lo_1_fu_2031_p3 != flag_val_V_assign_lo_3_fu_2115_p3) ? 1'b1 : 1'b0);

assign tmp_49_9_i_fu_2921_p2 = ((flag_val_V_assign_lo_3_fu_2115_p3 != flag_val_V_assign_lo_5_fu_2199_p3) ? 1'b1 : 1'b0);

assign tmp_49_i_fu_2971_p2 = ((flag_val_V_assign_lo_5_fu_2199_p3 != flag_val_V_assign_lo_7_fu_2283_p3) ? 1'b1 : 1'b0);

assign tmp_4_fu_2109_p2 = (tmp_52_1_i_fu_2096_p2 | tmp_50_1_i_fu_2091_p2);

assign tmp_50_1_i_fu_2091_p2 = (($signed(r_V_6_1_i_fu_2053_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_2_i_fu_2175_p2 = (($signed(r_V_6_2_i_fu_2137_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_3_i_fu_2259_p2 = (($signed(r_V_6_3_i_fu_2221_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_4_i_fu_2343_p2 = (($signed(r_V_6_4_i_fu_2305_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_5_i_fu_2427_p2 = (($signed(r_V_6_5_i_fu_2389_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_6_i_fu_2511_p2 = (($signed(r_V_6_6_i_fu_2473_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_7_i_fu_2595_p2 = (($signed(r_V_6_7_i_fu_2557_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_50_i_fu_2007_p2 = (($signed(r_V_6_i_fu_1969_p2) > $signed(rhs_V_reg_4733)) ? 1'b1 : 1'b0);

assign tmp_51_10_i_fu_3089_p2 = ((flag_val_V_assign_lo_9_fu_2367_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_11_i_fu_3151_p2 = ((flag_val_V_assign_lo_10_fu_2451_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_12_i_fu_3205_p2 = ((flag_val_V_assign_lo_12_fu_2535_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_1_i_fu_2651_p2 = ((flag_val_V_assign_lo_2_fu_2083_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_2_i_fu_2669_p2 = ((flag_val_V_assign_lo_4_fu_2167_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_3_i_fu_2687_p2 = ((flag_val_V_assign_lo_6_fu_2251_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_4_i_fu_2705_p2 = ((flag_val_V_assign_lo_8_fu_2335_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_5_i_fu_2723_p2 = ((flag_val_V_assign_lo_15_fu_2419_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_6_i_fu_2741_p2 = ((flag_val_V_assign_lo_11_fu_2503_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_7_i_fu_2833_p2 = ((flag_val_V_assign_lo_1_fu_2031_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_8_i_fu_3039_p2 = ((flag_val_V_assign_lo_7_fu_2283_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_9_i_fu_2927_p2 = ((flag_val_V_assign_lo_3_fu_2115_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_i_32_fu_2977_p2 = ((flag_val_V_assign_lo_5_fu_2199_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_51_i_fu_2633_p2 = ((flag_val_V_assign_lo_fu_1999_p3 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_52_1_i_fu_2096_p2 = (($signed(r_V_6_1_i_fu_2053_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_2_i_fu_2180_p2 = (($signed(r_V_6_2_i_fu_2137_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_3_i_fu_2264_p2 = (($signed(r_V_6_3_i_fu_2221_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_4_i_fu_2348_p2 = (($signed(r_V_6_4_i_fu_2305_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_5_i_fu_2432_p2 = (($signed(r_V_6_5_i_fu_2389_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_6_i_fu_2516_p2 = (($signed(r_V_6_6_i_fu_2473_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_7_i_fu_2600_p2 = (($signed(r_V_6_7_i_fu_2557_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_52_i_fu_2012_p2 = (($signed(r_V_6_i_fu_1969_p2) < $signed(r_V_reg_4753)) ? 1'b1 : 1'b0);

assign tmp_53_10_i_fu_3453_p2 = ((count_1_i_10_i_fu_3446_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_11_i_fu_3488_p2 = ((count_4_i_fu_3482_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_12_i_fu_3523_p2 = ((count_1_i_12_i_fu_3516_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_13_i_fu_3558_p2 = ((count_5_i_fu_3552_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_14_i_fu_3593_p2 = ((count_1_i_14_i_fu_3586_p3 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_15_i_fu_3628_p2 = ((count_6_i_fu_3622_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_16_i1_fu_3645_p2 = ((phitmp9_i_fu_3634_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_1_i_fu_3051_p2 = ((count_1_i_i_fu_3025_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_2_i_fu_3107_p2 = ((count_1_i_fu_3101_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_3_i_fu_3163_p2 = ((count_1_i_2_i_fu_3137_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_4_i_fu_3223_p2 = ((count_2_i_fu_3217_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_5_i_fu_3395_p2 = ((count_1_i_4_i_reg_5035 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_6_i_fu_3423_p2 = ((count_3_i_fu_3417_p2 > 5'd8) ? 1'b1 : 1'b0);

assign tmp_53_7_i_fu_2845_p2 = ((count_1_i_6_i_fu_2819_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_8_i_fu_2889_p2 = ((count_8_i_fu_2883_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_9_i_fu_2939_p2 = ((count_1_i_8_i_fu_2913_p3 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_53_i_fu_2995_p2 = ((count_i_fu_2989_p2 > 4'd8) ? 1'b1 : 1'b0);

assign tmp_5_fu_2161_p2 = (tmp_45_2_i_fu_2148_p2 | tmp_44_2_i_fu_2143_p2);

assign tmp_6_fu_2193_p2 = (tmp_52_2_i_fu_2180_p2 | tmp_50_2_i_fu_2175_p2);

assign tmp_6_i_fu_1503_p2 = ((t_V_reg_635 < rows_reg_4378) ? 1'b1 : 1'b0);

assign tmp_7_fu_2245_p2 = (tmp_45_3_i_fu_2232_p2 | tmp_44_3_i_fu_2227_p2);

assign tmp_7_i_fu_1420_p2 = (($signed(i_0_i_cast_cast_i_fu_1416_p1) < $signed(keypoints_rows_read_reg_4362)) ? 1'b1 : 1'b0);

assign tmp_8_fu_2277_p2 = (tmp_52_3_i_fu_2264_p2 | tmp_50_3_i_fu_2259_p2);

assign tmp_95_1_i_fu_4180_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_0_V_1_fu_192)) ? 1'b1 : 1'b0);

assign tmp_95_2_i_fu_4186_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_buf_val_0_V_q0)) ? 1'b1 : 1'b0);

assign tmp_95_i_fu_4174_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_0_V_0_fu_196)) ? 1'b1 : 1'b0);

assign tmp_98_1_i_fu_4198_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_2_V_1_fu_176)) ? 1'b1 : 1'b0);

assign tmp_98_2_i_fu_4204_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_2_V_2_fu_4128_p3)) ? 1'b1 : 1'b0);

assign tmp_98_i_fu_4192_p2 = (($signed(core_win_val_1_V_1_fu_184) > $signed(core_win_val_2_V_0_fu_180)) ? 1'b1 : 1'b0);

assign tmp_9_fu_2329_p2 = (tmp_45_4_i_fu_2316_p2 | tmp_44_4_i_fu_2311_p2);

assign tmp_9_i_fu_1431_p2 = (cols_reg_4384 + 32'd4);

assign tmp_fu_1530_p1 = index_1_fu_172[15:0];

assign tmp_i_28_fu_1436_p2 = (rows_reg_4378 + 32'd4);

assign tmp_s_fu_2361_p2 = (tmp_52_4_i_fu_2348_p2 | tmp_50_4_i_fu_2343_p2);

always @ (posedge ap_clk) begin
    a0_reg_4728[31:8] <= 24'b000000000000000000000000;
    rhs_V_reg_4733[8] <= 1'b0;
end

endmodule //FAST_t_opr
