<map id="DesignInfo::getCLKSRCENetId" name="DesignInfo::getCLKSRCENetId">
<area shape="rect" id="node2" href="$class_design_info.html#a39c1befcff337b98a699525457d1caaa" title="go through the FF cells to extract control sets for later processing " alt="" coords="255,56,468,83"/>
<area shape="rect" id="node3" href="$class_design_info.html#a2c32682396aeba4246c7081a3047590a" title="Construct a new Design Info object based on user&#45;defined settings and device information. " alt="" coords="535,5,687,32"/>
<area shape="rect" id="node5" href="$class_design_info.html#a2a7ed51b0b14ad873ef024324776a7ea" title="extract the pointers of CLK, SR, and CE for a given FF " alt="" coords="516,56,707,83"/>
<area shape="rect" id="node6" href="$class_initial_packer.html#a76cda2d487fc57485440df35edab6a69" title="extract the macros from the netlist to construction PlacmentMacro " alt="" coords="547,107,675,133"/>
<area shape="rect" id="node4" href="$class_design_info.html#a5b156b53dff428fa7432691d0be8193d" title="check whether the cell is related to logic computation " alt="" coords="755,5,931,32"/>
<area shape="rect" id="node7" href="$class_a_m_f_placer.html#aca812cc7fbc4d53806148d7034ae3981" title="launch the analytical mixed&#45;size FPGA placement procedure " alt="" coords="787,81,898,108"/>
<area shape="rect" id="node8" href="$class_initial_packer.html#a0f6ca11a4f9a5b63e03454eef8bb5e78" title="Construct a new Initial Packer object. " alt="" coords="757,132,929,159"/>
</map>
