// Seed: 544158741
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(posedge 1) #1;
  always @(1)
    if (1'h0) begin : LABEL_0
      id_2 = 1'd0;
      wait (1);
      id_2 <= "";
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_5) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_12,
      id_4
  );
endmodule
