(PCB CONboard
 (parser
  (host_cad ARES)
  (host_version 8.15 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -47.55080 -25.05080 47.55080 25.05080))
  (boundary (path signal 0.10160 -47.50000 -25.00000 47.50000 -25.00000 47.50000 25.00000
   -47.50000 25.00000 -47.50000 -25.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 2.28600)
   (clearance 0.50800)
   (clearance 0.50800 (type wire_via))
   (clearance 0.50800 (type wire_smd))
   (clearance 0.50800 (type wire_pin))
   (clearance 0.50800 (type wire_wire))
   (clearance 0.50800 (type via_pin))
   (clearance 0.50800 (type via_via))
   (clearance 0.50800 (type via_smd))
  )
 )
 (placement
  (component D25M_U1 (place U1 -20.68500 18.30300 front 180))
  (component D15M_U2 (place U2 25.77900 18.19700 front 180))
  (component "TBLOCK-M2_J1" (place J1 -41.80000 5.70380 front 270))
  (component "TBLOCK-M2_J2" (place J2 -41.80000 -6.49620 front -90))
  (component "TBLOCK-M2_J3" (place J3 -32.70000 -19.60000 front 0))
  (component "TBLOCK-M2_J4" (place J4 -21.40000 -19.60000 front 0))
  (component "TBLOCK-M2_J5" (place J5 -10.30000 -19.60000 front 0))
  (component "TBLOCK-M2_J6" (place J6 0.80000 -19.50000 front 0))
  (component "CONN-SIL8_ENCODERS" (place ENCODERS 40.60000 -13.50000 front 90))
 )
 (library
  (image D25M_U1 (side front)
   (outline (rect TOP -26.47950 -6.28650 26.47950 6.28650))
   (pin PS0 (rotate 0) 0 -16.76400 1.39700)
   (pin PS0 (rotate 0) 1 -13.97000 1.39700)
   (pin PS0 (rotate 0) 2 -11.17600 1.39700)
   (pin PS0 (rotate 0) 3 -8.38200 1.39700)
   (pin PS0 (rotate 0) 4 -5.58800 1.39700)
   (pin PS0 (rotate 0) 5 -2.79400 1.39700)
   (pin PS0 (rotate 0) 6 0.00000 1.39700)
   (pin PS0 (rotate 0) 7 2.79400 1.39700)
   (pin PS0 (rotate 0) 8 5.58800 1.39700)
   (pin PS0 (rotate 0) 9 8.38200 1.39700)
   (pin PS0 (rotate 0) 10 11.17600 1.39700)
   (pin PS0 (rotate 0) 11 13.97000 1.39700)
   (pin PS0 (rotate 0) 12 16.76400 1.39700)
   (pin PS0 (rotate 0) 13 -15.36700 -1.39700)
   (pin PS0 (rotate 0) 14 -12.57300 -1.39700)
   (pin PS0 (rotate 0) 15 -9.77900 -1.39700)
   (pin PS0 (rotate 0) 16 -6.98500 -1.39700)
   (pin PS0 (rotate 0) 17 -4.19100 -1.39700)
   (pin PS0 (rotate 0) 18 -1.39700 -1.39700)
   (pin PS0 (rotate 0) 19 1.39700 -1.39700)
   (pin PS0 (rotate 0) 20 4.19100 -1.39700)
   (pin PS0 (rotate 0) 21 6.98500 -1.39700)
   (pin PS0 (rotate 0) 22 9.77900 -1.39700)
   (pin PS0 (rotate 0) 23 12.57300 -1.39700)
   (pin PS0 (rotate 0) 24 15.36700 -1.39700)
   (pin PS1 (rotate 0) 25 23.36800 0.00000)
   (pin PS1 (rotate 0) 26 -23.36800 0.00000)
  )
  (image D15M_U2 (side front)
   (outline (rect TOP -19.49450 -6.28650 19.49450 6.28650))
   (pin PS0 (rotate 0) 0 -9.77900 1.39700)
   (pin PS0 (rotate 0) 1 -6.98500 1.39700)
   (pin PS0 (rotate 0) 2 -4.19100 1.39700)
   (pin PS0 (rotate 0) 3 -1.39700 1.39700)
   (pin PS0 (rotate 0) 4 1.39700 1.39700)
   (pin PS0 (rotate 0) 5 4.19100 1.39700)
   (pin PS0 (rotate 0) 6 6.98500 1.39700)
   (pin PS0 (rotate 0) 7 9.77900 1.39700)
   (pin PS0 (rotate 0) 8 -8.38200 -1.39700)
   (pin PS0 (rotate 0) 9 -5.58800 -1.39700)
   (pin PS0 (rotate 0) 10 -2.79400 -1.39700)
   (pin PS0 (rotate 0) 11 0.00000 -1.39700)
   (pin PS0 (rotate 0) 12 2.79400 -1.39700)
   (pin PS0 (rotate 0) 13 5.58800 -1.39700)
   (pin PS0 (rotate 0) 14 8.38200 -1.39700)
   (pin PS1 (rotate 0) 15 16.38300 0.00000)
   (pin PS1 (rotate 0) 16 -16.38300 0.00000)
  )
  (image "TBLOCK-M2_J1" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_J2" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_J3" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_J4" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_J5" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "TBLOCK-M2_J6" (side front)
   (outline (rect TOP -2.59080 -3.86080 7.67080 3.86080))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 5.00380 0.00000)
  )
  (image "CONN-SIL8_ENCODERS" (side front)
   (outline (rect TOP -1.32080 -1.32080 19.10080 1.32080))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 17.78000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 1.57480 0 0))
   (shape (circle I1 1.57480 0 0))
   (shape (circle I2 1.57480 0 0))
   (shape (circle I3 1.57480 0 0))
   (shape (circle I4 1.57480 0 0))
   (shape (circle I5 1.57480 0 0))
   (shape (circle I6 1.57480 0 0))
   (shape (circle I7 1.57480 0 0))
   (shape (circle I8 1.57480 0 0))
   (shape (circle I9 1.57480 0 0))
   (shape (circle I10 1.57480 0 0))
   (shape (circle I11 1.57480 0 0))
   (shape (circle I12 1.57480 0 0))
   (shape (circle I13 1.57480 0 0))
   (shape (circle I14 1.57480 0 0))
   (shape (circle BOT 1.57480 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 4.11480 0 0))
   (shape (circle I1 4.11480 0 0))
   (shape (circle I2 4.11480 0 0))
   (shape (circle I3 4.11480 0 0))
   (shape (circle I4 4.11480 0 0))
   (shape (circle I5 4.11480 0 0))
   (shape (circle I6 4.11480 0 0))
   (shape (circle I7 4.11480 0 0))
   (shape (circle I8 4.11480 0 0))
   (shape (circle I9 4.11480 0 0))
   (shape (circle I10 4.11480 0 0))
   (shape (circle I11 4.11480 0 0))
   (shape (circle I12 4.11480 0 0))
   (shape (circle I13 4.11480 0 0))
   (shape (circle I14 4.11480 0 0))
   (shape (circle BOT 4.11480 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "+5V"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-14 ENCODERS-0)
  )
  (net "E1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-7 ENCODERS-1)
  )
  (net "E2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-6 ENCODERS-2)
  )
  (net "E3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 ENCODERS-3)
  )
  (net "E4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-10 ENCODERS-4)
  )
  (net "E5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-9 ENCODERS-5)
  )
  (net "E6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-8 ENCODERS-6)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins U2-0 U2-1 ENCODERS-7)
  )
  (net "M1+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-11 U1-23 J1-1)
  )
  (net "M1-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 U1-24 J1-0)
  )
  (net "M2+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-9 U1-21 J2-1)
  )
  (net "M2-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-10 U1-22 J2-0)
  )
  (net "M3+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-7 U1-19 J3-1)
  )
  (net "M3-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-8 U1-20 J3-0)
  )
  (net "M4+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 U1-17 J4-1)
  )
  (net "M4-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-6 U1-18 J4-0)
  )
  (net "M5+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-3 U1-15 J5-1)
  )
  (net "M5-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 U1-16 J5-0)
  )
  (net "M6+"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U1-13 J6-1)
  )
  (net "M6-"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-2 U1-14 J6-0)
  )
  (class POWER
   "GND"
   (rule
    (width 1.01600)
    (clearance 0.50800)
    (clearance 0.50800 (type wire_via))
    (clearance 0.50800 (type wire_smd))
    (clearance 0.50800 (type wire_pin))
    (clearance 0.50800 (type wire_wire))
    (clearance 0.50800 (type via_pin))
    (clearance 0.50800 (type via_via))
    (clearance 0.50800 (type via_smd))
   )
  )
  (class SIGNAL
   "+5V"
   "E1"
   "E2"
   "E3"
   "E4"
   "E5"
   "E6"
   "M1+"
   "M1-"
   "M2+"
   "M2-"
   "M3+"
   "M3-"
   "M4+"
   "M4-"
   "M5+"
   "M5-"
   "M6+"
   "M6-"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.01600)
    (clearance 0.50800)
    (clearance 0.50800 (type wire_via))
    (clearance 0.50800 (type wire_smd))
    (clearance 0.50800 (type wire_pin))
    (clearance 0.50800 (type wire_wire))
    (clearance 0.50800 (type via_pin))
    (clearance 0.50800 (type via_via))
    (clearance 0.50800 (type via_smd))
   )
  )
 )
 (wiring
 )
)
