

================================================================
== Synthesis Summary Report of 'torgb'
================================================================
+ General Information: 
    * Date:           Wed Jul 23 18:36:07 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        torgb
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ torgb                            |     -|  0.06|        -|       -|         -|        -|     -|        no|     -|  19 (8%)|  3902 (3%)|  2994 (5%)|    -|
    | + torgb_Pipeline_VITIS_LOOP_24_1  |     -|  0.06|        -|       -|         -|        -|     -|        no|     -|  16 (7%)|  3328 (3%)|  2451 (4%)|    -|
    |  o VITIS_LOOP_24_1                |     -|  7.30|        -|       -|        10|        1|     -|       yes|     -|        -|          -|          -|    -|
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 24     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_control | width     | 0x18   | 32    | W      | Data signal of width             |                                                                      |
| s_axi_control | height    | 0x20   | 32    | W      | Data signal of height            |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| ch_b      | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ch_g      | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ch_r      | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ch_u      | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ch_v      | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ch_y      | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| width    | in        | int                                                    |
| height   | in        | int                                                    |
| ch_y     | in        | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| ch_u     | in        | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| ch_v     | in        | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| ch_r     | out       | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| ch_g     | out       | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| ch_b     | out       | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| return   | out       | int                                                    |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                             |
+----------+---------------+-----------+-------------------------------------+
| width    | s_axi_control | register  | name=width offset=0x18 range=32     |
| height   | s_axi_control | register  | name=height offset=0x20 range=32    |
| ch_y     | ch_y          | interface |                                     |
| ch_u     | ch_u          | interface |                                     |
| ch_v     | ch_v          | interface |                                     |
| ch_r     | ch_r          | interface |                                     |
| ch_g     | ch_g          | interface |                                     |
| ch_b     | ch_b          | interface |                                     |
| return   | s_axi_control | register  | name=ap_return offset=0x10 range=32 |
+----------+---------------+-----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                              | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-----------------------------------+-----+--------+-------------+--------+----------+---------+
| + torgb                           | 19  |        |             |        |          |         |
|   mul_32s_32s_32_2_1_U51          | 3   |        | total       | mul    | auto     | 1       |
|  + torgb_Pipeline_VITIS_LOOP_24_1 | 16  |        |             |        |          |         |
|    icmp_ln24_fu_368_p2            |     |        | icmp_ln24   | setlt  | auto     | 0       |
|    add_ln24_fu_374_p2             |     |        | add_ln24    | add    | fabric   | 0       |
|    sub_ln36_2_fu_479_p2           |     |        | sub_ln36_2  | sub    | fabric   | 0       |
|    mul_32s_34ns_65_2_1_U1         | 4   |        | mul_ln36    | mul    | auto     | 1       |
|    sub_ln36_fu_729_p2             |     |        | sub_ln36    | sub    | fabric   | 0       |
|    select_ln36_fu_753_p3          |     |        | select_ln36 | select | auto_sel | 0       |
|    sub_ln36_1_fu_764_p2           |     |        | sub_ln36_1  | sub    | fabric   | 0       |
|    r_fu_770_p3                    |     |        | r           | select | auto_sel | 0       |
|    mul_32s_17s_32_2_1_U4          | 2   |        | mul_ln37    | mul    | auto     | 1       |
|    mul_32s_17s_32_2_1_U5          | 2   |        | mul_ln37_1  | mul    | auto     | 1       |
|    mul_32s_34ns_65_2_1_U2         | 4   |        | mul_ln37_2  | mul    | auto     | 1       |
|    sub_ln37_fu_800_p2             |     |        | sub_ln37    | sub    | fabric   | 0       |
|    select_ln37_fu_824_p3          |     |        | select_ln37 | select | auto_sel | 0       |
|    sub_ln37_1_fu_835_p2           |     |        | sub_ln37_1  | sub    | fabric   | 0       |
|    g_fu_841_p3                    |     |        | g           | select | auto_sel | 0       |
|    sub_ln38_2_fu_544_p2           |     |        | sub_ln38_2  | sub    | fabric   | 0       |
|    mul_32s_34ns_65_2_1_U3         | 4   |        | mul_ln38    | mul    | auto     | 1       |
|    sub_ln38_fu_851_p2             |     |        | sub_ln38    | sub    | fabric   | 0       |
|    select_ln38_fu_875_p3          |     |        | select_ln38 | select | auto_sel | 0       |
|    sub_ln38_1_fu_886_p2           |     |        | sub_ln38_1  | sub    | fabric   | 0       |
|    b_fu_892_p3                    |     |        | b           | select | auto_sel | 0       |
|    icmp_ln40_fu_902_p2            |     |        | icmp_ln40   | setgt  | auto     | 0       |
|    p_a_1_fu_907_p3                |     |        | p_a_1       | select | auto_sel | 0       |
|    icmp_ln40_1_fu_928_p2          |     |        | icmp_ln40_1 | setne  | auto     | 0       |
|    r_1_fu_934_p3                  |     |        | r_1         | select | auto_sel | 0       |
|    icmp_ln41_fu_946_p2            |     |        | icmp_ln41   | setgt  | auto     | 0       |
|    p_a_3_fu_951_p3                |     |        | p_a_3       | select | auto_sel | 0       |
|    icmp_ln41_1_fu_972_p2          |     |        | icmp_ln41_1 | setne  | auto     | 0       |
|    g_1_fu_978_p3                  |     |        | g_1         | select | auto_sel | 0       |
|    icmp_ln42_fu_991_p2            |     |        | icmp_ln42   | setgt  | auto     | 0       |
|    p_a_5_fu_996_p3                |     |        | p_a_5       | select | auto_sel | 0       |
|    icmp_ln42_1_fu_1017_p2         |     |        | icmp_ln42_1 | setne  | auto     | 0       |
|    b_1_fu_1023_p3                 |     |        | b_1         | select | auto_sel | 0       |
+-----------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + torgb           |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------+-------------------------------------+
| Type      | Options                              | Location                            |
+-----------+--------------------------------------+-------------------------------------+
| interface | axis port=ch_y                       | ../../torgb.cpp:13 in torgb, ch_y   |
| interface | axis port=ch_u                       | ../../torgb.cpp:14 in torgb, ch_u   |
| interface | axis port=ch_v                       | ../../torgb.cpp:15 in torgb, ch_v   |
| interface | axis port=ch_r                       | ../../torgb.cpp:16 in torgb, ch_r   |
| interface | axis port=ch_g                       | ../../torgb.cpp:17 in torgb, ch_g   |
| interface | axis port=ch_b                       | ../../torgb.cpp:18 in torgb, ch_b   |
| interface | s_axilite port=width bundle=control  | ../../torgb.cpp:19 in torgb, width  |
| interface | s_axilite port=height bundle=control | ../../torgb.cpp:20 in torgb, height |
| interface | s_axilite port=return bundle=control | ../../torgb.cpp:21 in torgb, return |
+-----------+--------------------------------------+-------------------------------------+


