<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

</twCmdLine><twDesign>picoblaze_controller.ncd</twDesign><twDesignPath>picoblaze_controller.ncd</twDesignPath><twPCF>picoblaze_controller.pcf</twPCF><twPcfPath>picoblaze_controller.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24323</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1586</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>49.846</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.284</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.625</twTotPathDel><twClkSkew dest = "1.875" src = "3.144">1.269</twClkSkew><twDelConst>0.834</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.499">RAMRapper/u_memory_interface/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>0.562</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (SLICE_X5Y56.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.528</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>8.676</twTotPathDel><twClkSkew dest = "0.231" src = "0.256">0.025</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>2.635</twLogDel><twRouteDel>6.041</twRouteDel><twTotDel>8.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.831</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>8.379</twTotPathDel><twClkSkew dest = "0.231" src = "0.250">0.019</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>2.579</twLogDel><twRouteDel>5.800</twRouteDel><twTotDel>8.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.853</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>8.349</twTotPathDel><twClkSkew dest = "0.231" src = "0.258">0.027</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>5.700</twRouteDel><twTotDel>8.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (SLICE_X5Y56.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.573</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>8.631</twTotPathDel><twClkSkew dest = "0.231" src = "0.256">0.025</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X10Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>2.590</twLogDel><twRouteDel>6.041</twRouteDel><twTotDel>8.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.876</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>8.334</twTotPathDel><twClkSkew dest = "0.231" src = "0.250">0.019</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X7Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>2.534</twLogDel><twRouteDel>5.800</twRouteDel><twTotDel>8.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.898</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>8.304</twTotPathDel><twClkSkew dest = "0.231" src = "0.258">0.027</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X9Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y62.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>N67</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>N89</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n18002</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>N121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1537_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1238_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1238_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>2.604</twLogDel><twRouteDel>5.700</twRouteDel><twTotDel>8.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (SLICE_X9Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y57.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X5Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X5Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y57.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X4Y65.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.665</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>2.613</twTotPathDel><twClkSkew dest = "3.175" src = "2.003">-1.172</twClkSkew><twDelConst>1.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y80.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.463</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Toscck_TRAIN</twDelType><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>1.463</twRouteDel><twTotDel>2.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.666">RAMRapper/u_memory_interface/c3_sysclk_2x</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "2.270" src = "0.948">-1.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y80.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.927</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Tosckc_TRAIN</twDelType><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>0.927</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_sysclk_2x</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>27</twErrCntSetup><twErrCntEndPt>27</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>27</twPathErrCnt><twMinPer>45.851</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK0), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.398</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>3.005</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/_n0033</twComp><twBEL>RAMRapper/_n0033&lt;0&gt;1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/_n0033</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK1), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.398</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>3.005</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/_n0033</twComp><twBEL>RAMRapper/_n0033&lt;0&gt;1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>RAMRapper/_n0033</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.778</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.727</twSlack><twSrc BELType="FF">address_22</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "0.715" src = "1.794">1.079</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_22</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_22</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>address&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.742</twSlack><twSrc BELType="FF">address_17</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "0.715" src = "1.795">1.080</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_17</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;19&gt;</twComp><twBEL>address_17</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>address&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.744</twSlack><twSrc BELType="FF">address_23</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.715" src = "1.794">1.079</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_23</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_23</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>address&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_generator/dcm_sp_inst/CLKFX" logResource="clock_generator/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clock_generator/clkfx"/><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>27489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1659</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.143</twMinPer></twConstHead><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer1_flop (SLICE_X54Y26.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.857</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.900</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.482</twLogDel><twRouteDel>5.418</twRouteDel><twTotDel>8.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.867</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.482</twLogDel><twRouteDel>5.385</twRouteDel><twTotDel>8.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.891</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.866</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.536</twLogDel><twRouteDel>5.330</twRouteDel><twTotDel>8.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer0_flop (SLICE_X54Y26.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.985</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.772</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.354</twLogDel><twRouteDel>5.418</twRouteDel><twTotDel>8.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.010</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.739</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.354</twLogDel><twRouteDel>5.385</twRouteDel><twTotDel>8.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.019</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.738</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.408</twLogDel><twRouteDel>5.330</twRouteDel><twTotDel>8.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer1_flop (SLICE_X54Y26.C2), 161 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.005</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.752</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.231</twLogDel><twRouteDel>5.521</twRouteDel><twTotDel>8.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.030</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.719</twTotPathDel><twClkSkew dest = "0.235" src = "0.254">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.231</twLogDel><twRouteDel>5.488</twRouteDel><twTotDel>8.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.039</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.718</twTotPathDel><twClkSkew dest = "0.235" src = "0.246">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y12.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y27.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;13&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y24.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG0</twComp><twBEL>CPU/pblaze_cpu/lower_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>pb_port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.285</twLogDel><twRouteDel>5.433</twRouteDel><twTotDel>8.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_cpu/stack_ram_low_RAMB_D1 (SLICE_X52Y30.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/run_flop</twSrc><twDest BELType="RAM">CPU/pblaze_cpu/stack_ram_low_RAMB_D1</twDest><twTotPathDel>0.371</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/run_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_cpu/stack_ram_low_RAMB_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y30.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_CONTROL</twComp><twBEL>CPU/pblaze_cpu/run_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y30.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>CPU/pblaze_cpu/run</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y30.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_STACK_RAM0</twComp><twBEL>CPU/pblaze_cpu/stack_ram_low_RAMB_D1</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point track5_26 (SLICE_X0Y83.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">track5_26</twSrc><twDest BELType="FF">track5_26</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>track5_26</twSrc><twDest BELType='FF'>track5_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>track5_26</twComp><twBEL>track5_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>track5_26</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>track5_26</twComp><twBEL>track5_26_rstpot</twBEL><twBEL>track5_26</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer3_flop (SLICE_X54Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">UART/transmitter/pointer3_flop</twSrc><twDest BELType="FF">UART/transmitter/pointer3_flop</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/transmitter/pointer3_flop</twSrc><twDest BELType='FF'>UART/transmitter/pointer3_flop</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer3_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>UART/transmitter/pointer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer3_lut</twBEL><twBEL>UART/transmitter/pointer3_flop</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X2Y14.CLKA" clockNet="pb_clk"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.825</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y125.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.746</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.586</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.944</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.388</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.993</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.339</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y125.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.756</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.954</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.378</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.003</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.329</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y125.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.787</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.545</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.985</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.347</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.034</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew dest = "0.153" src = "0.160">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.100</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y125.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.524</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>0.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;7&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>95.0</twPctLog><twPctRoute>5.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y125.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_5</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_5</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y125.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;5&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y124.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_1</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_0/CK" locationPin="SLICE_X26Y124.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_1/CK" locationPin="SLICE_X26Y124.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_2/CK" locationPin="SLICE_X26Y124.CLK" clockNet="AUD_XCK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;</twConstName><twItemCnt>401</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>201</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.001</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/sdat (SLICE_X9Y105.A1), 27 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.999</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>4.755</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y95.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.006</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>4.748</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.191</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_1</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>4.563</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_1</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y95.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y95.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/i2c_data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>4.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/stage_3 (SLICE_X11Y102.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.403</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_3</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>3.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_3</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.430</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_2</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>3.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_2</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.208</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>3.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.607</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew dest = "0.232" src = "0.249">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>audio_interface/av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/stage_2 (SLICE_X11Y102.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.424</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_3</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_2</twDest><twTotPathDel>3.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_3</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.451</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_2</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_2</twDest><twTotPathDel>3.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_2</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>3.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.628</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_2</twDest><twTotPathDel>3.123</twTotPathDel><twClkSkew dest = "0.232" src = "0.249">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/Mcount_sclk_divider311</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>audio_interface/av_config/control/Mcount_sclk_divider3_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_2</twBEL></twPathDel><twLogDel>1.249</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>3.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/sclk_divider_3 (SLICE_X8Y106.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_1</twSrc><twDest BELType="FF">audio_interface/av_config/control/sclk_divider_3</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_1</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sclk_divider_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;5&gt;</twComp><twBEL>audio_interface/av_config/control/Mcount_sclk_divider31</twBEL><twBEL>audio_interface/av_config/control/sclk_divider_3</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/clock_en (SLICE_X8Y104.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">audio_interface/av_config/control/clock_en</twSrc><twDest BELType="FF">audio_interface/av_config/control/clock_en</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/clock_en</twSrc><twDest BELType='FF'>audio_interface/av_config/control/clock_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp><twBEL>audio_interface/av_config/control/clock_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp><twBEL>audio_interface/av_config/control/stage[4]_PWR_64_o_Select_15_o11</twBEL><twBEL>audio_interface/av_config/control/clock_en</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/sclk_divider_5 (SLICE_X8Y106.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/sclk_divider_5</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sclk_divider_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;5&gt;</twComp><twBEL>audio_interface/av_config/control/Mcount_sclk_divider51</twBEL><twBEL>audio_interface/av_config/control/sclk_divider_5</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.035</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="audio_interface/pll/clkout1_buf/I0" logResource="audio_interface/pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="audio_interface/pll/clkout0"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/clock_en/CLK" logResource="audio_interface/av_config/control/clock_en/CK" locationPin="SLICE_X8Y104.CLK" clockNet="audio_interface/main_clk"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/stage&lt;4&gt;/CLK" logResource="audio_interface/av_config/control/stage_4/CK" locationPin="SLICE_X8Y105.CLK" clockNet="audio_interface/main_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="149"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="37.385" errors="0" errorRollup="28" items="0" itemsRollup="52277"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="49.846" actualRollup="N/A" errors="1" errorRollup="0" items="24323" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.665" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="45.851" actualRollup="24.381" errors="27" errorRollup="0" items="27" itemsRollup="27926"/><twConstRollup name="TS_clock_generator_clkfx" fullName="TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="9.143" actualRollup="2.501" errors="0" errorRollup="0" items="27489" itemsRollup="437"/><twConstRollup name="TS_AUD_XCK_OBUF" fullName="TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;" type="child" depth="3" requirement="88.571" prefType="period" actual="1.825" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_audio_interface_pll_clkout0" fullName="TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;" type="child" depth="3" requirement="20.000" prefType="period" actual="5.001" actualRollup="N/A" errors="0" errorRollup="0" items="401" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="150">2</twUnmetConstCnt><twDataSheet anchorID="151" twNameLen="15"><twClk2SUList anchorID="152" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>9.143</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="153"><twErrCnt>28</twErrCnt><twScore>25766</twScore><twSetupScore>25766</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>52277</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4143</twConnCnt></twConstCov><twStats anchorID="154"><twMinPer>49.846</twMinPer><twFootnote number="1" /><twMaxFreq>20.062</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 04 21:56:57 2022 </twTimestamp></twFoot><twClientInfo anchorID="155"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
