{
 "Files" : [
  {
   "Path" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/CombinationalLogic.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/Top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/impl/temp/rtl_parser.result",
 "Top" : "TopModule",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}