

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17'
================================================================
* Date:           Mon May 20 14:16:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_17  |        8|        8|         6|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    135|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     691|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     691|    419|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U64  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_1_fu_392_p2  |         +|   0|  0|  55|          48|          48|
    |add_ln1347_fu_370_p2    |         +|   0|  0|  55|          48|          48|
    |add_ln82_fu_285_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln82_fu_279_p2     |      icmp|   0|  0|   9|           3|           4|
    |or_ln1271_fu_307_p2     |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 135|         106|         104|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_phi_mux_x_init_V_0_load_256_phi_fu_229_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_1_load_258_phi_fu_216_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_2_load_260_phi_fu_203_p8  |  14|          3|   32|         96|
    |ap_phi_mux_x_init_V_3_load_262_phi_fu_190_p8  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_2                          |   9|          2|    3|          6|
    |ap_sig_allocacmp_x_init_V_0_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_1_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_2_load_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_x_init_V_3_load_1            |   9|          2|   32|         64|
    |i_fu_78                                       |   9|          2|    3|          6|
    |x_init_V_0_load_2_fu_82                       |   9|          2|   32|         64|
    |x_init_V_0_o                                  |   9|          2|   32|         64|
    |x_init_V_1_load_2_fu_86                       |   9|          2|   32|         64|
    |x_init_V_1_o                                  |   9|          2|   32|         64|
    |x_init_V_2_load_2_fu_90                       |   9|          2|   32|         64|
    |x_init_V_2_o                                  |   9|          2|   32|         64|
    |x_init_V_3_load_2_fu_94                       |   9|          2|   32|         64|
    |x_init_V_3_o                                  |   9|          2|   32|         64|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 200|         44|  520|       1168|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |K_V_load_1_reg_550                |  32|   0|   32|          0|
    |K_V_load_reg_540                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |empty_reg_516                     |   2|   0|    2|          0|
    |i_fu_78                           |   3|   0|    3|          0|
    |icmp_ln82_reg_521                 |   1|   0|    1|          0|
    |mul_ln1273_1_reg_593              |  48|   0|   48|          0|
    |mul_ln1273_reg_555                |  48|   0|   48|          0|
    |sext_ln1273_9_cast_reg_511        |  48|   0|   48|          0|
    |shl_ln1271_reg_525                |   2|   0|    3|          1|
    |tmp_s_reg_598                     |  32|   0|   32|          0|
    |x_init_V_0_load_1_reg_565         |  32|   0|   32|          0|
    |x_init_V_0_load_2_fu_82           |  32|   0|   32|          0|
    |x_init_V_1_load_1_reg_572         |  32|   0|   32|          0|
    |x_init_V_1_load_2_fu_86           |  32|   0|   32|          0|
    |x_init_V_2_load_1_reg_579         |  32|   0|   32|          0|
    |x_init_V_2_load_2_fu_90           |  32|   0|   32|          0|
    |x_init_V_3_load_1_reg_586         |  32|   0|   32|          0|
    |x_init_V_3_load_2_fu_94           |  32|   0|   32|          0|
    |y_V_1_0257_cast_cast_reg_506      |  48|   0|   48|          0|
    |empty_reg_516                     |  64|  32|    2|          0|
    |icmp_ln82_reg_521                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 691|  64|  567|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_din0             |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_din1             |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_dout0            |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_363_p_ce               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_din0             |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_din1             |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_dout0            |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|grp_fu_377_p_ce               |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_82_17|  return value|
|x_init_V_3_load               |   in|   32|     ap_none|                              x_init_V_3_load|        scalar|
|x_init_V_2_load               |   in|   32|     ap_none|                              x_init_V_2_load|        scalar|
|x_init_V_1_load               |   in|   32|     ap_none|                              x_init_V_1_load|        scalar|
|x_init_V_0_load               |   in|   32|     ap_none|                              x_init_V_0_load|        scalar|
|K_V_address0                  |  out|    3|   ap_memory|                                          K_V|         array|
|K_V_ce0                       |  out|    1|   ap_memory|                                          K_V|         array|
|K_V_q0                        |   in|   32|   ap_memory|                                          K_V|         array|
|K_V_address1                  |  out|    3|   ap_memory|                                          K_V|         array|
|K_V_ce1                       |  out|    1|   ap_memory|                                          K_V|         array|
|K_V_q1                        |   in|   32|   ap_memory|                                          K_V|         array|
|sext_ln1273_9                 |   in|   32|     ap_none|                                sext_ln1273_9|        scalar|
|y_V_1_0257_cast               |   in|   32|     ap_none|                              y_V_1_0257_cast|        scalar|
|x_init_V_3_load_2_out         |  out|   32|      ap_vld|                        x_init_V_3_load_2_out|       pointer|
|x_init_V_3_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_3_load_2_out|       pointer|
|x_init_V_2_load_2_out         |  out|   32|      ap_vld|                        x_init_V_2_load_2_out|       pointer|
|x_init_V_2_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_2_load_2_out|       pointer|
|x_init_V_1_load_2_out         |  out|   32|      ap_vld|                        x_init_V_1_load_2_out|       pointer|
|x_init_V_1_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_1_load_2_out|       pointer|
|x_init_V_0_load_2_out         |  out|   32|      ap_vld|                        x_init_V_0_load_2_out|       pointer|
|x_init_V_0_load_2_out_ap_vld  |  out|    1|      ap_vld|                        x_init_V_0_load_2_out|       pointer|
|x_init_V_0_i                  |   in|   32|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_0_o                  |  out|   32|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_0_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_0|       pointer|
|x_init_V_1_i                  |   in|   32|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_1_o                  |  out|   32|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_1_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_1|       pointer|
|x_init_V_2_i                  |   in|   32|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_2_o                  |  out|   32|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_2_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_2|       pointer|
|x_init_V_3_i                  |   in|   32|     ap_ovld|                                   x_init_V_3|       pointer|
|x_init_V_3_o                  |  out|   32|     ap_ovld|                                   x_init_V_3|       pointer|
|x_init_V_3_o_ap_vld           |  out|    1|     ap_ovld|                                   x_init_V_3|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

