{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_rx.v@214:224@HdlIdDef", "  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_rx.v@229:239", "  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@230:240", "  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@225:235", "  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@232:242", "  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n  wire            adc_enable_3_s;\n  wire            up_adc_pn_err_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@227:237", "  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@213:223", "  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@216:226", "  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@208:218", "  wire            adc_iqcor_valid_s;\n  wire    [15:0]  adc_dcfilter_data_out_0_s;\n  wire            adc_pn_oos_out_0_s;\n  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@215:225", "  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@217:227", "  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@209:219", "  wire    [15:0]  adc_dcfilter_data_out_0_s;\n  wire            adc_pn_oos_out_0_s;\n  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@206:216", "  // internal signals\n\n  wire            adc_iqcor_valid_s;\n  wire    [15:0]  adc_dcfilter_data_out_0_s;\n  wire            adc_pn_oos_out_0_s;\n  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@231:241", "  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n  wire            adc_enable_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@223:233", "  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@207:217", "\n  wire            adc_iqcor_valid_s;\n  wire    [15:0]  adc_dcfilter_data_out_0_s;\n  wire            adc_pn_oos_out_0_s;\n  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@218:228", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@219:229", "  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@234:244", "  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n  wire            adc_enable_3_s;\n  wire            up_adc_pn_err_3_s;\n  wire            up_adc_pn_oos_3_s;\n  wire            up_adc_or_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@211:221", "  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@220:230", "  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@235:245", "  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n  wire            adc_enable_3_s;\n  wire            up_adc_pn_err_3_s;\n  wire            up_adc_pn_oos_3_s;\n  wire            up_adc_or_3_s;\n  wire    [31:0]  up_rdata_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@210:220", "  wire            adc_pn_oos_out_0_s;\n  wire            adc_pn_err_out_0_s;\n  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@228:238", "  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@221:231", "  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@226:236", "  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@222:232", "  wire            adc_enable_1_s;\n  wire            up_adc_pn_err_1_s;\n  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@224:234", "  wire            up_adc_pn_oos_1_s;\n  wire            up_adc_or_1_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_ack_1_s;\n  wire    [15:0]  adc_dcfilter_data_out_2_s;\n  wire            adc_pn_oos_out_2_s;\n  wire            adc_pn_err_out_2_s;\n  wire            adc_iqcor_valid_2_s;\n  wire    [15:0]  adc_iqcor_data_2_s;\n  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@233:243", "  wire            adc_enable_2_s;\n  wire            up_adc_pn_err_2_s;\n  wire            up_adc_pn_oos_2_s;\n  wire            up_adc_or_2_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_ack_2_s;\n  wire            adc_iqcor_valid_3_s;\n  wire    [15:0]  adc_iqcor_data_3_s;\n  wire            adc_enable_3_s;\n  wire            up_adc_pn_err_3_s;\n  wire            up_adc_pn_oos_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_rx.v@212:222", "  wire            adc_iqcor_valid_0_s;\n  wire    [15:0]  adc_iqcor_data_0_s;\n  wire            adc_enable_0_s;\n  wire            up_adc_pn_err_0_s;\n  wire            up_adc_pn_oos_0_s;\n  wire            up_adc_or_0_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_ack_0_s;\n  wire            adc_iqcor_valid_1_s;\n  wire    [15:0]  adc_iqcor_data_1_s;\n  wire            adc_enable_1_s;\n"]], "Diff Content": {"Delete": [], "Add": [[219, "  wire    [15:0]  adc_dcfilter_data_out_1_s;\n"]]}}