{
  "module_name": "mlx5_ifc.h",
  "hash_id": "746239dfe2e002ee1da86168784cd951956fceb673ec5292881d8c74da285197",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mlx5/mlx5_ifc.h",
  "human_readable_source": " \n#ifndef MLX5_IFC_H\n#define MLX5_IFC_H\n\n#include \"mlx5_ifc_fpga.h\"\n\nenum {\n\tMLX5_EVENT_TYPE_CODING_COMPLETION_EVENTS                   = 0x0,\n\tMLX5_EVENT_TYPE_CODING_PATH_MIGRATED_SUCCEEDED             = 0x1,\n\tMLX5_EVENT_TYPE_CODING_COMMUNICATION_ESTABLISHED           = 0x2,\n\tMLX5_EVENT_TYPE_CODING_SEND_QUEUE_DRAINED                  = 0x3,\n\tMLX5_EVENT_TYPE_CODING_LAST_WQE_REACHED                    = 0x13,\n\tMLX5_EVENT_TYPE_CODING_SRQ_LIMIT                           = 0x14,\n\tMLX5_EVENT_TYPE_CODING_DCT_ALL_CONNECTIONS_CLOSED          = 0x1c,\n\tMLX5_EVENT_TYPE_CODING_DCT_ACCESS_KEY_VIOLATION            = 0x1d,\n\tMLX5_EVENT_TYPE_CODING_CQ_ERROR                            = 0x4,\n\tMLX5_EVENT_TYPE_CODING_LOCAL_WQ_CATASTROPHIC_ERROR         = 0x5,\n\tMLX5_EVENT_TYPE_CODING_PATH_MIGRATION_FAILED               = 0x7,\n\tMLX5_EVENT_TYPE_CODING_PAGE_FAULT_EVENT                    = 0xc,\n\tMLX5_EVENT_TYPE_CODING_INVALID_REQUEST_LOCAL_WQ_ERROR      = 0x10,\n\tMLX5_EVENT_TYPE_CODING_LOCAL_ACCESS_VIOLATION_WQ_ERROR     = 0x11,\n\tMLX5_EVENT_TYPE_CODING_LOCAL_SRQ_CATASTROPHIC_ERROR        = 0x12,\n\tMLX5_EVENT_TYPE_CODING_INTERNAL_ERROR                      = 0x8,\n\tMLX5_EVENT_TYPE_CODING_PORT_STATE_CHANGE                   = 0x9,\n\tMLX5_EVENT_TYPE_CODING_GPIO_EVENT                          = 0x15,\n\tMLX5_EVENT_TYPE_CODING_REMOTE_CONFIGURATION_PROTOCOL_EVENT = 0x19,\n\tMLX5_EVENT_TYPE_CODING_DOORBELL_BLUEFLAME_CONGESTION_EVENT = 0x1a,\n\tMLX5_EVENT_TYPE_CODING_STALL_VL_EVENT                      = 0x1b,\n\tMLX5_EVENT_TYPE_CODING_DROPPED_PACKET_LOGGED_EVENT         = 0x1f,\n\tMLX5_EVENT_TYPE_CODING_COMMAND_INTERFACE_COMPLETION        = 0xa,\n\tMLX5_EVENT_TYPE_CODING_PAGE_REQUEST                        = 0xb,\n\tMLX5_EVENT_TYPE_CODING_FPGA_ERROR                          = 0x20,\n\tMLX5_EVENT_TYPE_CODING_FPGA_QP_ERROR                       = 0x21\n};\n\nenum {\n\tMLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE        = 0x0,\n\tMLX5_SET_HCA_CAP_OP_MOD_ETHERNET_OFFLOADS     = 0x1,\n\tMLX5_SET_HCA_CAP_OP_MOD_ODP                   = 0x2,\n\tMLX5_SET_HCA_CAP_OP_MOD_ATOMIC                = 0x3,\n\tMLX5_SET_HCA_CAP_OP_MOD_ROCE                  = 0x4,\n\tMLX5_SET_HCA_CAP_OP_MOD_IPSEC                 = 0x15,\n\tMLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE2       = 0x20,\n\tMLX5_SET_HCA_CAP_OP_MOD_PORT_SELECTION        = 0x25,\n};\n\nenum {\n\tMLX5_SHARED_RESOURCE_UID = 0xffff,\n};\n\nenum {\n\tMLX5_OBJ_TYPE_SW_ICM = 0x0008,\n\tMLX5_OBJ_TYPE_HEADER_MODIFY_ARGUMENT  = 0x23,\n};\n\nenum {\n\tMLX5_GENERAL_OBJ_TYPES_CAP_SW_ICM = (1ULL << MLX5_OBJ_TYPE_SW_ICM),\n\tMLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT = (1ULL << 11),\n\tMLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q = (1ULL << 13),\n\tMLX5_GENERAL_OBJ_TYPES_CAP_HEADER_MODIFY_ARGUMENT =\n\t\t(1ULL << MLX5_OBJ_TYPE_HEADER_MODIFY_ARGUMENT),\n\tMLX5_GENERAL_OBJ_TYPES_CAP_MACSEC_OFFLOAD = (1ULL << 39),\n};\n\nenum {\n\tMLX5_OBJ_TYPE_GENEVE_TLV_OPT = 0x000b,\n\tMLX5_OBJ_TYPE_VIRTIO_NET_Q = 0x000d,\n\tMLX5_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x001c,\n\tMLX5_OBJ_TYPE_MATCH_DEFINER = 0x0018,\n\tMLX5_OBJ_TYPE_PAGE_TRACK = 0x46,\n\tMLX5_OBJ_TYPE_MKEY = 0xff01,\n\tMLX5_OBJ_TYPE_QP = 0xff02,\n\tMLX5_OBJ_TYPE_PSV = 0xff03,\n\tMLX5_OBJ_TYPE_RMP = 0xff04,\n\tMLX5_OBJ_TYPE_XRC_SRQ = 0xff05,\n\tMLX5_OBJ_TYPE_RQ = 0xff06,\n\tMLX5_OBJ_TYPE_SQ = 0xff07,\n\tMLX5_OBJ_TYPE_TIR = 0xff08,\n\tMLX5_OBJ_TYPE_TIS = 0xff09,\n\tMLX5_OBJ_TYPE_DCT = 0xff0a,\n\tMLX5_OBJ_TYPE_XRQ = 0xff0b,\n\tMLX5_OBJ_TYPE_RQT = 0xff0e,\n\tMLX5_OBJ_TYPE_FLOW_COUNTER = 0xff0f,\n\tMLX5_OBJ_TYPE_CQ = 0xff10,\n};\n\nenum {\n\tMLX5_CMD_OP_QUERY_HCA_CAP                 = 0x100,\n\tMLX5_CMD_OP_QUERY_ADAPTER                 = 0x101,\n\tMLX5_CMD_OP_INIT_HCA                      = 0x102,\n\tMLX5_CMD_OP_TEARDOWN_HCA                  = 0x103,\n\tMLX5_CMD_OP_ENABLE_HCA                    = 0x104,\n\tMLX5_CMD_OP_DISABLE_HCA                   = 0x105,\n\tMLX5_CMD_OP_QUERY_PAGES                   = 0x107,\n\tMLX5_CMD_OP_MANAGE_PAGES                  = 0x108,\n\tMLX5_CMD_OP_SET_HCA_CAP                   = 0x109,\n\tMLX5_CMD_OP_QUERY_ISSI                    = 0x10a,\n\tMLX5_CMD_OP_SET_ISSI                      = 0x10b,\n\tMLX5_CMD_OP_SET_DRIVER_VERSION            = 0x10d,\n\tMLX5_CMD_OP_QUERY_SF_PARTITION            = 0x111,\n\tMLX5_CMD_OP_ALLOC_SF                      = 0x113,\n\tMLX5_CMD_OP_DEALLOC_SF                    = 0x114,\n\tMLX5_CMD_OP_SUSPEND_VHCA                  = 0x115,\n\tMLX5_CMD_OP_RESUME_VHCA                   = 0x116,\n\tMLX5_CMD_OP_QUERY_VHCA_MIGRATION_STATE    = 0x117,\n\tMLX5_CMD_OP_SAVE_VHCA_STATE               = 0x118,\n\tMLX5_CMD_OP_LOAD_VHCA_STATE               = 0x119,\n\tMLX5_CMD_OP_CREATE_MKEY                   = 0x200,\n\tMLX5_CMD_OP_QUERY_MKEY                    = 0x201,\n\tMLX5_CMD_OP_DESTROY_MKEY                  = 0x202,\n\tMLX5_CMD_OP_QUERY_SPECIAL_CONTEXTS        = 0x203,\n\tMLX5_CMD_OP_PAGE_FAULT_RESUME             = 0x204,\n\tMLX5_CMD_OP_ALLOC_MEMIC                   = 0x205,\n\tMLX5_CMD_OP_DEALLOC_MEMIC                 = 0x206,\n\tMLX5_CMD_OP_MODIFY_MEMIC                  = 0x207,\n\tMLX5_CMD_OP_CREATE_EQ                     = 0x301,\n\tMLX5_CMD_OP_DESTROY_EQ                    = 0x302,\n\tMLX5_CMD_OP_QUERY_EQ                      = 0x303,\n\tMLX5_CMD_OP_GEN_EQE                       = 0x304,\n\tMLX5_CMD_OP_CREATE_CQ                     = 0x400,\n\tMLX5_CMD_OP_DESTROY_CQ                    = 0x401,\n\tMLX5_CMD_OP_QUERY_CQ                      = 0x402,\n\tMLX5_CMD_OP_MODIFY_CQ                     = 0x403,\n\tMLX5_CMD_OP_CREATE_QP                     = 0x500,\n\tMLX5_CMD_OP_DESTROY_QP                    = 0x501,\n\tMLX5_CMD_OP_RST2INIT_QP                   = 0x502,\n\tMLX5_CMD_OP_INIT2RTR_QP                   = 0x503,\n\tMLX5_CMD_OP_RTR2RTS_QP                    = 0x504,\n\tMLX5_CMD_OP_RTS2RTS_QP                    = 0x505,\n\tMLX5_CMD_OP_SQERR2RTS_QP                  = 0x506,\n\tMLX5_CMD_OP_2ERR_QP                       = 0x507,\n\tMLX5_CMD_OP_2RST_QP                       = 0x50a,\n\tMLX5_CMD_OP_QUERY_QP                      = 0x50b,\n\tMLX5_CMD_OP_SQD_RTS_QP                    = 0x50c,\n\tMLX5_CMD_OP_INIT2INIT_QP                  = 0x50e,\n\tMLX5_CMD_OP_CREATE_PSV                    = 0x600,\n\tMLX5_CMD_OP_DESTROY_PSV                   = 0x601,\n\tMLX5_CMD_OP_CREATE_SRQ                    = 0x700,\n\tMLX5_CMD_OP_DESTROY_SRQ                   = 0x701,\n\tMLX5_CMD_OP_QUERY_SRQ                     = 0x702,\n\tMLX5_CMD_OP_ARM_RQ                        = 0x703,\n\tMLX5_CMD_OP_CREATE_XRC_SRQ                = 0x705,\n\tMLX5_CMD_OP_DESTROY_XRC_SRQ               = 0x706,\n\tMLX5_CMD_OP_QUERY_XRC_SRQ                 = 0x707,\n\tMLX5_CMD_OP_ARM_XRC_SRQ                   = 0x708,\n\tMLX5_CMD_OP_CREATE_DCT                    = 0x710,\n\tMLX5_CMD_OP_DESTROY_DCT                   = 0x711,\n\tMLX5_CMD_OP_DRAIN_DCT                     = 0x712,\n\tMLX5_CMD_OP_QUERY_DCT                     = 0x713,\n\tMLX5_CMD_OP_ARM_DCT_FOR_KEY_VIOLATION     = 0x714,\n\tMLX5_CMD_OP_CREATE_XRQ                    = 0x717,\n\tMLX5_CMD_OP_DESTROY_XRQ                   = 0x718,\n\tMLX5_CMD_OP_QUERY_XRQ                     = 0x719,\n\tMLX5_CMD_OP_ARM_XRQ                       = 0x71a,\n\tMLX5_CMD_OP_QUERY_XRQ_DC_PARAMS_ENTRY     = 0x725,\n\tMLX5_CMD_OP_SET_XRQ_DC_PARAMS_ENTRY       = 0x726,\n\tMLX5_CMD_OP_QUERY_XRQ_ERROR_PARAMS        = 0x727,\n\tMLX5_CMD_OP_RELEASE_XRQ_ERROR             = 0x729,\n\tMLX5_CMD_OP_MODIFY_XRQ                    = 0x72a,\n\tMLX5_CMD_OP_QUERY_ESW_FUNCTIONS           = 0x740,\n\tMLX5_CMD_OP_QUERY_VPORT_STATE             = 0x750,\n\tMLX5_CMD_OP_MODIFY_VPORT_STATE            = 0x751,\n\tMLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT       = 0x752,\n\tMLX5_CMD_OP_MODIFY_ESW_VPORT_CONTEXT      = 0x753,\n\tMLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT       = 0x754,\n\tMLX5_CMD_OP_MODIFY_NIC_VPORT_CONTEXT      = 0x755,\n\tMLX5_CMD_OP_QUERY_ROCE_ADDRESS            = 0x760,\n\tMLX5_CMD_OP_SET_ROCE_ADDRESS              = 0x761,\n\tMLX5_CMD_OP_QUERY_HCA_VPORT_CONTEXT       = 0x762,\n\tMLX5_CMD_OP_MODIFY_HCA_VPORT_CONTEXT      = 0x763,\n\tMLX5_CMD_OP_QUERY_HCA_VPORT_GID           = 0x764,\n\tMLX5_CMD_OP_QUERY_HCA_VPORT_PKEY          = 0x765,\n\tMLX5_CMD_OP_QUERY_VNIC_ENV                = 0x76f,\n\tMLX5_CMD_OP_QUERY_VPORT_COUNTER           = 0x770,\n\tMLX5_CMD_OP_ALLOC_Q_COUNTER               = 0x771,\n\tMLX5_CMD_OP_DEALLOC_Q_COUNTER             = 0x772,\n\tMLX5_CMD_OP_QUERY_Q_COUNTER               = 0x773,\n\tMLX5_CMD_OP_SET_MONITOR_COUNTER           = 0x774,\n\tMLX5_CMD_OP_ARM_MONITOR_COUNTER           = 0x775,\n\tMLX5_CMD_OP_SET_PP_RATE_LIMIT             = 0x780,\n\tMLX5_CMD_OP_QUERY_RATE_LIMIT              = 0x781,\n\tMLX5_CMD_OP_CREATE_SCHEDULING_ELEMENT      = 0x782,\n\tMLX5_CMD_OP_DESTROY_SCHEDULING_ELEMENT     = 0x783,\n\tMLX5_CMD_OP_QUERY_SCHEDULING_ELEMENT       = 0x784,\n\tMLX5_CMD_OP_MODIFY_SCHEDULING_ELEMENT      = 0x785,\n\tMLX5_CMD_OP_CREATE_QOS_PARA_VPORT         = 0x786,\n\tMLX5_CMD_OP_DESTROY_QOS_PARA_VPORT        = 0x787,\n\tMLX5_CMD_OP_ALLOC_PD                      = 0x800,\n\tMLX5_CMD_OP_DEALLOC_PD                    = 0x801,\n\tMLX5_CMD_OP_ALLOC_UAR                     = 0x802,\n\tMLX5_CMD_OP_DEALLOC_UAR                   = 0x803,\n\tMLX5_CMD_OP_CONFIG_INT_MODERATION         = 0x804,\n\tMLX5_CMD_OP_ACCESS_REG                    = 0x805,\n\tMLX5_CMD_OP_ATTACH_TO_MCG                 = 0x806,\n\tMLX5_CMD_OP_DETACH_FROM_MCG               = 0x807,\n\tMLX5_CMD_OP_GET_DROPPED_PACKET_LOG        = 0x80a,\n\tMLX5_CMD_OP_MAD_IFC                       = 0x50d,\n\tMLX5_CMD_OP_QUERY_MAD_DEMUX               = 0x80b,\n\tMLX5_CMD_OP_SET_MAD_DEMUX                 = 0x80c,\n\tMLX5_CMD_OP_NOP                           = 0x80d,\n\tMLX5_CMD_OP_ALLOC_XRCD                    = 0x80e,\n\tMLX5_CMD_OP_DEALLOC_XRCD                  = 0x80f,\n\tMLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN        = 0x816,\n\tMLX5_CMD_OP_DEALLOC_TRANSPORT_DOMAIN      = 0x817,\n\tMLX5_CMD_OP_QUERY_CONG_STATUS             = 0x822,\n\tMLX5_CMD_OP_MODIFY_CONG_STATUS            = 0x823,\n\tMLX5_CMD_OP_QUERY_CONG_PARAMS             = 0x824,\n\tMLX5_CMD_OP_MODIFY_CONG_PARAMS            = 0x825,\n\tMLX5_CMD_OP_QUERY_CONG_STATISTICS         = 0x826,\n\tMLX5_CMD_OP_ADD_VXLAN_UDP_DPORT           = 0x827,\n\tMLX5_CMD_OP_DELETE_VXLAN_UDP_DPORT        = 0x828,\n\tMLX5_CMD_OP_SET_L2_TABLE_ENTRY            = 0x829,\n\tMLX5_CMD_OP_QUERY_L2_TABLE_ENTRY          = 0x82a,\n\tMLX5_CMD_OP_DELETE_L2_TABLE_ENTRY         = 0x82b,\n\tMLX5_CMD_OP_SET_WOL_ROL                   = 0x830,\n\tMLX5_CMD_OP_QUERY_WOL_ROL                 = 0x831,\n\tMLX5_CMD_OP_CREATE_LAG                    = 0x840,\n\tMLX5_CMD_OP_MODIFY_LAG                    = 0x841,\n\tMLX5_CMD_OP_QUERY_LAG                     = 0x842,\n\tMLX5_CMD_OP_DESTROY_LAG                   = 0x843,\n\tMLX5_CMD_OP_CREATE_VPORT_LAG              = 0x844,\n\tMLX5_CMD_OP_DESTROY_VPORT_LAG             = 0x845,\n\tMLX5_CMD_OP_CREATE_TIR                    = 0x900,\n\tMLX5_CMD_OP_MODIFY_TIR                    = 0x901,\n\tMLX5_CMD_OP_DESTROY_TIR                   = 0x902,\n\tMLX5_CMD_OP_QUERY_TIR                     = 0x903,\n\tMLX5_CMD_OP_CREATE_SQ                     = 0x904,\n\tMLX5_CMD_OP_MODIFY_SQ                     = 0x905,\n\tMLX5_CMD_OP_DESTROY_SQ                    = 0x906,\n\tMLX5_CMD_OP_QUERY_SQ                      = 0x907,\n\tMLX5_CMD_OP_CREATE_RQ                     = 0x908,\n\tMLX5_CMD_OP_MODIFY_RQ                     = 0x909,\n\tMLX5_CMD_OP_SET_DELAY_DROP_PARAMS         = 0x910,\n\tMLX5_CMD_OP_DESTROY_RQ                    = 0x90a,\n\tMLX5_CMD_OP_QUERY_RQ                      = 0x90b,\n\tMLX5_CMD_OP_CREATE_RMP                    = 0x90c,\n\tMLX5_CMD_OP_MODIFY_RMP                    = 0x90d,\n\tMLX5_CMD_OP_DESTROY_RMP                   = 0x90e,\n\tMLX5_CMD_OP_QUERY_RMP                     = 0x90f,\n\tMLX5_CMD_OP_CREATE_TIS                    = 0x912,\n\tMLX5_CMD_OP_MODIFY_TIS                    = 0x913,\n\tMLX5_CMD_OP_DESTROY_TIS                   = 0x914,\n\tMLX5_CMD_OP_QUERY_TIS                     = 0x915,\n\tMLX5_CMD_OP_CREATE_RQT                    = 0x916,\n\tMLX5_CMD_OP_MODIFY_RQT                    = 0x917,\n\tMLX5_CMD_OP_DESTROY_RQT                   = 0x918,\n\tMLX5_CMD_OP_QUERY_RQT                     = 0x919,\n\tMLX5_CMD_OP_SET_FLOW_TABLE_ROOT\t\t  = 0x92f,\n\tMLX5_CMD_OP_CREATE_FLOW_TABLE             = 0x930,\n\tMLX5_CMD_OP_DESTROY_FLOW_TABLE            = 0x931,\n\tMLX5_CMD_OP_QUERY_FLOW_TABLE              = 0x932,\n\tMLX5_CMD_OP_CREATE_FLOW_GROUP             = 0x933,\n\tMLX5_CMD_OP_DESTROY_FLOW_GROUP            = 0x934,\n\tMLX5_CMD_OP_QUERY_FLOW_GROUP              = 0x935,\n\tMLX5_CMD_OP_SET_FLOW_TABLE_ENTRY          = 0x936,\n\tMLX5_CMD_OP_QUERY_FLOW_TABLE_ENTRY        = 0x937,\n\tMLX5_CMD_OP_DELETE_FLOW_TABLE_ENTRY       = 0x938,\n\tMLX5_CMD_OP_ALLOC_FLOW_COUNTER            = 0x939,\n\tMLX5_CMD_OP_DEALLOC_FLOW_COUNTER          = 0x93a,\n\tMLX5_CMD_OP_QUERY_FLOW_COUNTER            = 0x93b,\n\tMLX5_CMD_OP_MODIFY_FLOW_TABLE             = 0x93c,\n\tMLX5_CMD_OP_ALLOC_PACKET_REFORMAT_CONTEXT = 0x93d,\n\tMLX5_CMD_OP_DEALLOC_PACKET_REFORMAT_CONTEXT = 0x93e,\n\tMLX5_CMD_OP_QUERY_PACKET_REFORMAT_CONTEXT = 0x93f,\n\tMLX5_CMD_OP_ALLOC_MODIFY_HEADER_CONTEXT   = 0x940,\n\tMLX5_CMD_OP_DEALLOC_MODIFY_HEADER_CONTEXT = 0x941,\n\tMLX5_CMD_OP_QUERY_MODIFY_HEADER_CONTEXT   = 0x942,\n\tMLX5_CMD_OP_FPGA_CREATE_QP                = 0x960,\n\tMLX5_CMD_OP_FPGA_MODIFY_QP                = 0x961,\n\tMLX5_CMD_OP_FPGA_QUERY_QP                 = 0x962,\n\tMLX5_CMD_OP_FPGA_DESTROY_QP               = 0x963,\n\tMLX5_CMD_OP_FPGA_QUERY_QP_COUNTERS        = 0x964,\n\tMLX5_CMD_OP_CREATE_GENERAL_OBJECT         = 0xa00,\n\tMLX5_CMD_OP_MODIFY_GENERAL_OBJECT         = 0xa01,\n\tMLX5_CMD_OP_QUERY_GENERAL_OBJECT          = 0xa02,\n\tMLX5_CMD_OP_DESTROY_GENERAL_OBJECT        = 0xa03,\n\tMLX5_CMD_OP_CREATE_UCTX                   = 0xa04,\n\tMLX5_CMD_OP_DESTROY_UCTX                  = 0xa06,\n\tMLX5_CMD_OP_CREATE_UMEM                   = 0xa08,\n\tMLX5_CMD_OP_DESTROY_UMEM                  = 0xa0a,\n\tMLX5_CMD_OP_SYNC_STEERING                 = 0xb00,\n\tMLX5_CMD_OP_QUERY_VHCA_STATE              = 0xb0d,\n\tMLX5_CMD_OP_MODIFY_VHCA_STATE             = 0xb0e,\n\tMLX5_CMD_OP_SYNC_CRYPTO                   = 0xb12,\n\tMLX5_CMD_OP_MAX\n};\n\n \nenum {\n\tMLX5_CMD_OP_GENERAL_START = 0xb00,\n\tMLX5_CMD_OP_GENERAL_END = 0xd00,\n};\n\nenum {\n\tMLX5_FT_NIC_RX_2_NIC_RX_RDMA = BIT(0),\n\tMLX5_FT_NIC_TX_RDMA_2_NIC_TX = BIT(1),\n};\n\nenum {\n\tMLX5_CMD_OP_MOD_UPDATE_HEADER_MODIFY_ARGUMENT = 0x1,\n};\n\nstruct mlx5_ifc_flow_table_fields_supported_bits {\n\tu8         outer_dmac[0x1];\n\tu8         outer_smac[0x1];\n\tu8         outer_ether_type[0x1];\n\tu8         outer_ip_version[0x1];\n\tu8         outer_first_prio[0x1];\n\tu8         outer_first_cfi[0x1];\n\tu8         outer_first_vid[0x1];\n\tu8         outer_ipv4_ttl[0x1];\n\tu8         outer_second_prio[0x1];\n\tu8         outer_second_cfi[0x1];\n\tu8         outer_second_vid[0x1];\n\tu8         reserved_at_b[0x1];\n\tu8         outer_sip[0x1];\n\tu8         outer_dip[0x1];\n\tu8         outer_frag[0x1];\n\tu8         outer_ip_protocol[0x1];\n\tu8         outer_ip_ecn[0x1];\n\tu8         outer_ip_dscp[0x1];\n\tu8         outer_udp_sport[0x1];\n\tu8         outer_udp_dport[0x1];\n\tu8         outer_tcp_sport[0x1];\n\tu8         outer_tcp_dport[0x1];\n\tu8         outer_tcp_flags[0x1];\n\tu8         outer_gre_protocol[0x1];\n\tu8         outer_gre_key[0x1];\n\tu8         outer_vxlan_vni[0x1];\n\tu8         outer_geneve_vni[0x1];\n\tu8         outer_geneve_oam[0x1];\n\tu8         outer_geneve_protocol_type[0x1];\n\tu8         outer_geneve_opt_len[0x1];\n\tu8         source_vhca_port[0x1];\n\tu8         source_eswitch_port[0x1];\n\n\tu8         inner_dmac[0x1];\n\tu8         inner_smac[0x1];\n\tu8         inner_ether_type[0x1];\n\tu8         inner_ip_version[0x1];\n\tu8         inner_first_prio[0x1];\n\tu8         inner_first_cfi[0x1];\n\tu8         inner_first_vid[0x1];\n\tu8         reserved_at_27[0x1];\n\tu8         inner_second_prio[0x1];\n\tu8         inner_second_cfi[0x1];\n\tu8         inner_second_vid[0x1];\n\tu8         reserved_at_2b[0x1];\n\tu8         inner_sip[0x1];\n\tu8         inner_dip[0x1];\n\tu8         inner_frag[0x1];\n\tu8         inner_ip_protocol[0x1];\n\tu8         inner_ip_ecn[0x1];\n\tu8         inner_ip_dscp[0x1];\n\tu8         inner_udp_sport[0x1];\n\tu8         inner_udp_dport[0x1];\n\tu8         inner_tcp_sport[0x1];\n\tu8         inner_tcp_dport[0x1];\n\tu8         inner_tcp_flags[0x1];\n\tu8         reserved_at_37[0x9];\n\n\tu8         geneve_tlv_option_0_data[0x1];\n\tu8         geneve_tlv_option_0_exist[0x1];\n\tu8         reserved_at_42[0x3];\n\tu8         outer_first_mpls_over_udp[0x4];\n\tu8         outer_first_mpls_over_gre[0x4];\n\tu8         inner_first_mpls[0x4];\n\tu8         outer_first_mpls[0x4];\n\tu8         reserved_at_55[0x2];\n\tu8\t   outer_esp_spi[0x1];\n\tu8         reserved_at_58[0x2];\n\tu8         bth_dst_qp[0x1];\n\tu8         reserved_at_5b[0x5];\n\n\tu8         reserved_at_60[0x18];\n\tu8         metadata_reg_c_7[0x1];\n\tu8         metadata_reg_c_6[0x1];\n\tu8         metadata_reg_c_5[0x1];\n\tu8         metadata_reg_c_4[0x1];\n\tu8         metadata_reg_c_3[0x1];\n\tu8         metadata_reg_c_2[0x1];\n\tu8         metadata_reg_c_1[0x1];\n\tu8         metadata_reg_c_0[0x1];\n};\n\n \nstruct mlx5_ifc_flow_table_fields_supported_2_bits {\n\tu8         reserved_at_0[0xe];\n\tu8         bth_opcode[0x1];\n\tu8         reserved_at_f[0x1];\n\tu8         tunnel_header_0_1[0x1];\n\tu8         reserved_at_11[0xf];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_flow_table_prop_layout_bits {\n\tu8         ft_support[0x1];\n\tu8         reserved_at_1[0x1];\n\tu8         flow_counter[0x1];\n\tu8\t   flow_modify_en[0x1];\n\tu8         modify_root[0x1];\n\tu8         identified_miss_table_mode[0x1];\n\tu8         flow_table_modify[0x1];\n\tu8         reformat[0x1];\n\tu8         decap[0x1];\n\tu8         reserved_at_9[0x1];\n\tu8         pop_vlan[0x1];\n\tu8         push_vlan[0x1];\n\tu8         reserved_at_c[0x1];\n\tu8         pop_vlan_2[0x1];\n\tu8         push_vlan_2[0x1];\n\tu8\t   reformat_and_vlan_action[0x1];\n\tu8\t   reserved_at_10[0x1];\n\tu8         sw_owner[0x1];\n\tu8\t   reformat_l3_tunnel_to_l2[0x1];\n\tu8\t   reformat_l2_to_l3_tunnel[0x1];\n\tu8\t   reformat_and_modify_action[0x1];\n\tu8\t   ignore_flow_level[0x1];\n\tu8         reserved_at_16[0x1];\n\tu8\t   table_miss_action_domain[0x1];\n\tu8         termination_table[0x1];\n\tu8         reformat_and_fwd_to_table[0x1];\n\tu8         reserved_at_1a[0x2];\n\tu8         ipsec_encrypt[0x1];\n\tu8         ipsec_decrypt[0x1];\n\tu8         sw_owner_v2[0x1];\n\tu8         reserved_at_1f[0x1];\n\n\tu8         termination_table_raw_traffic[0x1];\n\tu8         reserved_at_21[0x1];\n\tu8         log_max_ft_size[0x6];\n\tu8         log_max_modify_header_context[0x8];\n\tu8         max_modify_header_actions[0x8];\n\tu8         max_ft_level[0x8];\n\n\tu8         reformat_add_esp_trasport[0x1];\n\tu8         reformat_l2_to_l3_esp_tunnel[0x1];\n\tu8         reformat_add_esp_transport_over_udp[0x1];\n\tu8         reformat_del_esp_trasport[0x1];\n\tu8         reformat_l3_esp_tunnel_to_l2[0x1];\n\tu8         reformat_del_esp_transport_over_udp[0x1];\n\tu8         execute_aso[0x1];\n\tu8         reserved_at_47[0x19];\n\n\tu8         reserved_at_60[0x2];\n\tu8         reformat_insert[0x1];\n\tu8         reformat_remove[0x1];\n\tu8         macsec_encrypt[0x1];\n\tu8         macsec_decrypt[0x1];\n\tu8         reserved_at_66[0x2];\n\tu8         reformat_add_macsec[0x1];\n\tu8         reformat_remove_macsec[0x1];\n\tu8         reserved_at_6a[0xe];\n\tu8         log_max_ft_num[0x8];\n\n\tu8         reserved_at_80[0x10];\n\tu8         log_max_flow_counter[0x8];\n\tu8         log_max_destination[0x8];\n\n\tu8         reserved_at_a0[0x18];\n\tu8         log_max_flow[0x8];\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_flow_table_fields_supported_bits ft_field_support;\n\n\tstruct mlx5_ifc_flow_table_fields_supported_bits ft_field_bitmask_support;\n};\n\nstruct mlx5_ifc_odp_per_transport_service_cap_bits {\n\tu8         send[0x1];\n\tu8         receive[0x1];\n\tu8         write[0x1];\n\tu8         read[0x1];\n\tu8         atomic[0x1];\n\tu8         srq_receive[0x1];\n\tu8         reserved_at_6[0x1a];\n};\n\nstruct mlx5_ifc_ipv4_layout_bits {\n\tu8         reserved_at_0[0x60];\n\n\tu8         ipv4[0x20];\n};\n\nstruct mlx5_ifc_ipv6_layout_bits {\n\tu8         ipv6[16][0x8];\n};\n\nunion mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits {\n\tstruct mlx5_ifc_ipv6_layout_bits ipv6_layout;\n\tstruct mlx5_ifc_ipv4_layout_bits ipv4_layout;\n\tu8         reserved_at_0[0x80];\n};\n\nstruct mlx5_ifc_fte_match_set_lyr_2_4_bits {\n\tu8         smac_47_16[0x20];\n\n\tu8         smac_15_0[0x10];\n\tu8         ethertype[0x10];\n\n\tu8         dmac_47_16[0x20];\n\n\tu8         dmac_15_0[0x10];\n\tu8         first_prio[0x3];\n\tu8         first_cfi[0x1];\n\tu8         first_vid[0xc];\n\n\tu8         ip_protocol[0x8];\n\tu8         ip_dscp[0x6];\n\tu8         ip_ecn[0x2];\n\tu8         cvlan_tag[0x1];\n\tu8         svlan_tag[0x1];\n\tu8         frag[0x1];\n\tu8         ip_version[0x4];\n\tu8         tcp_flags[0x9];\n\n\tu8         tcp_sport[0x10];\n\tu8         tcp_dport[0x10];\n\n\tu8         reserved_at_c0[0x10];\n\tu8         ipv4_ihl[0x4];\n\tu8         reserved_at_c4[0x4];\n\n\tu8         ttl_hoplimit[0x8];\n\n\tu8         udp_sport[0x10];\n\tu8         udp_dport[0x10];\n\n\tunion mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits src_ipv4_src_ipv6;\n\n\tunion mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits dst_ipv4_dst_ipv6;\n};\n\nstruct mlx5_ifc_nvgre_key_bits {\n\tu8 hi[0x18];\n\tu8 lo[0x8];\n};\n\nunion mlx5_ifc_gre_key_bits {\n\tstruct mlx5_ifc_nvgre_key_bits nvgre;\n\tu8 key[0x20];\n};\n\nstruct mlx5_ifc_fte_match_set_misc_bits {\n\tu8         gre_c_present[0x1];\n\tu8         reserved_at_1[0x1];\n\tu8         gre_k_present[0x1];\n\tu8         gre_s_present[0x1];\n\tu8         source_vhca_port[0x4];\n\tu8         source_sqn[0x18];\n\n\tu8         source_eswitch_owner_vhca_id[0x10];\n\tu8         source_port[0x10];\n\n\tu8         outer_second_prio[0x3];\n\tu8         outer_second_cfi[0x1];\n\tu8         outer_second_vid[0xc];\n\tu8         inner_second_prio[0x3];\n\tu8         inner_second_cfi[0x1];\n\tu8         inner_second_vid[0xc];\n\n\tu8         outer_second_cvlan_tag[0x1];\n\tu8         inner_second_cvlan_tag[0x1];\n\tu8         outer_second_svlan_tag[0x1];\n\tu8         inner_second_svlan_tag[0x1];\n\tu8         reserved_at_64[0xc];\n\tu8         gre_protocol[0x10];\n\n\tunion mlx5_ifc_gre_key_bits gre_key;\n\n\tu8         vxlan_vni[0x18];\n\tu8         bth_opcode[0x8];\n\n\tu8         geneve_vni[0x18];\n\tu8         reserved_at_d8[0x6];\n\tu8         geneve_tlv_option_0_exist[0x1];\n\tu8         geneve_oam[0x1];\n\n\tu8         reserved_at_e0[0xc];\n\tu8         outer_ipv6_flow_label[0x14];\n\n\tu8         reserved_at_100[0xc];\n\tu8         inner_ipv6_flow_label[0x14];\n\n\tu8         reserved_at_120[0xa];\n\tu8         geneve_opt_len[0x6];\n\tu8         geneve_protocol_type[0x10];\n\n\tu8         reserved_at_140[0x8];\n\tu8         bth_dst_qp[0x18];\n\tu8\t   inner_esp_spi[0x20];\n\tu8\t   outer_esp_spi[0x20];\n\tu8         reserved_at_1a0[0x60];\n};\n\nstruct mlx5_ifc_fte_match_mpls_bits {\n\tu8         mpls_label[0x14];\n\tu8         mpls_exp[0x3];\n\tu8         mpls_s_bos[0x1];\n\tu8         mpls_ttl[0x8];\n};\n\nstruct mlx5_ifc_fte_match_set_misc2_bits {\n\tstruct mlx5_ifc_fte_match_mpls_bits outer_first_mpls;\n\n\tstruct mlx5_ifc_fte_match_mpls_bits inner_first_mpls;\n\n\tstruct mlx5_ifc_fte_match_mpls_bits outer_first_mpls_over_gre;\n\n\tstruct mlx5_ifc_fte_match_mpls_bits outer_first_mpls_over_udp;\n\n\tu8         metadata_reg_c_7[0x20];\n\n\tu8         metadata_reg_c_6[0x20];\n\n\tu8         metadata_reg_c_5[0x20];\n\n\tu8         metadata_reg_c_4[0x20];\n\n\tu8         metadata_reg_c_3[0x20];\n\n\tu8         metadata_reg_c_2[0x20];\n\n\tu8         metadata_reg_c_1[0x20];\n\n\tu8         metadata_reg_c_0[0x20];\n\n\tu8         metadata_reg_a[0x20];\n\n\tu8         reserved_at_1a0[0x8];\n\n\tu8         macsec_syndrome[0x8];\n\tu8         ipsec_syndrome[0x8];\n\tu8         reserved_at_1b8[0x8];\n\n\tu8         reserved_at_1c0[0x40];\n};\n\nstruct mlx5_ifc_fte_match_set_misc3_bits {\n\tu8         inner_tcp_seq_num[0x20];\n\n\tu8         outer_tcp_seq_num[0x20];\n\n\tu8         inner_tcp_ack_num[0x20];\n\n\tu8         outer_tcp_ack_num[0x20];\n\n\tu8\t   reserved_at_80[0x8];\n\tu8         outer_vxlan_gpe_vni[0x18];\n\n\tu8         outer_vxlan_gpe_next_protocol[0x8];\n\tu8         outer_vxlan_gpe_flags[0x8];\n\tu8\t   reserved_at_b0[0x10];\n\n\tu8\t   icmp_header_data[0x20];\n\n\tu8\t   icmpv6_header_data[0x20];\n\n\tu8\t   icmp_type[0x8];\n\tu8\t   icmp_code[0x8];\n\tu8\t   icmpv6_type[0x8];\n\tu8\t   icmpv6_code[0x8];\n\n\tu8         geneve_tlv_option_0_data[0x20];\n\n\tu8\t   gtpu_teid[0x20];\n\n\tu8\t   gtpu_msg_type[0x8];\n\tu8\t   gtpu_msg_flags[0x8];\n\tu8\t   reserved_at_170[0x10];\n\n\tu8\t   gtpu_dw_2[0x20];\n\n\tu8\t   gtpu_first_ext_dw_0[0x20];\n\n\tu8\t   gtpu_dw_0[0x20];\n\n\tu8\t   reserved_at_1e0[0x20];\n};\n\nstruct mlx5_ifc_fte_match_set_misc4_bits {\n\tu8         prog_sample_field_value_0[0x20];\n\n\tu8         prog_sample_field_id_0[0x20];\n\n\tu8         prog_sample_field_value_1[0x20];\n\n\tu8         prog_sample_field_id_1[0x20];\n\n\tu8         prog_sample_field_value_2[0x20];\n\n\tu8         prog_sample_field_id_2[0x20];\n\n\tu8         prog_sample_field_value_3[0x20];\n\n\tu8         prog_sample_field_id_3[0x20];\n\n\tu8         reserved_at_100[0x100];\n};\n\nstruct mlx5_ifc_fte_match_set_misc5_bits {\n\tu8         macsec_tag_0[0x20];\n\n\tu8         macsec_tag_1[0x20];\n\n\tu8         macsec_tag_2[0x20];\n\n\tu8         macsec_tag_3[0x20];\n\n\tu8         tunnel_header_0[0x20];\n\n\tu8         tunnel_header_1[0x20];\n\n\tu8         tunnel_header_2[0x20];\n\n\tu8         tunnel_header_3[0x20];\n\n\tu8         reserved_at_100[0x100];\n};\n\nstruct mlx5_ifc_cmd_pas_bits {\n\tu8         pa_h[0x20];\n\n\tu8         pa_l[0x14];\n\tu8         reserved_at_34[0xc];\n};\n\nstruct mlx5_ifc_uint64_bits {\n\tu8         hi[0x20];\n\n\tu8         lo[0x20];\n};\n\nenum {\n\tMLX5_ADS_STAT_RATE_NO_LIMIT  = 0x0,\n\tMLX5_ADS_STAT_RATE_2_5GBPS   = 0x7,\n\tMLX5_ADS_STAT_RATE_10GBPS    = 0x8,\n\tMLX5_ADS_STAT_RATE_30GBPS    = 0x9,\n\tMLX5_ADS_STAT_RATE_5GBPS     = 0xa,\n\tMLX5_ADS_STAT_RATE_20GBPS    = 0xb,\n\tMLX5_ADS_STAT_RATE_40GBPS    = 0xc,\n\tMLX5_ADS_STAT_RATE_60GBPS    = 0xd,\n\tMLX5_ADS_STAT_RATE_80GBPS    = 0xe,\n\tMLX5_ADS_STAT_RATE_120GBPS   = 0xf,\n};\n\nstruct mlx5_ifc_ads_bits {\n\tu8         fl[0x1];\n\tu8         free_ar[0x1];\n\tu8         reserved_at_2[0xe];\n\tu8         pkey_index[0x10];\n\n\tu8         reserved_at_20[0x8];\n\tu8         grh[0x1];\n\tu8         mlid[0x7];\n\tu8         rlid[0x10];\n\n\tu8         ack_timeout[0x5];\n\tu8         reserved_at_45[0x3];\n\tu8         src_addr_index[0x8];\n\tu8         reserved_at_50[0x4];\n\tu8         stat_rate[0x4];\n\tu8         hop_limit[0x8];\n\n\tu8         reserved_at_60[0x4];\n\tu8         tclass[0x8];\n\tu8         flow_label[0x14];\n\n\tu8         rgid_rip[16][0x8];\n\n\tu8         reserved_at_100[0x4];\n\tu8         f_dscp[0x1];\n\tu8         f_ecn[0x1];\n\tu8         reserved_at_106[0x1];\n\tu8         f_eth_prio[0x1];\n\tu8         ecn[0x2];\n\tu8         dscp[0x6];\n\tu8         udp_sport[0x10];\n\n\tu8         dei_cfi[0x1];\n\tu8         eth_prio[0x3];\n\tu8         sl[0x4];\n\tu8         vhca_port_num[0x8];\n\tu8         rmac_47_32[0x10];\n\n\tu8         rmac_31_0[0x20];\n};\n\nstruct mlx5_ifc_flow_table_nic_cap_bits {\n\tu8         nic_rx_multi_path_tirs[0x1];\n\tu8         nic_rx_multi_path_tirs_fts[0x1];\n\tu8         allow_sniffer_and_nic_rx_shared_tir[0x1];\n\tu8\t   reserved_at_3[0x4];\n\tu8\t   sw_owner_reformat_supported[0x1];\n\tu8\t   reserved_at_8[0x18];\n\n\tu8\t   encap_general_header[0x1];\n\tu8\t   reserved_at_21[0xa];\n\tu8\t   log_max_packet_reformat_context[0x5];\n\tu8\t   reserved_at_30[0x6];\n\tu8\t   max_encap_header_size[0xa];\n\tu8\t   reserved_at_40[0x1c0];\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive_rdma;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive_sniffer;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit_rdma;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit_sniffer;\n\n\tu8         reserved_at_e00[0x700];\n\n\tstruct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_receive_rdma;\n\n\tu8         reserved_at_1580[0x280];\n\n\tstruct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_transmit_rdma;\n\n\tu8         reserved_at_1880[0x780];\n\n\tu8         sw_steering_nic_rx_action_drop_icm_address[0x40];\n\n\tu8         sw_steering_nic_tx_action_drop_icm_address[0x40];\n\n\tu8         sw_steering_nic_tx_action_allow_icm_address[0x40];\n\n\tu8         reserved_at_20c0[0x5f40];\n};\n\nstruct mlx5_ifc_port_selection_cap_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         port_select_flow_table[0x1];\n\tu8         reserved_at_11[0x1];\n\tu8         port_select_flow_table_bypass[0x1];\n\tu8         reserved_at_13[0xd];\n\n\tu8         reserved_at_20[0x1e0];\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_port_selection;\n\n\tu8         reserved_at_400[0x7c00];\n};\n\nenum {\n\tMLX5_FDB_TO_VPORT_REG_C_0 = 0x01,\n\tMLX5_FDB_TO_VPORT_REG_C_1 = 0x02,\n\tMLX5_FDB_TO_VPORT_REG_C_2 = 0x04,\n\tMLX5_FDB_TO_VPORT_REG_C_3 = 0x08,\n\tMLX5_FDB_TO_VPORT_REG_C_4 = 0x10,\n\tMLX5_FDB_TO_VPORT_REG_C_5 = 0x20,\n\tMLX5_FDB_TO_VPORT_REG_C_6 = 0x40,\n\tMLX5_FDB_TO_VPORT_REG_C_7 = 0x80,\n};\n\nstruct mlx5_ifc_flow_table_eswitch_cap_bits {\n\tu8      fdb_to_vport_reg_c_id[0x8];\n\tu8      reserved_at_8[0x5];\n\tu8      fdb_uplink_hairpin[0x1];\n\tu8      fdb_multi_path_any_table_limit_regc[0x1];\n\tu8      reserved_at_f[0x3];\n\tu8      fdb_multi_path_any_table[0x1];\n\tu8      reserved_at_13[0x2];\n\tu8      fdb_modify_header_fwd_to_table[0x1];\n\tu8      fdb_ipv4_ttl_modify[0x1];\n\tu8      flow_source[0x1];\n\tu8      reserved_at_18[0x2];\n\tu8      multi_fdb_encap[0x1];\n\tu8      egress_acl_forward_to_vport[0x1];\n\tu8      fdb_multi_path_to_table[0x1];\n\tu8      reserved_at_1d[0x3];\n\n\tu8      reserved_at_20[0x1e0];\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_esw_fdb;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_ingress;\n\n\tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_egress;\n\n\tu8      reserved_at_800[0xC00];\n\n\tstruct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_esw_fdb;\n\n\tstruct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_esw_fdb;\n\n\tu8      reserved_at_1500[0x300];\n\n\tu8      sw_steering_fdb_action_drop_icm_address_rx[0x40];\n\n\tu8      sw_steering_fdb_action_drop_icm_address_tx[0x40];\n\n\tu8      sw_steering_uplink_icm_address_rx[0x40];\n\n\tu8      sw_steering_uplink_icm_address_tx[0x40];\n\n\tu8      reserved_at_1900[0x6700];\n};\n\nenum {\n\tMLX5_COUNTER_SOURCE_ESWITCH = 0x0,\n\tMLX5_COUNTER_FLOW_ESWITCH   = 0x1,\n};\n\nstruct mlx5_ifc_e_switch_cap_bits {\n\tu8         vport_svlan_strip[0x1];\n\tu8         vport_cvlan_strip[0x1];\n\tu8         vport_svlan_insert[0x1];\n\tu8         vport_cvlan_insert_if_not_exist[0x1];\n\tu8         vport_cvlan_insert_overwrite[0x1];\n\tu8         reserved_at_5[0x1];\n\tu8         vport_cvlan_insert_always[0x1];\n\tu8         esw_shared_ingress_acl[0x1];\n\tu8         esw_uplink_ingress_acl[0x1];\n\tu8         root_ft_on_other_esw[0x1];\n\tu8         reserved_at_a[0xf];\n\tu8         esw_functions_changed[0x1];\n\tu8         reserved_at_1a[0x1];\n\tu8         ecpf_vport_exists[0x1];\n\tu8         counter_eswitch_affinity[0x1];\n\tu8         merged_eswitch[0x1];\n\tu8         nic_vport_node_guid_modify[0x1];\n\tu8         nic_vport_port_guid_modify[0x1];\n\n\tu8         vxlan_encap_decap[0x1];\n\tu8         nvgre_encap_decap[0x1];\n\tu8         reserved_at_22[0x1];\n\tu8         log_max_fdb_encap_uplink[0x5];\n\tu8         reserved_at_21[0x3];\n\tu8         log_max_packet_reformat_context[0x5];\n\tu8         reserved_2b[0x6];\n\tu8         max_encap_header_size[0xa];\n\n\tu8         reserved_at_40[0xb];\n\tu8         log_max_esw_sf[0x5];\n\tu8         esw_sf_base_id[0x10];\n\n\tu8         reserved_at_60[0x7a0];\n\n};\n\nstruct mlx5_ifc_qos_cap_bits {\n\tu8         packet_pacing[0x1];\n\tu8         esw_scheduling[0x1];\n\tu8         esw_bw_share[0x1];\n\tu8         esw_rate_limit[0x1];\n\tu8         reserved_at_4[0x1];\n\tu8         packet_pacing_burst_bound[0x1];\n\tu8         packet_pacing_typical_size[0x1];\n\tu8         reserved_at_7[0x1];\n\tu8         nic_sq_scheduling[0x1];\n\tu8         nic_bw_share[0x1];\n\tu8         nic_rate_limit[0x1];\n\tu8         packet_pacing_uid[0x1];\n\tu8         log_esw_max_sched_depth[0x4];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0xb];\n\tu8         log_max_qos_nic_queue_group[0x5];\n\tu8         reserved_at_30[0x10];\n\n\tu8         packet_pacing_max_rate[0x20];\n\n\tu8         packet_pacing_min_rate[0x20];\n\n\tu8         reserved_at_80[0x10];\n\tu8         packet_pacing_rate_table_size[0x10];\n\n\tu8         esw_element_type[0x10];\n\tu8         esw_tsar_type[0x10];\n\n\tu8         reserved_at_c0[0x10];\n\tu8         max_qos_para_vport[0x10];\n\n\tu8         max_tsar_bw_share[0x20];\n\n\tu8         reserved_at_100[0x20];\n\n\tu8         reserved_at_120[0x3];\n\tu8         log_meter_aso_granularity[0x5];\n\tu8         reserved_at_128[0x3];\n\tu8         log_meter_aso_max_alloc[0x5];\n\tu8         reserved_at_130[0x3];\n\tu8         log_max_num_meter_aso[0x5];\n\tu8         reserved_at_138[0x8];\n\n\tu8         reserved_at_140[0x6c0];\n};\n\nstruct mlx5_ifc_debug_cap_bits {\n\tu8         core_dump_general[0x1];\n\tu8         core_dump_qp[0x1];\n\tu8         reserved_at_2[0x7];\n\tu8         resource_dump[0x1];\n\tu8         reserved_at_a[0x16];\n\n\tu8         reserved_at_20[0x2];\n\tu8         stall_detect[0x1];\n\tu8         reserved_at_23[0x1d];\n\n\tu8         reserved_at_40[0x7c0];\n};\n\nstruct mlx5_ifc_per_protocol_networking_offload_caps_bits {\n\tu8         csum_cap[0x1];\n\tu8         vlan_cap[0x1];\n\tu8         lro_cap[0x1];\n\tu8         lro_psh_flag[0x1];\n\tu8         lro_time_stamp[0x1];\n\tu8         reserved_at_5[0x2];\n\tu8         wqe_vlan_insert[0x1];\n\tu8         self_lb_en_modifiable[0x1];\n\tu8         reserved_at_9[0x2];\n\tu8         max_lso_cap[0x5];\n\tu8         multi_pkt_send_wqe[0x2];\n\tu8\t   wqe_inline_mode[0x2];\n\tu8         rss_ind_tbl_cap[0x4];\n\tu8         reg_umr_sq[0x1];\n\tu8         scatter_fcs[0x1];\n\tu8         enhanced_multi_pkt_send_wqe[0x1];\n\tu8         tunnel_lso_const_out_ip_id[0x1];\n\tu8         tunnel_lro_gre[0x1];\n\tu8         tunnel_lro_vxlan[0x1];\n\tu8         tunnel_stateless_gre[0x1];\n\tu8         tunnel_stateless_vxlan[0x1];\n\n\tu8         swp[0x1];\n\tu8         swp_csum[0x1];\n\tu8         swp_lso[0x1];\n\tu8         cqe_checksum_full[0x1];\n\tu8         tunnel_stateless_geneve_tx[0x1];\n\tu8         tunnel_stateless_mpls_over_udp[0x1];\n\tu8         tunnel_stateless_mpls_over_gre[0x1];\n\tu8         tunnel_stateless_vxlan_gpe[0x1];\n\tu8         tunnel_stateless_ipv4_over_vxlan[0x1];\n\tu8         tunnel_stateless_ip_over_ip[0x1];\n\tu8         insert_trailer[0x1];\n\tu8         reserved_at_2b[0x1];\n\tu8         tunnel_stateless_ip_over_ip_rx[0x1];\n\tu8         tunnel_stateless_ip_over_ip_tx[0x1];\n\tu8         reserved_at_2e[0x2];\n\tu8         max_vxlan_udp_ports[0x8];\n\tu8         reserved_at_38[0x6];\n\tu8         max_geneve_opt_len[0x1];\n\tu8         tunnel_stateless_geneve_rx[0x1];\n\n\tu8         reserved_at_40[0x10];\n\tu8         lro_min_mss_size[0x10];\n\n\tu8         reserved_at_60[0x120];\n\n\tu8         lro_timer_supported_periods[4][0x20];\n\n\tu8         reserved_at_200[0x600];\n};\n\nenum {\n\tMLX5_TIMESTAMP_FORMAT_CAP_FREE_RUNNING               = 0x0,\n\tMLX5_TIMESTAMP_FORMAT_CAP_REAL_TIME                  = 0x1,\n\tMLX5_TIMESTAMP_FORMAT_CAP_FREE_RUNNING_AND_REAL_TIME = 0x2,\n};\n\nstruct mlx5_ifc_roce_cap_bits {\n\tu8         roce_apm[0x1];\n\tu8         reserved_at_1[0x3];\n\tu8         sw_r_roce_src_udp_port[0x1];\n\tu8         fl_rc_qp_when_roce_disabled[0x1];\n\tu8         fl_rc_qp_when_roce_enabled[0x1];\n\tu8         reserved_at_7[0x1];\n\tu8\t   qp_ooo_transmit_default[0x1];\n\tu8         reserved_at_9[0x15];\n\tu8\t   qp_ts_format[0x2];\n\n\tu8         reserved_at_20[0x60];\n\n\tu8         reserved_at_80[0xc];\n\tu8         l3_type[0x4];\n\tu8         reserved_at_90[0x8];\n\tu8         roce_version[0x8];\n\n\tu8         reserved_at_a0[0x10];\n\tu8         r_roce_dest_udp_port[0x10];\n\n\tu8         r_roce_max_src_udp_port[0x10];\n\tu8         r_roce_min_src_udp_port[0x10];\n\n\tu8         reserved_at_e0[0x10];\n\tu8         roce_address_table_size[0x10];\n\n\tu8         reserved_at_100[0x700];\n};\n\nstruct mlx5_ifc_sync_steering_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n};\n\nstruct mlx5_ifc_sync_steering_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_sync_crypto_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x10];\n\tu8         crypto_type[0x10];\n\n\tu8         reserved_at_80[0x80];\n};\n\nstruct mlx5_ifc_sync_crypto_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_device_mem_cap_bits {\n\tu8         memic[0x1];\n\tu8         reserved_at_1[0x1f];\n\n\tu8         reserved_at_20[0xb];\n\tu8         log_min_memic_alloc_size[0x5];\n\tu8         reserved_at_30[0x8];\n\tu8\t   log_max_memic_addr_alignment[0x8];\n\n\tu8         memic_bar_start_addr[0x40];\n\n\tu8         memic_bar_size[0x20];\n\n\tu8         max_memic_size[0x20];\n\n\tu8         steering_sw_icm_start_address[0x40];\n\n\tu8         reserved_at_100[0x8];\n\tu8         log_header_modify_sw_icm_size[0x8];\n\tu8         reserved_at_110[0x2];\n\tu8         log_sw_icm_alloc_granularity[0x6];\n\tu8         log_steering_sw_icm_size[0x8];\n\n\tu8         reserved_at_120[0x18];\n\tu8         log_header_modify_pattern_sw_icm_size[0x8];\n\n\tu8         header_modify_sw_icm_start_address[0x40];\n\n\tu8         reserved_at_180[0x40];\n\n\tu8         header_modify_pattern_sw_icm_start_address[0x40];\n\n\tu8         memic_operations[0x20];\n\n\tu8         reserved_at_220[0x5e0];\n};\n\nstruct mlx5_ifc_device_event_cap_bits {\n\tu8         user_affiliated_events[4][0x40];\n\n\tu8         user_unaffiliated_events[4][0x40];\n};\n\nstruct mlx5_ifc_virtio_emulation_cap_bits {\n\tu8         desc_tunnel_offload_type[0x1];\n\tu8         eth_frame_offload_type[0x1];\n\tu8         virtio_version_1_0[0x1];\n\tu8         device_features_bits_mask[0xd];\n\tu8         event_mode[0x8];\n\tu8         virtio_queue_type[0x8];\n\n\tu8         max_tunnel_desc[0x10];\n\tu8         reserved_at_30[0x3];\n\tu8         log_doorbell_stride[0x5];\n\tu8         reserved_at_38[0x3];\n\tu8         log_doorbell_bar_size[0x5];\n\n\tu8         doorbell_bar_offset[0x40];\n\n\tu8         max_emulated_devices[0x8];\n\tu8         max_num_virtio_queues[0x18];\n\n\tu8         reserved_at_a0[0x60];\n\n\tu8         umem_1_buffer_param_a[0x20];\n\n\tu8         umem_1_buffer_param_b[0x20];\n\n\tu8         umem_2_buffer_param_a[0x20];\n\n\tu8         umem_2_buffer_param_b[0x20];\n\n\tu8         umem_3_buffer_param_a[0x20];\n\n\tu8         umem_3_buffer_param_b[0x20];\n\n\tu8         reserved_at_1c0[0x640];\n};\n\nenum {\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_1_BYTE     = 0x0,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_2_BYTES    = 0x2,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_4_BYTES    = 0x4,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_8_BYTES    = 0x8,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_16_BYTES   = 0x10,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_32_BYTES   = 0x20,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_64_BYTES   = 0x40,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_128_BYTES  = 0x80,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_256_BYTES  = 0x100,\n};\n\nenum {\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_1_BYTE     = 0x1,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_2_BYTES    = 0x2,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_4_BYTES    = 0x4,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_8_BYTES    = 0x8,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_16_BYTES   = 0x10,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_32_BYTES   = 0x20,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_64_BYTES   = 0x40,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_128_BYTES  = 0x80,\n\tMLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_256_BYTES  = 0x100,\n};\n\nstruct mlx5_ifc_atomic_caps_bits {\n\tu8         reserved_at_0[0x40];\n\n\tu8         atomic_req_8B_endianness_mode[0x2];\n\tu8         reserved_at_42[0x4];\n\tu8         supported_atomic_req_8B_endianness_mode_1[0x1];\n\n\tu8         reserved_at_47[0x19];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         reserved_at_80[0x10];\n\tu8         atomic_operations[0x10];\n\n\tu8         reserved_at_a0[0x10];\n\tu8         atomic_size_qp[0x10];\n\n\tu8         reserved_at_c0[0x10];\n\tu8         atomic_size_dc[0x10];\n\n\tu8         reserved_at_e0[0x720];\n};\n\nstruct mlx5_ifc_odp_cap_bits {\n\tu8         reserved_at_0[0x40];\n\n\tu8         sig[0x1];\n\tu8         reserved_at_41[0x1f];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_odp_per_transport_service_cap_bits rc_odp_caps;\n\n\tstruct mlx5_ifc_odp_per_transport_service_cap_bits uc_odp_caps;\n\n\tstruct mlx5_ifc_odp_per_transport_service_cap_bits ud_odp_caps;\n\n\tstruct mlx5_ifc_odp_per_transport_service_cap_bits xrc_odp_caps;\n\n\tstruct mlx5_ifc_odp_per_transport_service_cap_bits dc_odp_caps;\n\n\tu8         reserved_at_120[0x6E0];\n};\n\nstruct mlx5_ifc_tls_cap_bits {\n\tu8         tls_1_2_aes_gcm_128[0x1];\n\tu8         tls_1_3_aes_gcm_128[0x1];\n\tu8         tls_1_2_aes_gcm_256[0x1];\n\tu8         tls_1_3_aes_gcm_256[0x1];\n\tu8         reserved_at_4[0x1c];\n\n\tu8         reserved_at_20[0x7e0];\n};\n\nstruct mlx5_ifc_ipsec_cap_bits {\n\tu8         ipsec_full_offload[0x1];\n\tu8         ipsec_crypto_offload[0x1];\n\tu8         ipsec_esn[0x1];\n\tu8         ipsec_crypto_esp_aes_gcm_256_encrypt[0x1];\n\tu8         ipsec_crypto_esp_aes_gcm_128_encrypt[0x1];\n\tu8         ipsec_crypto_esp_aes_gcm_256_decrypt[0x1];\n\tu8         ipsec_crypto_esp_aes_gcm_128_decrypt[0x1];\n\tu8         reserved_at_7[0x4];\n\tu8         log_max_ipsec_offload[0x5];\n\tu8         reserved_at_10[0x10];\n\n\tu8         min_log_ipsec_full_replay_window[0x8];\n\tu8         max_log_ipsec_full_replay_window[0x8];\n\tu8         reserved_at_30[0x7d0];\n};\n\nstruct mlx5_ifc_macsec_cap_bits {\n\tu8    macsec_epn[0x1];\n\tu8    reserved_at_1[0x2];\n\tu8    macsec_crypto_esp_aes_gcm_256_encrypt[0x1];\n\tu8    macsec_crypto_esp_aes_gcm_128_encrypt[0x1];\n\tu8    macsec_crypto_esp_aes_gcm_256_decrypt[0x1];\n\tu8    macsec_crypto_esp_aes_gcm_128_decrypt[0x1];\n\tu8    reserved_at_7[0x4];\n\tu8    log_max_macsec_offload[0x5];\n\tu8    reserved_at_10[0x10];\n\n\tu8    min_log_macsec_full_replay_window[0x8];\n\tu8    max_log_macsec_full_replay_window[0x8];\n\tu8    reserved_at_30[0x10];\n\n\tu8    reserved_at_40[0x7c0];\n};\n\nenum {\n\tMLX5_WQ_TYPE_LINKED_LIST  = 0x0,\n\tMLX5_WQ_TYPE_CYCLIC       = 0x1,\n\tMLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ = 0x2,\n\tMLX5_WQ_TYPE_CYCLIC_STRIDING_RQ = 0x3,\n};\n\nenum {\n\tMLX5_WQ_END_PAD_MODE_NONE   = 0x0,\n\tMLX5_WQ_END_PAD_MODE_ALIGN  = 0x1,\n};\n\nenum {\n\tMLX5_CMD_HCA_CAP_GID_TABLE_SIZE_8_GID_ENTRIES    = 0x0,\n\tMLX5_CMD_HCA_CAP_GID_TABLE_SIZE_16_GID_ENTRIES   = 0x1,\n\tMLX5_CMD_HCA_CAP_GID_TABLE_SIZE_32_GID_ENTRIES   = 0x2,\n\tMLX5_CMD_HCA_CAP_GID_TABLE_SIZE_64_GID_ENTRIES   = 0x3,\n\tMLX5_CMD_HCA_CAP_GID_TABLE_SIZE_128_GID_ENTRIES  = 0x4,\n};\n\nenum {\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_128_ENTRIES  = 0x0,\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_256_ENTRIES  = 0x1,\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_512_ENTRIES  = 0x2,\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_1K_ENTRIES   = 0x3,\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_2K_ENTRIES   = 0x4,\n\tMLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_4K_ENTRIES   = 0x5,\n};\n\nenum {\n\tMLX5_CMD_HCA_CAP_PORT_TYPE_IB        = 0x0,\n\tMLX5_CMD_HCA_CAP_PORT_TYPE_ETHERNET  = 0x1,\n};\n\nenum {\n\tMLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_DISABLED       = 0x0,\n\tMLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_INITIAL_STATE  = 0x1,\n\tMLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_ENABLED        = 0x3,\n};\n\nenum {\n\tMLX5_CAP_PORT_TYPE_IB  = 0x0,\n\tMLX5_CAP_PORT_TYPE_ETH = 0x1,\n};\n\nenum {\n\tMLX5_CAP_UMR_FENCE_STRONG\t= 0x0,\n\tMLX5_CAP_UMR_FENCE_SMALL\t= 0x1,\n\tMLX5_CAP_UMR_FENCE_NONE\t\t= 0x2,\n};\n\nenum {\n\tMLX5_FLEX_PARSER_GENEVE_ENABLED\t\t= 1 << 3,\n\tMLX5_FLEX_PARSER_MPLS_OVER_GRE_ENABLED\t= 1 << 4,\n\tMLX5_FLEX_PARSER_MPLS_OVER_UDP_ENABLED\t= 1 << 5,\n\tMLX5_FLEX_PARSER_VXLAN_GPE_ENABLED\t= 1 << 7,\n\tMLX5_FLEX_PARSER_ICMP_V4_ENABLED\t= 1 << 8,\n\tMLX5_FLEX_PARSER_ICMP_V6_ENABLED\t= 1 << 9,\n\tMLX5_FLEX_PARSER_GENEVE_TLV_OPTION_0_ENABLED = 1 << 10,\n\tMLX5_FLEX_PARSER_GTPU_ENABLED\t\t= 1 << 11,\n\tMLX5_FLEX_PARSER_GTPU_DW_2_ENABLED\t= 1 << 16,\n\tMLX5_FLEX_PARSER_GTPU_FIRST_EXT_DW_0_ENABLED = 1 << 17,\n\tMLX5_FLEX_PARSER_GTPU_DW_0_ENABLED\t= 1 << 18,\n\tMLX5_FLEX_PARSER_GTPU_TEID_ENABLED\t= 1 << 19,\n};\n\nenum {\n\tMLX5_UCTX_CAP_RAW_TX = 1UL << 0,\n\tMLX5_UCTX_CAP_INTERNAL_DEV_RES = 1UL << 1,\n};\n\n#define MLX5_FC_BULK_SIZE_FACTOR 128\n\nenum mlx5_fc_bulk_alloc_bitmask {\n\tMLX5_FC_BULK_128   = (1 << 0),\n\tMLX5_FC_BULK_256   = (1 << 1),\n\tMLX5_FC_BULK_512   = (1 << 2),\n\tMLX5_FC_BULK_1024  = (1 << 3),\n\tMLX5_FC_BULK_2048  = (1 << 4),\n\tMLX5_FC_BULK_4096  = (1 << 5),\n\tMLX5_FC_BULK_8192  = (1 << 6),\n\tMLX5_FC_BULK_16384 = (1 << 7),\n};\n\n#define MLX5_FC_BULK_NUM_FCS(fc_enum) (MLX5_FC_BULK_SIZE_FACTOR * (fc_enum))\n\n#define MLX5_FT_MAX_MULTIPATH_LEVEL 63\n\nenum {\n\tMLX5_STEERING_FORMAT_CONNECTX_5   = 0,\n\tMLX5_STEERING_FORMAT_CONNECTX_6DX = 1,\n\tMLX5_STEERING_FORMAT_CONNECTX_7   = 2,\n};\n\nstruct mlx5_ifc_cmd_hca_cap_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         shared_object_to_user_object_allowed[0x1];\n\tu8         reserved_at_13[0xe];\n\tu8         vhca_resource_manager[0x1];\n\n\tu8         hca_cap_2[0x1];\n\tu8         create_lag_when_not_master_up[0x1];\n\tu8         dtor[0x1];\n\tu8         event_on_vhca_state_teardown_request[0x1];\n\tu8         event_on_vhca_state_in_use[0x1];\n\tu8         event_on_vhca_state_active[0x1];\n\tu8         event_on_vhca_state_allocated[0x1];\n\tu8         event_on_vhca_state_invalid[0x1];\n\tu8         reserved_at_28[0x8];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         log_max_srq_sz[0x8];\n\tu8         log_max_qp_sz[0x8];\n\tu8         event_cap[0x1];\n\tu8         reserved_at_91[0x2];\n\tu8         isolate_vl_tc_new[0x1];\n\tu8         reserved_at_94[0x4];\n\tu8         prio_tag_required[0x1];\n\tu8         reserved_at_99[0x2];\n\tu8         log_max_qp[0x5];\n\n\tu8         reserved_at_a0[0x3];\n\tu8\t   ece_support[0x1];\n\tu8\t   reserved_at_a4[0x5];\n\tu8         reg_c_preserve[0x1];\n\tu8         reserved_at_aa[0x1];\n\tu8         log_max_srq[0x5];\n\tu8         reserved_at_b0[0x1];\n\tu8         uplink_follow[0x1];\n\tu8         ts_cqe_to_dest_cqn[0x1];\n\tu8         reserved_at_b3[0x6];\n\tu8         go_back_n[0x1];\n\tu8         shampo[0x1];\n\tu8         reserved_at_bb[0x5];\n\n\tu8         max_sgl_for_optimized_performance[0x8];\n\tu8         log_max_cq_sz[0x8];\n\tu8         relaxed_ordering_write_umr[0x1];\n\tu8         relaxed_ordering_read_umr[0x1];\n\tu8         reserved_at_d2[0x7];\n\tu8         virtio_net_device_emualtion_manager[0x1];\n\tu8         virtio_blk_device_emualtion_manager[0x1];\n\tu8         log_max_cq[0x5];\n\n\tu8         log_max_eq_sz[0x8];\n\tu8         relaxed_ordering_write[0x1];\n\tu8         relaxed_ordering_read_pci_enabled[0x1];\n\tu8         log_max_mkey[0x6];\n\tu8         reserved_at_f0[0x6];\n\tu8\t   terminate_scatter_list_mkey[0x1];\n\tu8\t   repeated_mkey[0x1];\n\tu8         dump_fill_mkey[0x1];\n\tu8         reserved_at_f9[0x2];\n\tu8         fast_teardown[0x1];\n\tu8         log_max_eq[0x4];\n\n\tu8         max_indirection[0x8];\n\tu8         fixed_buffer_size[0x1];\n\tu8         log_max_mrw_sz[0x7];\n\tu8         force_teardown[0x1];\n\tu8         reserved_at_111[0x1];\n\tu8         log_max_bsf_list_size[0x6];\n\tu8         umr_extended_translation_offset[0x1];\n\tu8         null_mkey[0x1];\n\tu8         log_max_klm_list_size[0x6];\n\n\tu8         reserved_at_120[0x2];\n\tu8\t   qpc_extension[0x1];\n\tu8\t   reserved_at_123[0x7];\n\tu8         log_max_ra_req_dc[0x6];\n\tu8         reserved_at_130[0x2];\n\tu8         eth_wqe_too_small[0x1];\n\tu8         reserved_at_133[0x6];\n\tu8         vnic_env_cq_overrun[0x1];\n\tu8         log_max_ra_res_dc[0x6];\n\n\tu8         reserved_at_140[0x5];\n\tu8         release_all_pages[0x1];\n\tu8         must_not_use[0x1];\n\tu8         reserved_at_147[0x2];\n\tu8         roce_accl[0x1];\n\tu8         log_max_ra_req_qp[0x6];\n\tu8         reserved_at_150[0xa];\n\tu8         log_max_ra_res_qp[0x6];\n\n\tu8         end_pad[0x1];\n\tu8         cc_query_allowed[0x1];\n\tu8         cc_modify_allowed[0x1];\n\tu8         start_pad[0x1];\n\tu8         cache_line_128byte[0x1];\n\tu8         reserved_at_165[0x4];\n\tu8         rts2rts_qp_counters_set_id[0x1];\n\tu8         reserved_at_16a[0x2];\n\tu8         vnic_env_int_rq_oob[0x1];\n\tu8         sbcam_reg[0x1];\n\tu8         reserved_at_16e[0x1];\n\tu8         qcam_reg[0x1];\n\tu8         gid_table_size[0x10];\n\n\tu8         out_of_seq_cnt[0x1];\n\tu8         vport_counters[0x1];\n\tu8         retransmission_q_counters[0x1];\n\tu8         debug[0x1];\n\tu8         modify_rq_counter_set_id[0x1];\n\tu8         rq_delay_drop[0x1];\n\tu8         max_qp_cnt[0xa];\n\tu8         pkey_table_size[0x10];\n\n\tu8         vport_group_manager[0x1];\n\tu8         vhca_group_manager[0x1];\n\tu8         ib_virt[0x1];\n\tu8         eth_virt[0x1];\n\tu8         vnic_env_queue_counters[0x1];\n\tu8         ets[0x1];\n\tu8         nic_flow_table[0x1];\n\tu8         eswitch_manager[0x1];\n\tu8         device_memory[0x1];\n\tu8         mcam_reg[0x1];\n\tu8         pcam_reg[0x1];\n\tu8         local_ca_ack_delay[0x5];\n\tu8         port_module_event[0x1];\n\tu8         enhanced_error_q_counters[0x1];\n\tu8         ports_check[0x1];\n\tu8         reserved_at_1b3[0x1];\n\tu8         disable_link_up[0x1];\n\tu8         beacon_led[0x1];\n\tu8         port_type[0x2];\n\tu8         num_ports[0x8];\n\n\tu8         reserved_at_1c0[0x1];\n\tu8         pps[0x1];\n\tu8         pps_modify[0x1];\n\tu8         log_max_msg[0x5];\n\tu8         reserved_at_1c8[0x4];\n\tu8         max_tc[0x4];\n\tu8         temp_warn_event[0x1];\n\tu8         dcbx[0x1];\n\tu8         general_notification_event[0x1];\n\tu8         reserved_at_1d3[0x2];\n\tu8         fpga[0x1];\n\tu8         rol_s[0x1];\n\tu8         rol_g[0x1];\n\tu8         reserved_at_1d8[0x1];\n\tu8         wol_s[0x1];\n\tu8         wol_g[0x1];\n\tu8         wol_a[0x1];\n\tu8         wol_b[0x1];\n\tu8         wol_m[0x1];\n\tu8         wol_u[0x1];\n\tu8         wol_p[0x1];\n\n\tu8         stat_rate_support[0x10];\n\tu8         reserved_at_1f0[0x1];\n\tu8         pci_sync_for_fw_update_event[0x1];\n\tu8         reserved_at_1f2[0x6];\n\tu8         init2_lag_tx_port_affinity[0x1];\n\tu8         reserved_at_1fa[0x3];\n\tu8         cqe_version[0x4];\n\n\tu8         compact_address_vector[0x1];\n\tu8         striding_rq[0x1];\n\tu8         reserved_at_202[0x1];\n\tu8         ipoib_enhanced_offloads[0x1];\n\tu8         ipoib_basic_offloads[0x1];\n\tu8         reserved_at_205[0x1];\n\tu8         repeated_block_disabled[0x1];\n\tu8         umr_modify_entity_size_disabled[0x1];\n\tu8         umr_modify_atomic_disabled[0x1];\n\tu8         umr_indirect_mkey_disabled[0x1];\n\tu8         umr_fence[0x2];\n\tu8         dc_req_scat_data_cqe[0x1];\n\tu8         reserved_at_20d[0x2];\n\tu8         drain_sigerr[0x1];\n\tu8         cmdif_checksum[0x2];\n\tu8         sigerr_cqe[0x1];\n\tu8         reserved_at_213[0x1];\n\tu8         wq_signature[0x1];\n\tu8         sctr_data_cqe[0x1];\n\tu8         reserved_at_216[0x1];\n\tu8         sho[0x1];\n\tu8         tph[0x1];\n\tu8         rf[0x1];\n\tu8         dct[0x1];\n\tu8         qos[0x1];\n\tu8         eth_net_offloads[0x1];\n\tu8         roce[0x1];\n\tu8         atomic[0x1];\n\tu8         reserved_at_21f[0x1];\n\n\tu8         cq_oi[0x1];\n\tu8         cq_resize[0x1];\n\tu8         cq_moderation[0x1];\n\tu8         reserved_at_223[0x3];\n\tu8         cq_eq_remap[0x1];\n\tu8         pg[0x1];\n\tu8         block_lb_mc[0x1];\n\tu8         reserved_at_229[0x1];\n\tu8         scqe_break_moderation[0x1];\n\tu8         cq_period_start_from_cqe[0x1];\n\tu8         cd[0x1];\n\tu8         reserved_at_22d[0x1];\n\tu8         apm[0x1];\n\tu8         vector_calc[0x1];\n\tu8         umr_ptr_rlky[0x1];\n\tu8\t   imaicl[0x1];\n\tu8\t   qp_packet_based[0x1];\n\tu8         reserved_at_233[0x3];\n\tu8         qkv[0x1];\n\tu8         pkv[0x1];\n\tu8         set_deth_sqpn[0x1];\n\tu8         reserved_at_239[0x3];\n\tu8         xrc[0x1];\n\tu8         ud[0x1];\n\tu8         uc[0x1];\n\tu8         rc[0x1];\n\n\tu8         uar_4k[0x1];\n\tu8         reserved_at_241[0x7];\n\tu8         fl_rc_qp_when_roce_disabled[0x1];\n\tu8         regexp_params[0x1];\n\tu8         uar_sz[0x6];\n\tu8         port_selection_cap[0x1];\n\tu8         reserved_at_251[0x1];\n\tu8         umem_uid_0[0x1];\n\tu8         reserved_at_253[0x5];\n\tu8         log_pg_sz[0x8];\n\n\tu8         bf[0x1];\n\tu8         driver_version[0x1];\n\tu8         pad_tx_eth_packet[0x1];\n\tu8         reserved_at_263[0x3];\n\tu8         mkey_by_name[0x1];\n\tu8         reserved_at_267[0x4];\n\n\tu8         log_bf_reg_size[0x5];\n\n\tu8         reserved_at_270[0x3];\n\tu8\t   qp_error_syndrome[0x1];\n\tu8\t   reserved_at_274[0x2];\n\tu8         lag_dct[0x2];\n\tu8         lag_tx_port_affinity[0x1];\n\tu8         lag_native_fdb_selection[0x1];\n\tu8         reserved_at_27a[0x1];\n\tu8         lag_master[0x1];\n\tu8         num_lag_ports[0x4];\n\n\tu8         reserved_at_280[0x10];\n\tu8         max_wqe_sz_sq[0x10];\n\n\tu8         reserved_at_2a0[0x10];\n\tu8         max_wqe_sz_rq[0x10];\n\n\tu8         max_flow_counter_31_16[0x10];\n\tu8         max_wqe_sz_sq_dc[0x10];\n\n\tu8         reserved_at_2e0[0x7];\n\tu8         max_qp_mcg[0x19];\n\n\tu8         reserved_at_300[0x10];\n\tu8         flow_counter_bulk_alloc[0x8];\n\tu8         log_max_mcg[0x8];\n\n\tu8         reserved_at_320[0x3];\n\tu8         log_max_transport_domain[0x5];\n\tu8         reserved_at_328[0x2];\n\tu8\t   relaxed_ordering_read[0x1];\n\tu8         log_max_pd[0x5];\n\tu8         reserved_at_330[0x6];\n\tu8         pci_sync_for_fw_update_with_driver_unload[0x1];\n\tu8         vnic_env_cnt_steering_fail[0x1];\n\tu8         vport_counter_local_loopback[0x1];\n\tu8         q_counter_aggregation[0x1];\n\tu8         q_counter_other_vport[0x1];\n\tu8         log_max_xrcd[0x5];\n\n\tu8         nic_receive_steering_discard[0x1];\n\tu8         receive_discard_vport_down[0x1];\n\tu8         transmit_discard_vport_down[0x1];\n\tu8         eq_overrun_count[0x1];\n\tu8         reserved_at_344[0x1];\n\tu8         invalid_command_count[0x1];\n\tu8         quota_exceeded_count[0x1];\n\tu8         reserved_at_347[0x1];\n\tu8         log_max_flow_counter_bulk[0x8];\n\tu8         max_flow_counter_15_0[0x10];\n\n\n\tu8         reserved_at_360[0x3];\n\tu8         log_max_rq[0x5];\n\tu8         reserved_at_368[0x3];\n\tu8         log_max_sq[0x5];\n\tu8         reserved_at_370[0x3];\n\tu8         log_max_tir[0x5];\n\tu8         reserved_at_378[0x3];\n\tu8         log_max_tis[0x5];\n\n\tu8         basic_cyclic_rcv_wqe[0x1];\n\tu8         reserved_at_381[0x2];\n\tu8         log_max_rmp[0x5];\n\tu8         reserved_at_388[0x3];\n\tu8         log_max_rqt[0x5];\n\tu8         reserved_at_390[0x3];\n\tu8         log_max_rqt_size[0x5];\n\tu8         reserved_at_398[0x3];\n\tu8         log_max_tis_per_sq[0x5];\n\n\tu8         ext_stride_num_range[0x1];\n\tu8         roce_rw_supported[0x1];\n\tu8         log_max_current_uc_list_wr_supported[0x1];\n\tu8         log_max_stride_sz_rq[0x5];\n\tu8         reserved_at_3a8[0x3];\n\tu8         log_min_stride_sz_rq[0x5];\n\tu8         reserved_at_3b0[0x3];\n\tu8         log_max_stride_sz_sq[0x5];\n\tu8         reserved_at_3b8[0x3];\n\tu8         log_min_stride_sz_sq[0x5];\n\n\tu8         hairpin[0x1];\n\tu8         reserved_at_3c1[0x2];\n\tu8         log_max_hairpin_queues[0x5];\n\tu8         reserved_at_3c8[0x3];\n\tu8         log_max_hairpin_wq_data_sz[0x5];\n\tu8         reserved_at_3d0[0x3];\n\tu8         log_max_hairpin_num_packets[0x5];\n\tu8         reserved_at_3d8[0x3];\n\tu8         log_max_wq_sz[0x5];\n\n\tu8         nic_vport_change_event[0x1];\n\tu8         disable_local_lb_uc[0x1];\n\tu8         disable_local_lb_mc[0x1];\n\tu8         log_min_hairpin_wq_data_sz[0x5];\n\tu8         reserved_at_3e8[0x2];\n\tu8         vhca_state[0x1];\n\tu8         log_max_vlan_list[0x5];\n\tu8         reserved_at_3f0[0x3];\n\tu8         log_max_current_mc_list[0x5];\n\tu8         reserved_at_3f8[0x3];\n\tu8         log_max_current_uc_list[0x5];\n\n\tu8         general_obj_types[0x40];\n\n\tu8         sq_ts_format[0x2];\n\tu8         rq_ts_format[0x2];\n\tu8         steering_format_version[0x4];\n\tu8         create_qp_start_hint[0x18];\n\n\tu8         reserved_at_460[0x1];\n\tu8         ats[0x1];\n\tu8         reserved_at_462[0x1];\n\tu8         log_max_uctx[0x5];\n\tu8         reserved_at_468[0x1];\n\tu8         crypto[0x1];\n\tu8         ipsec_offload[0x1];\n\tu8         log_max_umem[0x5];\n\tu8         max_num_eqs[0x10];\n\n\tu8         reserved_at_480[0x1];\n\tu8         tls_tx[0x1];\n\tu8         tls_rx[0x1];\n\tu8         log_max_l2_table[0x5];\n\tu8         reserved_at_488[0x8];\n\tu8         log_uar_page_sz[0x10];\n\n\tu8         reserved_at_4a0[0x20];\n\tu8         device_frequency_mhz[0x20];\n\tu8         device_frequency_khz[0x20];\n\n\tu8         reserved_at_500[0x20];\n\tu8\t   num_of_uars_per_page[0x20];\n\n\tu8         flex_parser_protocols[0x20];\n\n\tu8         max_geneve_tlv_options[0x8];\n\tu8         reserved_at_568[0x3];\n\tu8         max_geneve_tlv_option_data_len[0x5];\n\tu8         reserved_at_570[0x9];\n\tu8         adv_virtualization[0x1];\n\tu8         reserved_at_57a[0x6];\n\n\tu8\t   reserved_at_580[0xb];\n\tu8\t   log_max_dci_stream_channels[0x5];\n\tu8\t   reserved_at_590[0x3];\n\tu8\t   log_max_dci_errored_streams[0x5];\n\tu8\t   reserved_at_598[0x8];\n\n\tu8         reserved_at_5a0[0x10];\n\tu8         enhanced_cqe_compression[0x1];\n\tu8         reserved_at_5b1[0x2];\n\tu8         log_max_dek[0x5];\n\tu8         reserved_at_5b8[0x4];\n\tu8         mini_cqe_resp_stride_index[0x1];\n\tu8         cqe_128_always[0x1];\n\tu8         cqe_compression_128[0x1];\n\tu8         cqe_compression[0x1];\n\n\tu8         cqe_compression_timeout[0x10];\n\tu8         cqe_compression_max_num[0x10];\n\n\tu8         reserved_at_5e0[0x8];\n\tu8         flex_parser_id_gtpu_dw_0[0x4];\n\tu8         reserved_at_5ec[0x4];\n\tu8         tag_matching[0x1];\n\tu8         rndv_offload_rc[0x1];\n\tu8         rndv_offload_dc[0x1];\n\tu8         log_tag_matching_list_sz[0x5];\n\tu8         reserved_at_5f8[0x3];\n\tu8         log_max_xrq[0x5];\n\n\tu8\t   affiliate_nic_vport_criteria[0x8];\n\tu8\t   native_port_num[0x8];\n\tu8\t   num_vhca_ports[0x8];\n\tu8         flex_parser_id_gtpu_teid[0x4];\n\tu8         reserved_at_61c[0x2];\n\tu8\t   sw_owner_id[0x1];\n\tu8         reserved_at_61f[0x1];\n\n\tu8         max_num_of_monitor_counters[0x10];\n\tu8         num_ppcnt_monitor_counters[0x10];\n\n\tu8         max_num_sf[0x10];\n\tu8         num_q_monitor_counters[0x10];\n\n\tu8         reserved_at_660[0x20];\n\n\tu8         sf[0x1];\n\tu8         sf_set_partition[0x1];\n\tu8         reserved_at_682[0x1];\n\tu8         log_max_sf[0x5];\n\tu8         apu[0x1];\n\tu8         reserved_at_689[0x4];\n\tu8         migration[0x1];\n\tu8         reserved_at_68e[0x2];\n\tu8         log_min_sf_size[0x8];\n\tu8         max_num_sf_partitions[0x8];\n\n\tu8         uctx_cap[0x20];\n\n\tu8         reserved_at_6c0[0x4];\n\tu8         flex_parser_id_geneve_tlv_option_0[0x4];\n\tu8         flex_parser_id_icmp_dw1[0x4];\n\tu8         flex_parser_id_icmp_dw0[0x4];\n\tu8         flex_parser_id_icmpv6_dw1[0x4];\n\tu8         flex_parser_id_icmpv6_dw0[0x4];\n\tu8         flex_parser_id_outer_first_mpls_over_gre[0x4];\n\tu8         flex_parser_id_outer_first_mpls_over_udp_label[0x4];\n\n\tu8         max_num_match_definer[0x10];\n\tu8\t   sf_base_id[0x10];\n\n\tu8         flex_parser_id_gtpu_dw_2[0x4];\n\tu8         flex_parser_id_gtpu_first_ext_dw_0[0x4];\n\tu8\t   num_total_dynamic_vf_msix[0x18];\n\tu8\t   reserved_at_720[0x14];\n\tu8\t   dynamic_msix_table_size[0xc];\n\tu8\t   reserved_at_740[0xc];\n\tu8\t   min_dynamic_vf_msix_table_size[0x4];\n\tu8\t   reserved_at_750[0x4];\n\tu8\t   max_dynamic_vf_msix_table_size[0xc];\n\n\tu8         reserved_at_760[0x3];\n\tu8         log_max_num_header_modify_argument[0x5];\n\tu8         reserved_at_768[0x4];\n\tu8         log_header_modify_argument_granularity[0x4];\n\tu8         reserved_at_770[0x3];\n\tu8         log_header_modify_argument_max_alloc[0x5];\n\tu8         reserved_at_778[0x8];\n\n\tu8\t   vhca_tunnel_commands[0x40];\n\tu8         match_definer_format_supported[0x40];\n};\n\nstruct mlx5_ifc_cmd_hca_cap_2_bits {\n\tu8\t   reserved_at_0[0x80];\n\n\tu8         migratable[0x1];\n\tu8         reserved_at_81[0x1f];\n\n\tu8\t   max_reformat_insert_size[0x8];\n\tu8\t   max_reformat_insert_offset[0x8];\n\tu8\t   max_reformat_remove_size[0x8];\n\tu8\t   max_reformat_remove_offset[0x8];\n\n\tu8\t   reserved_at_c0[0x8];\n\tu8\t   migration_multi_load[0x1];\n\tu8\t   migration_tracking_state[0x1];\n\tu8\t   reserved_at_ca[0x16];\n\n\tu8\t   reserved_at_e0[0xc0];\n\n\tu8\t   flow_table_type_2_type[0x8];\n\tu8\t   reserved_at_1a8[0x3];\n\tu8\t   log_min_mkey_entity_size[0x5];\n\tu8\t   reserved_at_1b0[0x10];\n\n\tu8\t   reserved_at_1c0[0x60];\n\n\tu8\t   reserved_at_220[0x1];\n\tu8\t   sw_vhca_id_valid[0x1];\n\tu8\t   sw_vhca_id[0xe];\n\tu8\t   reserved_at_230[0x10];\n\n\tu8\t   reserved_at_240[0xb];\n\tu8\t   ts_cqe_metadata_size2wqe_counter[0x5];\n\tu8\t   reserved_at_250[0x10];\n\n\tu8\t   reserved_at_260[0x120];\n\tu8\t   reserved_at_380[0x10];\n\tu8\t   ec_vf_vport_base[0x10];\n\tu8\t   reserved_at_3a0[0x460];\n};\n\nenum mlx5_ifc_flow_destination_type {\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_VPORT        = 0x0,\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_FLOW_TABLE   = 0x1,\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_TIR          = 0x2,\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_FLOW_SAMPLER = 0x6,\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_UPLINK       = 0x8,\n\tMLX5_IFC_FLOW_DESTINATION_TYPE_TABLE_TYPE   = 0xA,\n};\n\nenum mlx5_flow_table_miss_action {\n\tMLX5_FLOW_TABLE_MISS_ACTION_DEF,\n\tMLX5_FLOW_TABLE_MISS_ACTION_FWD,\n\tMLX5_FLOW_TABLE_MISS_ACTION_SWITCH_DOMAIN,\n};\n\nstruct mlx5_ifc_dest_format_struct_bits {\n\tu8         destination_type[0x8];\n\tu8         destination_id[0x18];\n\n\tu8         destination_eswitch_owner_vhca_id_valid[0x1];\n\tu8         packet_reformat[0x1];\n\tu8         reserved_at_22[0x6];\n\tu8         destination_table_type[0x8];\n\tu8         destination_eswitch_owner_vhca_id[0x10];\n};\n\nstruct mlx5_ifc_flow_counter_list_bits {\n\tu8         flow_counter_id[0x20];\n\n\tu8         reserved_at_20[0x20];\n};\n\nstruct mlx5_ifc_extended_dest_format_bits {\n\tstruct mlx5_ifc_dest_format_struct_bits destination_entry;\n\n\tu8         packet_reformat_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nunion mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits {\n\tstruct mlx5_ifc_extended_dest_format_bits extended_dest_format;\n\tstruct mlx5_ifc_flow_counter_list_bits flow_counter_list;\n};\n\nstruct mlx5_ifc_fte_match_param_bits {\n\tstruct mlx5_ifc_fte_match_set_lyr_2_4_bits outer_headers;\n\n\tstruct mlx5_ifc_fte_match_set_misc_bits misc_parameters;\n\n\tstruct mlx5_ifc_fte_match_set_lyr_2_4_bits inner_headers;\n\n\tstruct mlx5_ifc_fte_match_set_misc2_bits misc_parameters_2;\n\n\tstruct mlx5_ifc_fte_match_set_misc3_bits misc_parameters_3;\n\n\tstruct mlx5_ifc_fte_match_set_misc4_bits misc_parameters_4;\n\n\tstruct mlx5_ifc_fte_match_set_misc5_bits misc_parameters_5;\n\n\tu8         reserved_at_e00[0x200];\n};\n\nenum {\n\tMLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_SRC_IP     = 0x0,\n\tMLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_DST_IP     = 0x1,\n\tMLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_SPORT   = 0x2,\n\tMLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_DPORT   = 0x3,\n\tMLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_IPSEC_SPI  = 0x4,\n};\n\nstruct mlx5_ifc_rx_hash_field_select_bits {\n\tu8         l3_prot_type[0x1];\n\tu8         l4_prot_type[0x1];\n\tu8         selected_fields[0x1e];\n};\n\nenum {\n\tMLX5_WQ_WQ_TYPE_WQ_LINKED_LIST  = 0x0,\n\tMLX5_WQ_WQ_TYPE_WQ_CYCLIC       = 0x1,\n};\n\nenum {\n\tMLX5_WQ_END_PADDING_MODE_END_PAD_NONE   = 0x0,\n\tMLX5_WQ_END_PADDING_MODE_END_PAD_ALIGN  = 0x1,\n};\n\nstruct mlx5_ifc_wq_bits {\n\tu8         wq_type[0x4];\n\tu8         wq_signature[0x1];\n\tu8         end_padding_mode[0x2];\n\tu8         cd_slave[0x1];\n\tu8         reserved_at_8[0x18];\n\n\tu8         hds_skip_first_sge[0x1];\n\tu8         log2_hds_buf_size[0x3];\n\tu8         reserved_at_24[0x7];\n\tu8         page_offset[0x5];\n\tu8         lwm[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_60[0x8];\n\tu8         uar_page[0x18];\n\n\tu8         dbr_addr[0x40];\n\n\tu8         hw_counter[0x20];\n\n\tu8         sw_counter[0x20];\n\n\tu8         reserved_at_100[0xc];\n\tu8         log_wq_stride[0x4];\n\tu8         reserved_at_110[0x3];\n\tu8         log_wq_pg_sz[0x5];\n\tu8         reserved_at_118[0x3];\n\tu8         log_wq_sz[0x5];\n\n\tu8         dbr_umem_valid[0x1];\n\tu8         wq_umem_valid[0x1];\n\tu8         reserved_at_122[0x1];\n\tu8         log_hairpin_num_packets[0x5];\n\tu8         reserved_at_128[0x3];\n\tu8         log_hairpin_data_sz[0x5];\n\n\tu8         reserved_at_130[0x4];\n\tu8         log_wqe_num_of_strides[0x4];\n\tu8         two_byte_shift_en[0x1];\n\tu8         reserved_at_139[0x4];\n\tu8         log_wqe_stride_size[0x3];\n\n\tu8         reserved_at_140[0x80];\n\n\tu8         headers_mkey[0x20];\n\n\tu8         shampo_enable[0x1];\n\tu8         reserved_at_1e1[0x4];\n\tu8         log_reservation_size[0x3];\n\tu8         reserved_at_1e8[0x5];\n\tu8         log_max_num_of_packets_per_reservation[0x3];\n\tu8         reserved_at_1f0[0x6];\n\tu8         log_headers_entry_size[0x2];\n\tu8         reserved_at_1f8[0x4];\n\tu8         log_headers_buffer_entry_num[0x4];\n\n\tu8         reserved_at_200[0x400];\n\n\tstruct mlx5_ifc_cmd_pas_bits pas[];\n};\n\nstruct mlx5_ifc_rq_num_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         rq_num[0x18];\n};\n\nstruct mlx5_ifc_mac_address_layout_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         mac_addr_47_32[0x10];\n\n\tu8         mac_addr_31_0[0x20];\n};\n\nstruct mlx5_ifc_vlan_layout_bits {\n\tu8         reserved_at_0[0x14];\n\tu8         vlan[0x0c];\n\n\tu8         reserved_at_20[0x20];\n};\n\nstruct mlx5_ifc_cong_control_r_roce_ecn_np_bits {\n\tu8         reserved_at_0[0xa0];\n\n\tu8         min_time_between_cnps[0x20];\n\n\tu8         reserved_at_c0[0x12];\n\tu8         cnp_dscp[0x6];\n\tu8         reserved_at_d8[0x4];\n\tu8         cnp_prio_mode[0x1];\n\tu8         cnp_802p_prio[0x3];\n\n\tu8         reserved_at_e0[0x720];\n};\n\nstruct mlx5_ifc_cong_control_r_roce_ecn_rp_bits {\n\tu8         reserved_at_0[0x60];\n\n\tu8         reserved_at_60[0x4];\n\tu8         clamp_tgt_rate[0x1];\n\tu8         reserved_at_65[0x3];\n\tu8         clamp_tgt_rate_after_time_inc[0x1];\n\tu8         reserved_at_69[0x17];\n\n\tu8         reserved_at_80[0x20];\n\n\tu8         rpg_time_reset[0x20];\n\n\tu8         rpg_byte_reset[0x20];\n\n\tu8         rpg_threshold[0x20];\n\n\tu8         rpg_max_rate[0x20];\n\n\tu8         rpg_ai_rate[0x20];\n\n\tu8         rpg_hai_rate[0x20];\n\n\tu8         rpg_gd[0x20];\n\n\tu8         rpg_min_dec_fac[0x20];\n\n\tu8         rpg_min_rate[0x20];\n\n\tu8         reserved_at_1c0[0xe0];\n\n\tu8         rate_to_set_on_first_cnp[0x20];\n\n\tu8         dce_tcp_g[0x20];\n\n\tu8         dce_tcp_rtt[0x20];\n\n\tu8         rate_reduce_monitor_period[0x20];\n\n\tu8         reserved_at_320[0x20];\n\n\tu8         initial_alpha_value[0x20];\n\n\tu8         reserved_at_360[0x4a0];\n};\n\nstruct mlx5_ifc_cong_control_r_roce_general_bits {\n\tu8         reserved_at_0[0x80];\n\n\tu8         reserved_at_80[0x10];\n\tu8         rtt_resp_dscp_valid[0x1];\n\tu8         reserved_at_91[0x9];\n\tu8         rtt_resp_dscp[0x6];\n\n\tu8         reserved_at_a0[0x760];\n};\n\nstruct mlx5_ifc_cong_control_802_1qau_rp_bits {\n\tu8         reserved_at_0[0x80];\n\n\tu8         rppp_max_rps[0x20];\n\n\tu8         rpg_time_reset[0x20];\n\n\tu8         rpg_byte_reset[0x20];\n\n\tu8         rpg_threshold[0x20];\n\n\tu8         rpg_max_rate[0x20];\n\n\tu8         rpg_ai_rate[0x20];\n\n\tu8         rpg_hai_rate[0x20];\n\n\tu8         rpg_gd[0x20];\n\n\tu8         rpg_min_dec_fac[0x20];\n\n\tu8         rpg_min_rate[0x20];\n\n\tu8         reserved_at_1c0[0x640];\n};\n\nenum {\n\tMLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_CQ_SIZE    = 0x1,\n\tMLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_PAGE_OFFSET    = 0x2,\n\tMLX5_RESIZE_FIELD_SELECT_RESIZE_FIELD_SELECT_LOG_PAGE_SIZE  = 0x4,\n};\n\nstruct mlx5_ifc_resize_field_select_bits {\n\tu8         resize_field_select[0x20];\n};\n\nstruct mlx5_ifc_resource_dump_bits {\n\tu8         more_dump[0x1];\n\tu8         inline_dump[0x1];\n\tu8         reserved_at_2[0xa];\n\tu8         seq_num[0x4];\n\tu8         segment_type[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         index1[0x20];\n\n\tu8         index2[0x20];\n\n\tu8         num_of_obj1[0x10];\n\tu8         num_of_obj2[0x10];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         device_opaque[0x40];\n\n\tu8         mkey[0x20];\n\n\tu8         size[0x20];\n\n\tu8         address[0x40];\n\n\tu8         inline_data[52][0x20];\n};\n\nstruct mlx5_ifc_resource_dump_menu_record_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         num_of_obj2_supports_active[0x1];\n\tu8         num_of_obj2_supports_all[0x1];\n\tu8         must_have_num_of_obj2[0x1];\n\tu8         support_num_of_obj2[0x1];\n\tu8         num_of_obj1_supports_active[0x1];\n\tu8         num_of_obj1_supports_all[0x1];\n\tu8         must_have_num_of_obj1[0x1];\n\tu8         support_num_of_obj1[0x1];\n\tu8         must_have_index2[0x1];\n\tu8         support_index2[0x1];\n\tu8         must_have_index1[0x1];\n\tu8         support_index1[0x1];\n\tu8         segment_type[0x10];\n\n\tu8         segment_name[4][0x20];\n\n\tu8         index1_name[4][0x20];\n\n\tu8         index2_name[4][0x20];\n};\n\nstruct mlx5_ifc_resource_dump_segment_header_bits {\n\tu8         length_dw[0x10];\n\tu8         segment_type[0x10];\n};\n\nstruct mlx5_ifc_resource_dump_command_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n\n\tu8         segment_called[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         index1[0x20];\n\n\tu8         index2[0x20];\n\n\tu8         num_of_obj1[0x10];\n\tu8         num_of_obj2[0x10];\n};\n\nstruct mlx5_ifc_resource_dump_error_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n\n\tu8         reserved_at_20[0x10];\n\tu8         syndrome_id[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         error[8][0x20];\n};\n\nstruct mlx5_ifc_resource_dump_info_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n\n\tu8         reserved_at_20[0x18];\n\tu8         dump_version[0x8];\n\n\tu8         hw_version[0x20];\n\n\tu8         fw_version[0x20];\n};\n\nstruct mlx5_ifc_resource_dump_menu_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n\n\tu8         reserved_at_20[0x10];\n\tu8         num_of_records[0x10];\n\n\tstruct mlx5_ifc_resource_dump_menu_record_bits record[];\n};\n\nstruct mlx5_ifc_resource_dump_resource_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         index1[0x20];\n\n\tu8         index2[0x20];\n\n\tu8         payload[][0x20];\n};\n\nstruct mlx5_ifc_resource_dump_terminate_segment_bits {\n\tstruct mlx5_ifc_resource_dump_segment_header_bits segment_header;\n};\n\nstruct mlx5_ifc_menu_resource_dump_response_bits {\n\tstruct mlx5_ifc_resource_dump_info_segment_bits info;\n\tstruct mlx5_ifc_resource_dump_command_segment_bits cmd;\n\tstruct mlx5_ifc_resource_dump_menu_segment_bits menu;\n\tstruct mlx5_ifc_resource_dump_terminate_segment_bits terminate;\n};\n\nenum {\n\tMLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_PERIOD     = 0x1,\n\tMLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_CQ_MAX_COUNT  = 0x2,\n\tMLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_OI            = 0x4,\n\tMLX5_MODIFY_FIELD_SELECT_MODIFY_FIELD_SELECT_C_EQN         = 0x8,\n};\n\nstruct mlx5_ifc_modify_field_select_bits {\n\tu8         modify_field_select[0x20];\n};\n\nstruct mlx5_ifc_field_select_r_roce_np_bits {\n\tu8         field_select_r_roce_np[0x20];\n};\n\nstruct mlx5_ifc_field_select_r_roce_rp_bits {\n\tu8         field_select_r_roce_rp[0x20];\n};\n\nenum {\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPPP_MAX_RPS     = 0x4,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_TIME_RESET   = 0x8,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_BYTE_RESET   = 0x10,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_THRESHOLD    = 0x20,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MAX_RATE     = 0x40,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_AI_RATE      = 0x80,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_HAI_RATE     = 0x100,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_GD           = 0x200,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_DEC_FAC  = 0x400,\n\tMLX5_FIELD_SELECT_802_1QAU_RP_FIELD_SELECT_8021QAURP_RPG_MIN_RATE     = 0x800,\n};\n\nstruct mlx5_ifc_field_select_802_1qau_rp_bits {\n\tu8         field_select_8021qaurp[0x20];\n};\n\nstruct mlx5_ifc_phys_layer_cntrs_bits {\n\tu8         time_since_last_clear_high[0x20];\n\n\tu8         time_since_last_clear_low[0x20];\n\n\tu8         symbol_errors_high[0x20];\n\n\tu8         symbol_errors_low[0x20];\n\n\tu8         sync_headers_errors_high[0x20];\n\n\tu8         sync_headers_errors_low[0x20];\n\n\tu8         edpl_bip_errors_lane0_high[0x20];\n\n\tu8         edpl_bip_errors_lane0_low[0x20];\n\n\tu8         edpl_bip_errors_lane1_high[0x20];\n\n\tu8         edpl_bip_errors_lane1_low[0x20];\n\n\tu8         edpl_bip_errors_lane2_high[0x20];\n\n\tu8         edpl_bip_errors_lane2_low[0x20];\n\n\tu8         edpl_bip_errors_lane3_high[0x20];\n\n\tu8         edpl_bip_errors_lane3_low[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane0_high[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane0_low[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane1_high[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane1_low[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane2_high[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane2_low[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane3_high[0x20];\n\n\tu8         fc_fec_corrected_blocks_lane3_low[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane0_high[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane0_low[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane1_high[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane1_low[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane2_high[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane2_low[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane3_high[0x20];\n\n\tu8         fc_fec_uncorrectable_blocks_lane3_low[0x20];\n\n\tu8         rs_fec_corrected_blocks_high[0x20];\n\n\tu8         rs_fec_corrected_blocks_low[0x20];\n\n\tu8         rs_fec_uncorrectable_blocks_high[0x20];\n\n\tu8         rs_fec_uncorrectable_blocks_low[0x20];\n\n\tu8         rs_fec_no_errors_blocks_high[0x20];\n\n\tu8         rs_fec_no_errors_blocks_low[0x20];\n\n\tu8         rs_fec_single_error_blocks_high[0x20];\n\n\tu8         rs_fec_single_error_blocks_low[0x20];\n\n\tu8         rs_fec_corrected_symbols_total_high[0x20];\n\n\tu8         rs_fec_corrected_symbols_total_low[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane0_high[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane0_low[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane1_high[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane1_low[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane2_high[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane2_low[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane3_high[0x20];\n\n\tu8         rs_fec_corrected_symbols_lane3_low[0x20];\n\n\tu8         link_down_events[0x20];\n\n\tu8         successful_recovery_events[0x20];\n\n\tu8         reserved_at_640[0x180];\n};\n\nstruct mlx5_ifc_phys_layer_statistical_cntrs_bits {\n\tu8         time_since_last_clear_high[0x20];\n\n\tu8         time_since_last_clear_low[0x20];\n\n\tu8         phy_received_bits_high[0x20];\n\n\tu8         phy_received_bits_low[0x20];\n\n\tu8         phy_symbol_errors_high[0x20];\n\n\tu8         phy_symbol_errors_low[0x20];\n\n\tu8         phy_corrected_bits_high[0x20];\n\n\tu8         phy_corrected_bits_low[0x20];\n\n\tu8         phy_corrected_bits_lane0_high[0x20];\n\n\tu8         phy_corrected_bits_lane0_low[0x20];\n\n\tu8         phy_corrected_bits_lane1_high[0x20];\n\n\tu8         phy_corrected_bits_lane1_low[0x20];\n\n\tu8         phy_corrected_bits_lane2_high[0x20];\n\n\tu8         phy_corrected_bits_lane2_low[0x20];\n\n\tu8         phy_corrected_bits_lane3_high[0x20];\n\n\tu8         phy_corrected_bits_lane3_low[0x20];\n\n\tu8         reserved_at_200[0x5c0];\n};\n\nstruct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits {\n\tu8\t   symbol_error_counter[0x10];\n\n\tu8         link_error_recovery_counter[0x8];\n\n\tu8         link_downed_counter[0x8];\n\n\tu8         port_rcv_errors[0x10];\n\n\tu8         port_rcv_remote_physical_errors[0x10];\n\n\tu8         port_rcv_switch_relay_errors[0x10];\n\n\tu8         port_xmit_discards[0x10];\n\n\tu8         port_xmit_constraint_errors[0x8];\n\n\tu8         port_rcv_constraint_errors[0x8];\n\n\tu8         reserved_at_70[0x8];\n\n\tu8         link_overrun_errors[0x8];\n\n\tu8\t   reserved_at_80[0x10];\n\n\tu8         vl_15_dropped[0x10];\n\n\tu8\t   reserved_at_a0[0x80];\n\n\tu8         port_xmit_wait[0x20];\n};\n\nstruct mlx5_ifc_eth_per_tc_prio_grp_data_layout_bits {\n\tu8         transmit_queue_high[0x20];\n\n\tu8         transmit_queue_low[0x20];\n\n\tu8         no_buffer_discard_uc_high[0x20];\n\n\tu8         no_buffer_discard_uc_low[0x20];\n\n\tu8         reserved_at_80[0x740];\n};\n\nstruct mlx5_ifc_eth_per_tc_congest_prio_grp_data_layout_bits {\n\tu8         wred_discard_high[0x20];\n\n\tu8         wred_discard_low[0x20];\n\n\tu8         ecn_marked_tc_high[0x20];\n\n\tu8         ecn_marked_tc_low[0x20];\n\n\tu8         reserved_at_80[0x740];\n};\n\nstruct mlx5_ifc_eth_per_prio_grp_data_layout_bits {\n\tu8         rx_octets_high[0x20];\n\n\tu8         rx_octets_low[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tu8         rx_frames_high[0x20];\n\n\tu8         rx_frames_low[0x20];\n\n\tu8         tx_octets_high[0x20];\n\n\tu8         tx_octets_low[0x20];\n\n\tu8         reserved_at_180[0xc0];\n\n\tu8         tx_frames_high[0x20];\n\n\tu8         tx_frames_low[0x20];\n\n\tu8         rx_pause_high[0x20];\n\n\tu8         rx_pause_low[0x20];\n\n\tu8         rx_pause_duration_high[0x20];\n\n\tu8         rx_pause_duration_low[0x20];\n\n\tu8         tx_pause_high[0x20];\n\n\tu8         tx_pause_low[0x20];\n\n\tu8         tx_pause_duration_high[0x20];\n\n\tu8         tx_pause_duration_low[0x20];\n\n\tu8         rx_pause_transition_high[0x20];\n\n\tu8         rx_pause_transition_low[0x20];\n\n\tu8         rx_discards_high[0x20];\n\n\tu8         rx_discards_low[0x20];\n\n\tu8         device_stall_minor_watermark_cnt_high[0x20];\n\n\tu8         device_stall_minor_watermark_cnt_low[0x20];\n\n\tu8         device_stall_critical_watermark_cnt_high[0x20];\n\n\tu8         device_stall_critical_watermark_cnt_low[0x20];\n\n\tu8         reserved_at_480[0x340];\n};\n\nstruct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits {\n\tu8         port_transmit_wait_high[0x20];\n\n\tu8         port_transmit_wait_low[0x20];\n\n\tu8         reserved_at_40[0x100];\n\n\tu8         rx_buffer_almost_full_high[0x20];\n\n\tu8         rx_buffer_almost_full_low[0x20];\n\n\tu8         rx_buffer_full_high[0x20];\n\n\tu8         rx_buffer_full_low[0x20];\n\n\tu8         rx_icrc_encapsulated_high[0x20];\n\n\tu8         rx_icrc_encapsulated_low[0x20];\n\n\tu8         reserved_at_200[0x5c0];\n};\n\nstruct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits {\n\tu8         dot3stats_alignment_errors_high[0x20];\n\n\tu8         dot3stats_alignment_errors_low[0x20];\n\n\tu8         dot3stats_fcs_errors_high[0x20];\n\n\tu8         dot3stats_fcs_errors_low[0x20];\n\n\tu8         dot3stats_single_collision_frames_high[0x20];\n\n\tu8         dot3stats_single_collision_frames_low[0x20];\n\n\tu8         dot3stats_multiple_collision_frames_high[0x20];\n\n\tu8         dot3stats_multiple_collision_frames_low[0x20];\n\n\tu8         dot3stats_sqe_test_errors_high[0x20];\n\n\tu8         dot3stats_sqe_test_errors_low[0x20];\n\n\tu8         dot3stats_deferred_transmissions_high[0x20];\n\n\tu8         dot3stats_deferred_transmissions_low[0x20];\n\n\tu8         dot3stats_late_collisions_high[0x20];\n\n\tu8         dot3stats_late_collisions_low[0x20];\n\n\tu8         dot3stats_excessive_collisions_high[0x20];\n\n\tu8         dot3stats_excessive_collisions_low[0x20];\n\n\tu8         dot3stats_internal_mac_transmit_errors_high[0x20];\n\n\tu8         dot3stats_internal_mac_transmit_errors_low[0x20];\n\n\tu8         dot3stats_carrier_sense_errors_high[0x20];\n\n\tu8         dot3stats_carrier_sense_errors_low[0x20];\n\n\tu8         dot3stats_frame_too_longs_high[0x20];\n\n\tu8         dot3stats_frame_too_longs_low[0x20];\n\n\tu8         dot3stats_internal_mac_receive_errors_high[0x20];\n\n\tu8         dot3stats_internal_mac_receive_errors_low[0x20];\n\n\tu8         dot3stats_symbol_errors_high[0x20];\n\n\tu8         dot3stats_symbol_errors_low[0x20];\n\n\tu8         dot3control_in_unknown_opcodes_high[0x20];\n\n\tu8         dot3control_in_unknown_opcodes_low[0x20];\n\n\tu8         dot3in_pause_frames_high[0x20];\n\n\tu8         dot3in_pause_frames_low[0x20];\n\n\tu8         dot3out_pause_frames_high[0x20];\n\n\tu8         dot3out_pause_frames_low[0x20];\n\n\tu8         reserved_at_400[0x3c0];\n};\n\nstruct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits {\n\tu8         ether_stats_drop_events_high[0x20];\n\n\tu8         ether_stats_drop_events_low[0x20];\n\n\tu8         ether_stats_octets_high[0x20];\n\n\tu8         ether_stats_octets_low[0x20];\n\n\tu8         ether_stats_pkts_high[0x20];\n\n\tu8         ether_stats_pkts_low[0x20];\n\n\tu8         ether_stats_broadcast_pkts_high[0x20];\n\n\tu8         ether_stats_broadcast_pkts_low[0x20];\n\n\tu8         ether_stats_multicast_pkts_high[0x20];\n\n\tu8         ether_stats_multicast_pkts_low[0x20];\n\n\tu8         ether_stats_crc_align_errors_high[0x20];\n\n\tu8         ether_stats_crc_align_errors_low[0x20];\n\n\tu8         ether_stats_undersize_pkts_high[0x20];\n\n\tu8         ether_stats_undersize_pkts_low[0x20];\n\n\tu8         ether_stats_oversize_pkts_high[0x20];\n\n\tu8         ether_stats_oversize_pkts_low[0x20];\n\n\tu8         ether_stats_fragments_high[0x20];\n\n\tu8         ether_stats_fragments_low[0x20];\n\n\tu8         ether_stats_jabbers_high[0x20];\n\n\tu8         ether_stats_jabbers_low[0x20];\n\n\tu8         ether_stats_collisions_high[0x20];\n\n\tu8         ether_stats_collisions_low[0x20];\n\n\tu8         ether_stats_pkts64octets_high[0x20];\n\n\tu8         ether_stats_pkts64octets_low[0x20];\n\n\tu8         ether_stats_pkts65to127octets_high[0x20];\n\n\tu8         ether_stats_pkts65to127octets_low[0x20];\n\n\tu8         ether_stats_pkts128to255octets_high[0x20];\n\n\tu8         ether_stats_pkts128to255octets_low[0x20];\n\n\tu8         ether_stats_pkts256to511octets_high[0x20];\n\n\tu8         ether_stats_pkts256to511octets_low[0x20];\n\n\tu8         ether_stats_pkts512to1023octets_high[0x20];\n\n\tu8         ether_stats_pkts512to1023octets_low[0x20];\n\n\tu8         ether_stats_pkts1024to1518octets_high[0x20];\n\n\tu8         ether_stats_pkts1024to1518octets_low[0x20];\n\n\tu8         ether_stats_pkts1519to2047octets_high[0x20];\n\n\tu8         ether_stats_pkts1519to2047octets_low[0x20];\n\n\tu8         ether_stats_pkts2048to4095octets_high[0x20];\n\n\tu8         ether_stats_pkts2048to4095octets_low[0x20];\n\n\tu8         ether_stats_pkts4096to8191octets_high[0x20];\n\n\tu8         ether_stats_pkts4096to8191octets_low[0x20];\n\n\tu8         ether_stats_pkts8192to10239octets_high[0x20];\n\n\tu8         ether_stats_pkts8192to10239octets_low[0x20];\n\n\tu8         reserved_at_540[0x280];\n};\n\nstruct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits {\n\tu8         if_in_octets_high[0x20];\n\n\tu8         if_in_octets_low[0x20];\n\n\tu8         if_in_ucast_pkts_high[0x20];\n\n\tu8         if_in_ucast_pkts_low[0x20];\n\n\tu8         if_in_discards_high[0x20];\n\n\tu8         if_in_discards_low[0x20];\n\n\tu8         if_in_errors_high[0x20];\n\n\tu8         if_in_errors_low[0x20];\n\n\tu8         if_in_unknown_protos_high[0x20];\n\n\tu8         if_in_unknown_protos_low[0x20];\n\n\tu8         if_out_octets_high[0x20];\n\n\tu8         if_out_octets_low[0x20];\n\n\tu8         if_out_ucast_pkts_high[0x20];\n\n\tu8         if_out_ucast_pkts_low[0x20];\n\n\tu8         if_out_discards_high[0x20];\n\n\tu8         if_out_discards_low[0x20];\n\n\tu8         if_out_errors_high[0x20];\n\n\tu8         if_out_errors_low[0x20];\n\n\tu8         if_in_multicast_pkts_high[0x20];\n\n\tu8         if_in_multicast_pkts_low[0x20];\n\n\tu8         if_in_broadcast_pkts_high[0x20];\n\n\tu8         if_in_broadcast_pkts_low[0x20];\n\n\tu8         if_out_multicast_pkts_high[0x20];\n\n\tu8         if_out_multicast_pkts_low[0x20];\n\n\tu8         if_out_broadcast_pkts_high[0x20];\n\n\tu8         if_out_broadcast_pkts_low[0x20];\n\n\tu8         reserved_at_340[0x480];\n};\n\nstruct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits {\n\tu8         a_frames_transmitted_ok_high[0x20];\n\n\tu8         a_frames_transmitted_ok_low[0x20];\n\n\tu8         a_frames_received_ok_high[0x20];\n\n\tu8         a_frames_received_ok_low[0x20];\n\n\tu8         a_frame_check_sequence_errors_high[0x20];\n\n\tu8         a_frame_check_sequence_errors_low[0x20];\n\n\tu8         a_alignment_errors_high[0x20];\n\n\tu8         a_alignment_errors_low[0x20];\n\n\tu8         a_octets_transmitted_ok_high[0x20];\n\n\tu8         a_octets_transmitted_ok_low[0x20];\n\n\tu8         a_octets_received_ok_high[0x20];\n\n\tu8         a_octets_received_ok_low[0x20];\n\n\tu8         a_multicast_frames_xmitted_ok_high[0x20];\n\n\tu8         a_multicast_frames_xmitted_ok_low[0x20];\n\n\tu8         a_broadcast_frames_xmitted_ok_high[0x20];\n\n\tu8         a_broadcast_frames_xmitted_ok_low[0x20];\n\n\tu8         a_multicast_frames_received_ok_high[0x20];\n\n\tu8         a_multicast_frames_received_ok_low[0x20];\n\n\tu8         a_broadcast_frames_received_ok_high[0x20];\n\n\tu8         a_broadcast_frames_received_ok_low[0x20];\n\n\tu8         a_in_range_length_errors_high[0x20];\n\n\tu8         a_in_range_length_errors_low[0x20];\n\n\tu8         a_out_of_range_length_field_high[0x20];\n\n\tu8         a_out_of_range_length_field_low[0x20];\n\n\tu8         a_frame_too_long_errors_high[0x20];\n\n\tu8         a_frame_too_long_errors_low[0x20];\n\n\tu8         a_symbol_error_during_carrier_high[0x20];\n\n\tu8         a_symbol_error_during_carrier_low[0x20];\n\n\tu8         a_mac_control_frames_transmitted_high[0x20];\n\n\tu8         a_mac_control_frames_transmitted_low[0x20];\n\n\tu8         a_mac_control_frames_received_high[0x20];\n\n\tu8         a_mac_control_frames_received_low[0x20];\n\n\tu8         a_unsupported_opcodes_received_high[0x20];\n\n\tu8         a_unsupported_opcodes_received_low[0x20];\n\n\tu8         a_pause_mac_ctrl_frames_received_high[0x20];\n\n\tu8         a_pause_mac_ctrl_frames_received_low[0x20];\n\n\tu8         a_pause_mac_ctrl_frames_transmitted_high[0x20];\n\n\tu8         a_pause_mac_ctrl_frames_transmitted_low[0x20];\n\n\tu8         reserved_at_4c0[0x300];\n};\n\nstruct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits {\n\tu8         life_time_counter_high[0x20];\n\n\tu8         life_time_counter_low[0x20];\n\n\tu8         rx_errors[0x20];\n\n\tu8         tx_errors[0x20];\n\n\tu8         l0_to_recovery_eieos[0x20];\n\n\tu8         l0_to_recovery_ts[0x20];\n\n\tu8         l0_to_recovery_framing[0x20];\n\n\tu8         l0_to_recovery_retrain[0x20];\n\n\tu8         crc_error_dllp[0x20];\n\n\tu8         crc_error_tlp[0x20];\n\n\tu8         tx_overflow_buffer_pkt_high[0x20];\n\n\tu8         tx_overflow_buffer_pkt_low[0x20];\n\n\tu8         outbound_stalled_reads[0x20];\n\n\tu8         outbound_stalled_writes[0x20];\n\n\tu8         outbound_stalled_reads_events[0x20];\n\n\tu8         outbound_stalled_writes_events[0x20];\n\n\tu8         reserved_at_200[0x5c0];\n};\n\nstruct mlx5_ifc_cmd_inter_comp_event_bits {\n\tu8         command_completion_vector[0x20];\n\n\tu8         reserved_at_20[0xc0];\n};\n\nstruct mlx5_ifc_stall_vl_event_bits {\n\tu8         reserved_at_0[0x18];\n\tu8         port_num[0x1];\n\tu8         reserved_at_19[0x3];\n\tu8         vl[0x4];\n\n\tu8         reserved_at_20[0xa0];\n};\n\nstruct mlx5_ifc_db_bf_congestion_event_bits {\n\tu8         event_subtype[0x8];\n\tu8         reserved_at_8[0x8];\n\tu8         congestion_level[0x8];\n\tu8         reserved_at_18[0x8];\n\n\tu8         reserved_at_20[0xa0];\n};\n\nstruct mlx5_ifc_gpio_event_bits {\n\tu8         reserved_at_0[0x60];\n\n\tu8         gpio_event_hi[0x20];\n\n\tu8         gpio_event_lo[0x20];\n\n\tu8         reserved_at_a0[0x40];\n};\n\nstruct mlx5_ifc_port_state_change_event_bits {\n\tu8         reserved_at_0[0x40];\n\n\tu8         port_num[0x4];\n\tu8         reserved_at_44[0x1c];\n\n\tu8         reserved_at_60[0x80];\n};\n\nstruct mlx5_ifc_dropped_packet_logged_bits {\n\tu8         reserved_at_0[0xe0];\n};\n\nstruct mlx5_ifc_default_timeout_bits {\n\tu8         to_multiplier[0x3];\n\tu8         reserved_at_3[0x9];\n\tu8         to_value[0x14];\n};\n\nstruct mlx5_ifc_dtor_reg_bits {\n\tu8         reserved_at_0[0x20];\n\n\tstruct mlx5_ifc_default_timeout_bits pcie_toggle_to;\n\n\tu8         reserved_at_40[0x60];\n\n\tstruct mlx5_ifc_default_timeout_bits health_poll_to;\n\n\tstruct mlx5_ifc_default_timeout_bits full_crdump_to;\n\n\tstruct mlx5_ifc_default_timeout_bits fw_reset_to;\n\n\tstruct mlx5_ifc_default_timeout_bits flush_on_err_to;\n\n\tstruct mlx5_ifc_default_timeout_bits pci_sync_update_to;\n\n\tstruct mlx5_ifc_default_timeout_bits tear_down_to;\n\n\tstruct mlx5_ifc_default_timeout_bits fsm_reactivate_to;\n\n\tstruct mlx5_ifc_default_timeout_bits reclaim_pages_to;\n\n\tstruct mlx5_ifc_default_timeout_bits reclaim_vfs_pages_to;\n\n\tstruct mlx5_ifc_default_timeout_bits reset_unload_to;\n\n\tu8         reserved_at_1c0[0x20];\n};\n\nenum {\n\tMLX5_CQ_ERROR_SYNDROME_CQ_OVERRUN                 = 0x1,\n\tMLX5_CQ_ERROR_SYNDROME_CQ_ACCESS_VIOLATION_ERROR  = 0x2,\n};\n\nstruct mlx5_ifc_cq_error_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x18];\n\tu8         syndrome[0x8];\n\n\tu8         reserved_at_60[0x80];\n};\n\nstruct mlx5_ifc_rdma_page_fault_event_bits {\n\tu8         bytes_committed[0x20];\n\n\tu8         r_key[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         packet_len[0x10];\n\n\tu8         rdma_op_len[0x20];\n\n\tu8         rdma_va[0x40];\n\n\tu8         reserved_at_c0[0x5];\n\tu8         rdma[0x1];\n\tu8         write[0x1];\n\tu8         requestor[0x1];\n\tu8         qp_number[0x18];\n};\n\nstruct mlx5_ifc_wqe_associated_page_fault_event_bits {\n\tu8         bytes_committed[0x20];\n\n\tu8         reserved_at_20[0x10];\n\tu8         wqe_index[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         len[0x10];\n\n\tu8         reserved_at_60[0x60];\n\n\tu8         reserved_at_c0[0x5];\n\tu8         rdma[0x1];\n\tu8         write_read[0x1];\n\tu8         requestor[0x1];\n\tu8         qpn[0x18];\n};\n\nstruct mlx5_ifc_qp_events_bits {\n\tu8         reserved_at_0[0xa0];\n\n\tu8         type[0x8];\n\tu8         reserved_at_a8[0x18];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         qpn_rqn_sqn[0x18];\n};\n\nstruct mlx5_ifc_dct_events_bits {\n\tu8         reserved_at_0[0xc0];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         dct_number[0x18];\n};\n\nstruct mlx5_ifc_comp_event_bits {\n\tu8         reserved_at_0[0xc0];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         cq_number[0x18];\n};\n\nenum {\n\tMLX5_QPC_STATE_RST        = 0x0,\n\tMLX5_QPC_STATE_INIT       = 0x1,\n\tMLX5_QPC_STATE_RTR        = 0x2,\n\tMLX5_QPC_STATE_RTS        = 0x3,\n\tMLX5_QPC_STATE_SQER       = 0x4,\n\tMLX5_QPC_STATE_ERR        = 0x6,\n\tMLX5_QPC_STATE_SQD        = 0x7,\n\tMLX5_QPC_STATE_SUSPENDED  = 0x9,\n};\n\nenum {\n\tMLX5_QPC_ST_RC            = 0x0,\n\tMLX5_QPC_ST_UC            = 0x1,\n\tMLX5_QPC_ST_UD            = 0x2,\n\tMLX5_QPC_ST_XRC           = 0x3,\n\tMLX5_QPC_ST_DCI           = 0x5,\n\tMLX5_QPC_ST_QP0           = 0x7,\n\tMLX5_QPC_ST_QP1           = 0x8,\n\tMLX5_QPC_ST_RAW_DATAGRAM  = 0x9,\n\tMLX5_QPC_ST_REG_UMR       = 0xc,\n};\n\nenum {\n\tMLX5_QPC_PM_STATE_ARMED     = 0x0,\n\tMLX5_QPC_PM_STATE_REARM     = 0x1,\n\tMLX5_QPC_PM_STATE_RESERVED  = 0x2,\n\tMLX5_QPC_PM_STATE_MIGRATED  = 0x3,\n};\n\nenum {\n\tMLX5_QPC_OFFLOAD_TYPE_RNDV  = 0x1,\n};\n\nenum {\n\tMLX5_QPC_END_PADDING_MODE_SCATTER_AS_IS                = 0x0,\n\tMLX5_QPC_END_PADDING_MODE_PAD_TO_CACHE_LINE_ALIGNMENT  = 0x1,\n};\n\nenum {\n\tMLX5_QPC_MTU_256_BYTES        = 0x1,\n\tMLX5_QPC_MTU_512_BYTES        = 0x2,\n\tMLX5_QPC_MTU_1K_BYTES         = 0x3,\n\tMLX5_QPC_MTU_2K_BYTES         = 0x4,\n\tMLX5_QPC_MTU_4K_BYTES         = 0x5,\n\tMLX5_QPC_MTU_RAW_ETHERNET_QP  = 0x7,\n};\n\nenum {\n\tMLX5_QPC_ATOMIC_MODE_IB_SPEC     = 0x1,\n\tMLX5_QPC_ATOMIC_MODE_ONLY_8B     = 0x2,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_8B    = 0x3,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_16B   = 0x4,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_32B   = 0x5,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_64B   = 0x6,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_128B  = 0x7,\n\tMLX5_QPC_ATOMIC_MODE_UP_TO_256B  = 0x8,\n};\n\nenum {\n\tMLX5_QPC_CS_REQ_DISABLE    = 0x0,\n\tMLX5_QPC_CS_REQ_UP_TO_32B  = 0x11,\n\tMLX5_QPC_CS_REQ_UP_TO_64B  = 0x22,\n};\n\nenum {\n\tMLX5_QPC_CS_RES_DISABLE    = 0x0,\n\tMLX5_QPC_CS_RES_UP_TO_32B  = 0x1,\n\tMLX5_QPC_CS_RES_UP_TO_64B  = 0x2,\n};\n\nenum {\n\tMLX5_TIMESTAMP_FORMAT_FREE_RUNNING = 0x0,\n\tMLX5_TIMESTAMP_FORMAT_DEFAULT      = 0x1,\n\tMLX5_TIMESTAMP_FORMAT_REAL_TIME    = 0x2,\n};\n\nstruct mlx5_ifc_qpc_bits {\n\tu8         state[0x4];\n\tu8         lag_tx_port_affinity[0x4];\n\tu8         st[0x8];\n\tu8         reserved_at_10[0x2];\n\tu8\t   isolate_vl_tc[0x1];\n\tu8         pm_state[0x2];\n\tu8         reserved_at_15[0x1];\n\tu8         req_e2e_credit_mode[0x2];\n\tu8         offload_type[0x4];\n\tu8         end_padding_mode[0x2];\n\tu8         reserved_at_1e[0x2];\n\n\tu8         wq_signature[0x1];\n\tu8         block_lb_mc[0x1];\n\tu8         atomic_like_write_en[0x1];\n\tu8         latency_sensitive[0x1];\n\tu8         reserved_at_24[0x1];\n\tu8         drain_sigerr[0x1];\n\tu8         reserved_at_26[0x2];\n\tu8         pd[0x18];\n\n\tu8         mtu[0x3];\n\tu8         log_msg_max[0x5];\n\tu8         reserved_at_48[0x1];\n\tu8         log_rq_size[0x4];\n\tu8         log_rq_stride[0x3];\n\tu8         no_sq[0x1];\n\tu8         log_sq_size[0x4];\n\tu8         reserved_at_55[0x1];\n\tu8\t   retry_mode[0x2];\n\tu8\t   ts_format[0x2];\n\tu8         reserved_at_5a[0x1];\n\tu8         rlky[0x1];\n\tu8         ulp_stateless_offload_mode[0x4];\n\n\tu8         counter_set_id[0x8];\n\tu8         uar_page[0x18];\n\n\tu8         reserved_at_80[0x8];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_a0[0x3];\n\tu8         log_page_size[0x5];\n\tu8         remote_qpn[0x18];\n\n\tstruct mlx5_ifc_ads_bits primary_address_path;\n\n\tstruct mlx5_ifc_ads_bits secondary_address_path;\n\n\tu8         log_ack_req_freq[0x4];\n\tu8         reserved_at_384[0x4];\n\tu8         log_sra_max[0x3];\n\tu8         reserved_at_38b[0x2];\n\tu8         retry_count[0x3];\n\tu8         rnr_retry[0x3];\n\tu8         reserved_at_393[0x1];\n\tu8         fre[0x1];\n\tu8         cur_rnr_retry[0x3];\n\tu8         cur_retry_count[0x3];\n\tu8         reserved_at_39b[0x5];\n\n\tu8         reserved_at_3a0[0x20];\n\n\tu8         reserved_at_3c0[0x8];\n\tu8         next_send_psn[0x18];\n\n\tu8         reserved_at_3e0[0x3];\n\tu8\t   log_num_dci_stream_channels[0x5];\n\tu8         cqn_snd[0x18];\n\n\tu8         reserved_at_400[0x3];\n\tu8\t   log_num_dci_errored_streams[0x5];\n\tu8         deth_sqpn[0x18];\n\n\tu8         reserved_at_420[0x20];\n\n\tu8         reserved_at_440[0x8];\n\tu8         last_acked_psn[0x18];\n\n\tu8         reserved_at_460[0x8];\n\tu8         ssn[0x18];\n\n\tu8         reserved_at_480[0x8];\n\tu8         log_rra_max[0x3];\n\tu8         reserved_at_48b[0x1];\n\tu8         atomic_mode[0x4];\n\tu8         rre[0x1];\n\tu8         rwe[0x1];\n\tu8         rae[0x1];\n\tu8         reserved_at_493[0x1];\n\tu8         page_offset[0x6];\n\tu8         reserved_at_49a[0x3];\n\tu8         cd_slave_receive[0x1];\n\tu8         cd_slave_send[0x1];\n\tu8         cd_master[0x1];\n\n\tu8         reserved_at_4a0[0x3];\n\tu8         min_rnr_nak[0x5];\n\tu8         next_rcv_psn[0x18];\n\n\tu8         reserved_at_4c0[0x8];\n\tu8         xrcd[0x18];\n\n\tu8         reserved_at_4e0[0x8];\n\tu8         cqn_rcv[0x18];\n\n\tu8         dbr_addr[0x40];\n\n\tu8         q_key[0x20];\n\n\tu8         reserved_at_560[0x5];\n\tu8         rq_type[0x3];\n\tu8         srqn_rmpn_xrqn[0x18];\n\n\tu8         reserved_at_580[0x8];\n\tu8         rmsn[0x18];\n\n\tu8         hw_sq_wqebb_counter[0x10];\n\tu8         sw_sq_wqebb_counter[0x10];\n\n\tu8         hw_rq_counter[0x20];\n\n\tu8         sw_rq_counter[0x20];\n\n\tu8         reserved_at_600[0x20];\n\n\tu8         reserved_at_620[0xf];\n\tu8         cgs[0x1];\n\tu8         cs_req[0x8];\n\tu8         cs_res[0x8];\n\n\tu8         dc_access_key[0x40];\n\n\tu8         reserved_at_680[0x3];\n\tu8         dbr_umem_valid[0x1];\n\n\tu8         reserved_at_684[0xbc];\n};\n\nstruct mlx5_ifc_roce_addr_layout_bits {\n\tu8         source_l3_address[16][0x8];\n\n\tu8         reserved_at_80[0x3];\n\tu8         vlan_valid[0x1];\n\tu8         vlan_id[0xc];\n\tu8         source_mac_47_32[0x10];\n\n\tu8         source_mac_31_0[0x20];\n\n\tu8         reserved_at_c0[0x14];\n\tu8         roce_l3_type[0x4];\n\tu8         roce_version[0x8];\n\n\tu8         reserved_at_e0[0x20];\n};\n\nstruct mlx5_ifc_crypto_cap_bits {\n\tu8    reserved_at_0[0x3];\n\tu8    synchronize_dek[0x1];\n\tu8    int_kek_manual[0x1];\n\tu8    int_kek_auto[0x1];\n\tu8    reserved_at_6[0x1a];\n\n\tu8    reserved_at_20[0x3];\n\tu8    log_dek_max_alloc[0x5];\n\tu8    reserved_at_28[0x3];\n\tu8    log_max_num_deks[0x5];\n\tu8    reserved_at_30[0x10];\n\n\tu8    reserved_at_40[0x20];\n\n\tu8    reserved_at_60[0x3];\n\tu8    log_dek_granularity[0x5];\n\tu8    reserved_at_68[0x3];\n\tu8    log_max_num_int_kek[0x5];\n\tu8    sw_wrapped_dek[0x10];\n\n\tu8    reserved_at_80[0x780];\n};\n\nunion mlx5_ifc_hca_cap_union_bits {\n\tstruct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap;\n\tstruct mlx5_ifc_cmd_hca_cap_2_bits cmd_hca_cap_2;\n\tstruct mlx5_ifc_odp_cap_bits odp_cap;\n\tstruct mlx5_ifc_atomic_caps_bits atomic_caps;\n\tstruct mlx5_ifc_roce_cap_bits roce_cap;\n\tstruct mlx5_ifc_per_protocol_networking_offload_caps_bits per_protocol_networking_offload_caps;\n\tstruct mlx5_ifc_flow_table_nic_cap_bits flow_table_nic_cap;\n\tstruct mlx5_ifc_flow_table_eswitch_cap_bits flow_table_eswitch_cap;\n\tstruct mlx5_ifc_e_switch_cap_bits e_switch_cap;\n\tstruct mlx5_ifc_port_selection_cap_bits port_selection_cap;\n\tstruct mlx5_ifc_qos_cap_bits qos_cap;\n\tstruct mlx5_ifc_debug_cap_bits debug_cap;\n\tstruct mlx5_ifc_fpga_cap_bits fpga_cap;\n\tstruct mlx5_ifc_tls_cap_bits tls_cap;\n\tstruct mlx5_ifc_device_mem_cap_bits device_mem_cap;\n\tstruct mlx5_ifc_virtio_emulation_cap_bits virtio_emulation_cap;\n\tstruct mlx5_ifc_macsec_cap_bits macsec_cap;\n\tstruct mlx5_ifc_crypto_cap_bits crypto_cap;\n\tstruct mlx5_ifc_ipsec_cap_bits ipsec_cap;\n\tu8         reserved_at_0[0x8000];\n};\n\nenum {\n\tMLX5_FLOW_CONTEXT_ACTION_ALLOW     = 0x1,\n\tMLX5_FLOW_CONTEXT_ACTION_DROP      = 0x2,\n\tMLX5_FLOW_CONTEXT_ACTION_FWD_DEST  = 0x4,\n\tMLX5_FLOW_CONTEXT_ACTION_COUNT     = 0x8,\n\tMLX5_FLOW_CONTEXT_ACTION_PACKET_REFORMAT = 0x10,\n\tMLX5_FLOW_CONTEXT_ACTION_DECAP     = 0x20,\n\tMLX5_FLOW_CONTEXT_ACTION_MOD_HDR   = 0x40,\n\tMLX5_FLOW_CONTEXT_ACTION_VLAN_POP  = 0x80,\n\tMLX5_FLOW_CONTEXT_ACTION_VLAN_PUSH = 0x100,\n\tMLX5_FLOW_CONTEXT_ACTION_VLAN_POP_2  = 0x400,\n\tMLX5_FLOW_CONTEXT_ACTION_VLAN_PUSH_2 = 0x800,\n\tMLX5_FLOW_CONTEXT_ACTION_CRYPTO_DECRYPT = 0x1000,\n\tMLX5_FLOW_CONTEXT_ACTION_CRYPTO_ENCRYPT = 0x2000,\n\tMLX5_FLOW_CONTEXT_ACTION_EXECUTE_ASO = 0x4000,\n};\n\nenum {\n\tMLX5_FLOW_CONTEXT_FLOW_SOURCE_ANY_VPORT         = 0x0,\n\tMLX5_FLOW_CONTEXT_FLOW_SOURCE_UPLINK            = 0x1,\n\tMLX5_FLOW_CONTEXT_FLOW_SOURCE_LOCAL_VPORT       = 0x2,\n};\n\nenum {\n\tMLX5_FLOW_CONTEXT_ENCRYPT_DECRYPT_TYPE_IPSEC   = 0x0,\n\tMLX5_FLOW_CONTEXT_ENCRYPT_DECRYPT_TYPE_MACSEC  = 0x1,\n};\n\nstruct mlx5_ifc_vlan_bits {\n\tu8         ethtype[0x10];\n\tu8         prio[0x3];\n\tu8         cfi[0x1];\n\tu8         vid[0xc];\n};\n\nenum {\n\tMLX5_FLOW_METER_COLOR_RED\t= 0x0,\n\tMLX5_FLOW_METER_COLOR_YELLOW\t= 0x1,\n\tMLX5_FLOW_METER_COLOR_GREEN\t= 0x2,\n\tMLX5_FLOW_METER_COLOR_UNDEFINED\t= 0x3,\n};\n\nenum {\n\tMLX5_EXE_ASO_FLOW_METER\t\t= 0x2,\n};\n\nstruct mlx5_ifc_exe_aso_ctrl_flow_meter_bits {\n\tu8        return_reg_id[0x4];\n\tu8        aso_type[0x4];\n\tu8        reserved_at_8[0x14];\n\tu8        action[0x1];\n\tu8        init_color[0x2];\n\tu8        meter_id[0x1];\n};\n\nunion mlx5_ifc_exe_aso_ctrl {\n\tstruct mlx5_ifc_exe_aso_ctrl_flow_meter_bits exe_aso_ctrl_flow_meter;\n};\n\nstruct mlx5_ifc_execute_aso_bits {\n\tu8        valid[0x1];\n\tu8        reserved_at_1[0x7];\n\tu8        aso_object_id[0x18];\n\n\tunion mlx5_ifc_exe_aso_ctrl exe_aso_ctrl;\n};\n\nstruct mlx5_ifc_flow_context_bits {\n\tstruct mlx5_ifc_vlan_bits push_vlan;\n\n\tu8         group_id[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         flow_tag[0x18];\n\n\tu8         reserved_at_60[0x10];\n\tu8         action[0x10];\n\n\tu8         extended_destination[0x1];\n\tu8         reserved_at_81[0x1];\n\tu8         flow_source[0x2];\n\tu8         encrypt_decrypt_type[0x4];\n\tu8         destination_list_size[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         flow_counter_list_size[0x18];\n\n\tu8         packet_reformat_id[0x20];\n\n\tu8         modify_header_id[0x20];\n\n\tstruct mlx5_ifc_vlan_bits push_vlan_2;\n\n\tu8         encrypt_decrypt_obj_id[0x20];\n\tu8         reserved_at_140[0xc0];\n\n\tstruct mlx5_ifc_fte_match_param_bits match_value;\n\n\tstruct mlx5_ifc_execute_aso_bits execute_aso[4];\n\n\tu8         reserved_at_1300[0x500];\n\n\tunion mlx5_ifc_dest_format_struct_flow_counter_list_auto_bits destination[];\n};\n\nenum {\n\tMLX5_XRC_SRQC_STATE_GOOD   = 0x0,\n\tMLX5_XRC_SRQC_STATE_ERROR  = 0x1,\n};\n\nstruct mlx5_ifc_xrc_srqc_bits {\n\tu8         state[0x4];\n\tu8         log_xrc_srq_size[0x4];\n\tu8         reserved_at_8[0x18];\n\n\tu8         wq_signature[0x1];\n\tu8         cont_srq[0x1];\n\tu8         reserved_at_22[0x1];\n\tu8         rlky[0x1];\n\tu8         basic_cyclic_rcv_wqe[0x1];\n\tu8         log_rq_stride[0x3];\n\tu8         xrcd[0x18];\n\n\tu8         page_offset[0x6];\n\tu8         reserved_at_46[0x1];\n\tu8         dbr_umem_valid[0x1];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         user_index_equal_xrc_srqn[0x1];\n\tu8         reserved_at_81[0x1];\n\tu8         log_page_size[0x6];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         pd[0x18];\n\n\tu8         lwm[0x10];\n\tu8         wqe_cnt[0x10];\n\n\tu8         reserved_at_100[0x40];\n\n\tu8         db_record_addr_h[0x20];\n\n\tu8         db_record_addr_l[0x1e];\n\tu8         reserved_at_17e[0x2];\n\n\tu8         reserved_at_180[0x80];\n};\n\nstruct mlx5_ifc_vnic_diagnostic_statistics_bits {\n\tu8         counter_error_queues[0x20];\n\n\tu8         total_error_queues[0x20];\n\n\tu8         send_queue_priority_update_flow[0x20];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         nic_receive_steering_discard[0x40];\n\n\tu8         receive_discard_vport_down[0x40];\n\n\tu8         transmit_discard_vport_down[0x40];\n\n\tu8         async_eq_overrun[0x20];\n\n\tu8         comp_eq_overrun[0x20];\n\n\tu8         reserved_at_180[0x20];\n\n\tu8         invalid_command[0x20];\n\n\tu8         quota_exceeded_command[0x20];\n\n\tu8         internal_rq_out_of_buffer[0x20];\n\n\tu8         cq_overrun[0x20];\n\n\tu8         eth_wqe_too_small[0x20];\n\n\tu8         reserved_at_220[0xc0];\n\n\tu8         generated_pkt_steering_fail[0x40];\n\n\tu8         handled_pkt_steering_fail[0x40];\n\n\tu8         reserved_at_360[0xc80];\n};\n\nstruct mlx5_ifc_traffic_counter_bits {\n\tu8         packets[0x40];\n\n\tu8         octets[0x40];\n};\n\nstruct mlx5_ifc_tisc_bits {\n\tu8         strict_lag_tx_port_affinity[0x1];\n\tu8         tls_en[0x1];\n\tu8         reserved_at_2[0x2];\n\tu8         lag_tx_port_affinity[0x04];\n\n\tu8         reserved_at_8[0x4];\n\tu8         prio[0x4];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x100];\n\n\tu8         reserved_at_120[0x8];\n\tu8         transport_domain[0x18];\n\n\tu8         reserved_at_140[0x8];\n\tu8         underlay_qpn[0x18];\n\n\tu8         reserved_at_160[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_180[0x380];\n};\n\nenum {\n\tMLX5_TIRC_DISP_TYPE_DIRECT    = 0x0,\n\tMLX5_TIRC_DISP_TYPE_INDIRECT  = 0x1,\n};\n\nenum {\n\tMLX5_TIRC_PACKET_MERGE_MASK_IPV4_LRO  = BIT(0),\n\tMLX5_TIRC_PACKET_MERGE_MASK_IPV6_LRO  = BIT(1),\n};\n\nenum {\n\tMLX5_RX_HASH_FN_NONE           = 0x0,\n\tMLX5_RX_HASH_FN_INVERTED_XOR8  = 0x1,\n\tMLX5_RX_HASH_FN_TOEPLITZ       = 0x2,\n};\n\nenum {\n\tMLX5_TIRC_SELF_LB_BLOCK_BLOCK_UNICAST    = 0x1,\n\tMLX5_TIRC_SELF_LB_BLOCK_BLOCK_MULTICAST  = 0x2,\n};\n\nstruct mlx5_ifc_tirc_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         disp_type[0x4];\n\tu8         tls_en[0x1];\n\tu8         reserved_at_25[0x1b];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         reserved_at_80[0x4];\n\tu8         lro_timeout_period_usecs[0x10];\n\tu8         packet_merge_mask[0x4];\n\tu8         lro_max_ip_payload_size[0x8];\n\n\tu8         reserved_at_a0[0x40];\n\n\tu8         reserved_at_e0[0x8];\n\tu8         inline_rqn[0x18];\n\n\tu8         rx_hash_symmetric[0x1];\n\tu8         reserved_at_101[0x1];\n\tu8         tunneled_offload_en[0x1];\n\tu8         reserved_at_103[0x5];\n\tu8         indirect_table[0x18];\n\n\tu8         rx_hash_fn[0x4];\n\tu8         reserved_at_124[0x2];\n\tu8         self_lb_block[0x2];\n\tu8         transport_domain[0x18];\n\n\tu8         rx_hash_toeplitz_key[10][0x20];\n\n\tstruct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_outer;\n\n\tstruct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_inner;\n\n\tu8         reserved_at_2c0[0x4c0];\n};\n\nenum {\n\tMLX5_SRQC_STATE_GOOD   = 0x0,\n\tMLX5_SRQC_STATE_ERROR  = 0x1,\n};\n\nstruct mlx5_ifc_srqc_bits {\n\tu8         state[0x4];\n\tu8         log_srq_size[0x4];\n\tu8         reserved_at_8[0x18];\n\n\tu8         wq_signature[0x1];\n\tu8         cont_srq[0x1];\n\tu8         reserved_at_22[0x1];\n\tu8         rlky[0x1];\n\tu8         reserved_at_24[0x1];\n\tu8         log_rq_stride[0x3];\n\tu8         xrcd[0x18];\n\n\tu8         page_offset[0x6];\n\tu8         reserved_at_46[0x2];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         reserved_at_80[0x2];\n\tu8         log_page_size[0x6];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         pd[0x18];\n\n\tu8         lwm[0x10];\n\tu8         wqe_cnt[0x10];\n\n\tu8         reserved_at_100[0x40];\n\n\tu8         dbr_addr[0x40];\n\n\tu8         reserved_at_180[0x80];\n};\n\nenum {\n\tMLX5_SQC_STATE_RST  = 0x0,\n\tMLX5_SQC_STATE_RDY  = 0x1,\n\tMLX5_SQC_STATE_ERR  = 0x3,\n};\n\nstruct mlx5_ifc_sqc_bits {\n\tu8         rlky[0x1];\n\tu8         cd_master[0x1];\n\tu8         fre[0x1];\n\tu8         flush_in_error_en[0x1];\n\tu8         allow_multi_pkt_send_wqe[0x1];\n\tu8\t   min_wqe_inline_mode[0x3];\n\tu8         state[0x4];\n\tu8         reg_umr[0x1];\n\tu8         allow_swp[0x1];\n\tu8         hairpin[0x1];\n\tu8         reserved_at_f[0xb];\n\tu8\t   ts_format[0x2];\n\tu8\t   reserved_at_1c[0x4];\n\n\tu8         reserved_at_20[0x8];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x8];\n\tu8         hairpin_peer_rq[0x18];\n\n\tu8         reserved_at_80[0x10];\n\tu8         hairpin_peer_vhca[0x10];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         ts_cqe_to_dest_cqn[0x18];\n\n\tu8         reserved_at_e0[0x10];\n\tu8         packet_pacing_rate_limit_index[0x10];\n\tu8         tis_lst_sz[0x10];\n\tu8         qos_queue_group_id[0x10];\n\n\tu8         reserved_at_120[0x40];\n\n\tu8         reserved_at_160[0x8];\n\tu8         tis_num_0[0x18];\n\n\tstruct mlx5_ifc_wq_bits wq;\n};\n\nenum {\n\tSCHEDULING_CONTEXT_ELEMENT_TYPE_TSAR = 0x0,\n\tSCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT = 0x1,\n\tSCHEDULING_CONTEXT_ELEMENT_TYPE_VPORT_TC = 0x2,\n\tSCHEDULING_CONTEXT_ELEMENT_TYPE_PARA_VPORT_TC = 0x3,\n\tSCHEDULING_CONTEXT_ELEMENT_TYPE_QUEUE_GROUP = 0x4,\n};\n\nenum {\n\tELEMENT_TYPE_CAP_MASK_TASR\t\t= 1 << 0,\n\tELEMENT_TYPE_CAP_MASK_VPORT\t\t= 1 << 1,\n\tELEMENT_TYPE_CAP_MASK_VPORT_TC\t\t= 1 << 2,\n\tELEMENT_TYPE_CAP_MASK_PARA_VPORT_TC\t= 1 << 3,\n};\n\nstruct mlx5_ifc_scheduling_context_bits {\n\tu8         element_type[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         element_attributes[0x20];\n\n\tu8         parent_element_id[0x20];\n\n\tu8         reserved_at_60[0x40];\n\n\tu8         bw_share[0x20];\n\n\tu8         max_average_bw[0x20];\n\n\tu8         reserved_at_e0[0x120];\n};\n\nstruct mlx5_ifc_rqtc_bits {\n\tu8    reserved_at_0[0xa0];\n\n\tu8    reserved_at_a0[0x5];\n\tu8    list_q_type[0x3];\n\tu8    reserved_at_a8[0x8];\n\tu8    rqt_max_size[0x10];\n\n\tu8    rq_vhca_id_format[0x1];\n\tu8    reserved_at_c1[0xf];\n\tu8    rqt_actual_size[0x10];\n\n\tu8    reserved_at_e0[0x6a0];\n\n\tstruct mlx5_ifc_rq_num_bits rq_num[];\n};\n\nenum {\n\tMLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_INLINE  = 0x0,\n\tMLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_RMP     = 0x1,\n};\n\nenum {\n\tMLX5_RQC_STATE_RST  = 0x0,\n\tMLX5_RQC_STATE_RDY  = 0x1,\n\tMLX5_RQC_STATE_ERR  = 0x3,\n};\n\nenum {\n\tMLX5_RQC_SHAMPO_NO_MATCH_ALIGNMENT_GRANULARITY_BYTE    = 0x0,\n\tMLX5_RQC_SHAMPO_NO_MATCH_ALIGNMENT_GRANULARITY_STRIDE  = 0x1,\n\tMLX5_RQC_SHAMPO_NO_MATCH_ALIGNMENT_GRANULARITY_PAGE    = 0x2,\n};\n\nenum {\n\tMLX5_RQC_SHAMPO_MATCH_CRITERIA_TYPE_NO_MATCH    = 0x0,\n\tMLX5_RQC_SHAMPO_MATCH_CRITERIA_TYPE_EXTENDED    = 0x1,\n\tMLX5_RQC_SHAMPO_MATCH_CRITERIA_TYPE_FIVE_TUPLE  = 0x2,\n};\n\nstruct mlx5_ifc_rqc_bits {\n\tu8         rlky[0x1];\n\tu8\t   delay_drop_en[0x1];\n\tu8         scatter_fcs[0x1];\n\tu8         vsd[0x1];\n\tu8         mem_rq_type[0x4];\n\tu8         state[0x4];\n\tu8         reserved_at_c[0x1];\n\tu8         flush_in_error_en[0x1];\n\tu8         hairpin[0x1];\n\tu8         reserved_at_f[0xb];\n\tu8\t   ts_format[0x2];\n\tu8\t   reserved_at_1c[0x4];\n\n\tu8         reserved_at_20[0x8];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         counter_set_id[0x8];\n\tu8         reserved_at_68[0x18];\n\n\tu8         reserved_at_80[0x8];\n\tu8         rmpn[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         hairpin_peer_sq[0x18];\n\n\tu8         reserved_at_c0[0x10];\n\tu8         hairpin_peer_vhca[0x10];\n\n\tu8         reserved_at_e0[0x46];\n\tu8         shampo_no_match_alignment_granularity[0x2];\n\tu8         reserved_at_128[0x6];\n\tu8         shampo_match_criteria_type[0x2];\n\tu8         reservation_timeout[0x10];\n\n\tu8         reserved_at_140[0x40];\n\n\tstruct mlx5_ifc_wq_bits wq;\n};\n\nenum {\n\tMLX5_RMPC_STATE_RDY  = 0x1,\n\tMLX5_RMPC_STATE_ERR  = 0x3,\n};\n\nstruct mlx5_ifc_rmpc_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         state[0x4];\n\tu8         reserved_at_c[0x14];\n\n\tu8         basic_cyclic_rcv_wqe[0x1];\n\tu8         reserved_at_21[0x1f];\n\n\tu8         reserved_at_40[0x140];\n\n\tstruct mlx5_ifc_wq_bits wq;\n};\n\nenum {\n\tVHCA_ID_TYPE_HW = 0,\n\tVHCA_ID_TYPE_SW = 1,\n};\n\nstruct mlx5_ifc_nic_vport_context_bits {\n\tu8         reserved_at_0[0x5];\n\tu8         min_wqe_inline_mode[0x3];\n\tu8         reserved_at_8[0x15];\n\tu8         disable_mc_local_lb[0x1];\n\tu8         disable_uc_local_lb[0x1];\n\tu8         roce_en[0x1];\n\n\tu8         arm_change_event[0x1];\n\tu8         reserved_at_21[0x1a];\n\tu8         event_on_mtu[0x1];\n\tu8         event_on_promisc_change[0x1];\n\tu8         event_on_vlan_change[0x1];\n\tu8         event_on_mc_address_change[0x1];\n\tu8         event_on_uc_address_change[0x1];\n\n\tu8         vhca_id_type[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8\t   affiliation_criteria[0x4];\n\tu8\t   affiliated_vhca_id[0x10];\n\n\tu8\t   reserved_at_60[0xd0];\n\n\tu8         mtu[0x10];\n\n\tu8         system_image_guid[0x40];\n\tu8         port_guid[0x40];\n\tu8         node_guid[0x40];\n\n\tu8         reserved_at_200[0x140];\n\tu8         qkey_violation_counter[0x10];\n\tu8         reserved_at_350[0x430];\n\n\tu8         promisc_uc[0x1];\n\tu8         promisc_mc[0x1];\n\tu8         promisc_all[0x1];\n\tu8         reserved_at_783[0x2];\n\tu8         allowed_list_type[0x3];\n\tu8         reserved_at_788[0xc];\n\tu8         allowed_list_size[0xc];\n\n\tstruct mlx5_ifc_mac_address_layout_bits permanent_address;\n\n\tu8         reserved_at_7e0[0x20];\n\n\tu8         current_uc_mac_address[][0x40];\n};\n\nenum {\n\tMLX5_MKC_ACCESS_MODE_PA    = 0x0,\n\tMLX5_MKC_ACCESS_MODE_MTT   = 0x1,\n\tMLX5_MKC_ACCESS_MODE_KLMS  = 0x2,\n\tMLX5_MKC_ACCESS_MODE_KSM   = 0x3,\n\tMLX5_MKC_ACCESS_MODE_SW_ICM = 0x4,\n\tMLX5_MKC_ACCESS_MODE_MEMIC = 0x5,\n};\n\nstruct mlx5_ifc_mkc_bits {\n\tu8         reserved_at_0[0x1];\n\tu8         free[0x1];\n\tu8         reserved_at_2[0x1];\n\tu8         access_mode_4_2[0x3];\n\tu8         reserved_at_6[0x7];\n\tu8         relaxed_ordering_write[0x1];\n\tu8         reserved_at_e[0x1];\n\tu8         small_fence_on_rdma_read_response[0x1];\n\tu8         umr_en[0x1];\n\tu8         a[0x1];\n\tu8         rw[0x1];\n\tu8         rr[0x1];\n\tu8         lw[0x1];\n\tu8         lr[0x1];\n\tu8         access_mode_1_0[0x2];\n\tu8         reserved_at_18[0x2];\n\tu8         ma_translation_mode[0x2];\n\tu8         reserved_at_1c[0x4];\n\n\tu8         qpn[0x18];\n\tu8         mkey_7_0[0x8];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         length64[0x1];\n\tu8         bsf_en[0x1];\n\tu8         sync_umr[0x1];\n\tu8         reserved_at_63[0x2];\n\tu8         expected_sigerr_count[0x1];\n\tu8         reserved_at_66[0x1];\n\tu8         en_rinval[0x1];\n\tu8         pd[0x18];\n\n\tu8         start_addr[0x40];\n\n\tu8         len[0x40];\n\n\tu8         bsf_octword_size[0x20];\n\n\tu8         reserved_at_120[0x80];\n\n\tu8         translations_octword_size[0x20];\n\n\tu8         reserved_at_1c0[0x19];\n\tu8         relaxed_ordering_read[0x1];\n\tu8         reserved_at_1d9[0x1];\n\tu8         log_page_size[0x5];\n\n\tu8         reserved_at_1e0[0x20];\n};\n\nstruct mlx5_ifc_pkey_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         pkey[0x10];\n};\n\nstruct mlx5_ifc_array128_auto_bits {\n\tu8         array128_auto[16][0x8];\n};\n\nstruct mlx5_ifc_hca_vport_context_bits {\n\tu8         field_select[0x20];\n\n\tu8         reserved_at_20[0xe0];\n\n\tu8         sm_virt_aware[0x1];\n\tu8         has_smi[0x1];\n\tu8         has_raw[0x1];\n\tu8         grh_required[0x1];\n\tu8         reserved_at_104[0xc];\n\tu8         port_physical_state[0x4];\n\tu8         vport_state_policy[0x4];\n\tu8         port_state[0x4];\n\tu8         vport_state[0x4];\n\n\tu8         reserved_at_120[0x20];\n\n\tu8         system_image_guid[0x40];\n\n\tu8         port_guid[0x40];\n\n\tu8         node_guid[0x40];\n\n\tu8         cap_mask1[0x20];\n\n\tu8         cap_mask1_field_select[0x20];\n\n\tu8         cap_mask2[0x20];\n\n\tu8         cap_mask2_field_select[0x20];\n\n\tu8         reserved_at_280[0x80];\n\n\tu8         lid[0x10];\n\tu8         reserved_at_310[0x4];\n\tu8         init_type_reply[0x4];\n\tu8         lmc[0x3];\n\tu8         subnet_timeout[0x5];\n\n\tu8         sm_lid[0x10];\n\tu8         sm_sl[0x4];\n\tu8         reserved_at_334[0xc];\n\n\tu8         qkey_violation_counter[0x10];\n\tu8         pkey_violation_counter[0x10];\n\n\tu8         reserved_at_360[0xca0];\n};\n\nstruct mlx5_ifc_esw_vport_context_bits {\n\tu8         fdb_to_vport_reg_c[0x1];\n\tu8         reserved_at_1[0x2];\n\tu8         vport_svlan_strip[0x1];\n\tu8         vport_cvlan_strip[0x1];\n\tu8         vport_svlan_insert[0x1];\n\tu8         vport_cvlan_insert[0x2];\n\tu8         fdb_to_vport_reg_c_id[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         svlan_cfi[0x1];\n\tu8         svlan_pcp[0x3];\n\tu8         svlan_id[0xc];\n\tu8         cvlan_cfi[0x1];\n\tu8         cvlan_pcp[0x3];\n\tu8         cvlan_id[0xc];\n\n\tu8         reserved_at_60[0x720];\n\n\tu8         sw_steering_vport_icm_address_rx[0x40];\n\n\tu8         sw_steering_vport_icm_address_tx[0x40];\n};\n\nenum {\n\tMLX5_EQC_STATUS_OK                = 0x0,\n\tMLX5_EQC_STATUS_EQ_WRITE_FAILURE  = 0xa,\n};\n\nenum {\n\tMLX5_EQC_ST_ARMED  = 0x9,\n\tMLX5_EQC_ST_FIRED  = 0xa,\n};\n\nstruct mlx5_ifc_eqc_bits {\n\tu8         status[0x4];\n\tu8         reserved_at_4[0x9];\n\tu8         ec[0x1];\n\tu8         oi[0x1];\n\tu8         reserved_at_f[0x5];\n\tu8         st[0x4];\n\tu8         reserved_at_18[0x8];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x14];\n\tu8         page_offset[0x6];\n\tu8         reserved_at_5a[0x6];\n\n\tu8         reserved_at_60[0x3];\n\tu8         log_eq_size[0x5];\n\tu8         uar_page[0x18];\n\n\tu8         reserved_at_80[0x20];\n\n\tu8         reserved_at_a0[0x14];\n\tu8         intr[0xc];\n\n\tu8         reserved_at_c0[0x3];\n\tu8         log_page_size[0x5];\n\tu8         reserved_at_c8[0x18];\n\n\tu8         reserved_at_e0[0x60];\n\n\tu8         reserved_at_140[0x8];\n\tu8         consumer_counter[0x18];\n\n\tu8         reserved_at_160[0x8];\n\tu8         producer_counter[0x18];\n\n\tu8         reserved_at_180[0x80];\n};\n\nenum {\n\tMLX5_DCTC_STATE_ACTIVE    = 0x0,\n\tMLX5_DCTC_STATE_DRAINING  = 0x1,\n\tMLX5_DCTC_STATE_DRAINED   = 0x2,\n};\n\nenum {\n\tMLX5_DCTC_CS_RES_DISABLE    = 0x0,\n\tMLX5_DCTC_CS_RES_NA         = 0x1,\n\tMLX5_DCTC_CS_RES_UP_TO_64B  = 0x2,\n};\n\nenum {\n\tMLX5_DCTC_MTU_256_BYTES  = 0x1,\n\tMLX5_DCTC_MTU_512_BYTES  = 0x2,\n\tMLX5_DCTC_MTU_1K_BYTES   = 0x3,\n\tMLX5_DCTC_MTU_2K_BYTES   = 0x4,\n\tMLX5_DCTC_MTU_4K_BYTES   = 0x5,\n};\n\nstruct mlx5_ifc_dctc_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         state[0x4];\n\tu8         reserved_at_8[0x18];\n\n\tu8         reserved_at_20[0x8];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         counter_set_id[0x8];\n\tu8         atomic_mode[0x4];\n\tu8         rre[0x1];\n\tu8         rwe[0x1];\n\tu8         rae[0x1];\n\tu8         atomic_like_write_en[0x1];\n\tu8         latency_sensitive[0x1];\n\tu8         rlky[0x1];\n\tu8         free_ar[0x1];\n\tu8         reserved_at_73[0xd];\n\n\tu8         reserved_at_80[0x8];\n\tu8         cs_res[0x8];\n\tu8         reserved_at_90[0x3];\n\tu8         min_rnr_nak[0x5];\n\tu8         reserved_at_98[0x8];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         srqn_xrqn[0x18];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         pd[0x18];\n\n\tu8         tclass[0x8];\n\tu8         reserved_at_e8[0x4];\n\tu8         flow_label[0x14];\n\n\tu8         dc_access_key[0x40];\n\n\tu8         reserved_at_140[0x5];\n\tu8         mtu[0x3];\n\tu8         port[0x8];\n\tu8         pkey_index[0x10];\n\n\tu8         reserved_at_160[0x8];\n\tu8         my_addr_index[0x8];\n\tu8         reserved_at_170[0x8];\n\tu8         hop_limit[0x8];\n\n\tu8         dc_access_key_violation_count[0x20];\n\n\tu8         reserved_at_1a0[0x14];\n\tu8         dei_cfi[0x1];\n\tu8         eth_prio[0x3];\n\tu8         ecn[0x2];\n\tu8         dscp[0x6];\n\n\tu8         reserved_at_1c0[0x20];\n\tu8         ece[0x20];\n};\n\nenum {\n\tMLX5_CQC_STATUS_OK             = 0x0,\n\tMLX5_CQC_STATUS_CQ_OVERFLOW    = 0x9,\n\tMLX5_CQC_STATUS_CQ_WRITE_FAIL  = 0xa,\n};\n\nenum {\n\tMLX5_CQC_CQE_SZ_64_BYTES   = 0x0,\n\tMLX5_CQC_CQE_SZ_128_BYTES  = 0x1,\n};\n\nenum {\n\tMLX5_CQC_ST_SOLICITED_NOTIFICATION_REQUEST_ARMED  = 0x6,\n\tMLX5_CQC_ST_NOTIFICATION_REQUEST_ARMED            = 0x9,\n\tMLX5_CQC_ST_FIRED                                 = 0xa,\n};\n\nenum {\n\tMLX5_CQ_PERIOD_MODE_START_FROM_EQE = 0x0,\n\tMLX5_CQ_PERIOD_MODE_START_FROM_CQE = 0x1,\n\tMLX5_CQ_PERIOD_NUM_MODES\n};\n\nstruct mlx5_ifc_cqc_bits {\n\tu8         status[0x4];\n\tu8         reserved_at_4[0x2];\n\tu8         dbr_umem_valid[0x1];\n\tu8         apu_cq[0x1];\n\tu8         cqe_sz[0x3];\n\tu8         cc[0x1];\n\tu8         reserved_at_c[0x1];\n\tu8         scqe_break_moderation_en[0x1];\n\tu8         oi[0x1];\n\tu8         cq_period_mode[0x2];\n\tu8         cqe_comp_en[0x1];\n\tu8         mini_cqe_res_format[0x2];\n\tu8         st[0x4];\n\tu8         reserved_at_18[0x6];\n\tu8         cqe_compression_layout[0x2];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x14];\n\tu8         page_offset[0x6];\n\tu8         reserved_at_5a[0x6];\n\n\tu8         reserved_at_60[0x3];\n\tu8         log_cq_size[0x5];\n\tu8         uar_page[0x18];\n\n\tu8         reserved_at_80[0x4];\n\tu8         cq_period[0xc];\n\tu8         cq_max_count[0x10];\n\n\tu8         c_eqn_or_apu_element[0x20];\n\n\tu8         reserved_at_c0[0x3];\n\tu8         log_page_size[0x5];\n\tu8         reserved_at_c8[0x18];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         reserved_at_100[0x8];\n\tu8         last_notified_index[0x18];\n\n\tu8         reserved_at_120[0x8];\n\tu8         last_solicit_index[0x18];\n\n\tu8         reserved_at_140[0x8];\n\tu8         consumer_counter[0x18];\n\n\tu8         reserved_at_160[0x8];\n\tu8         producer_counter[0x18];\n\n\tu8         reserved_at_180[0x40];\n\n\tu8         dbr_addr[0x40];\n};\n\nunion mlx5_ifc_cong_control_roce_ecn_auto_bits {\n\tstruct mlx5_ifc_cong_control_802_1qau_rp_bits cong_control_802_1qau_rp;\n\tstruct mlx5_ifc_cong_control_r_roce_ecn_rp_bits cong_control_r_roce_ecn_rp;\n\tstruct mlx5_ifc_cong_control_r_roce_ecn_np_bits cong_control_r_roce_ecn_np;\n\tstruct mlx5_ifc_cong_control_r_roce_general_bits cong_control_r_roce_general;\n\tu8         reserved_at_0[0x800];\n};\n\nstruct mlx5_ifc_query_adapter_param_block_bits {\n\tu8         reserved_at_0[0xc0];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         ieee_vendor_id[0x18];\n\n\tu8         reserved_at_e0[0x10];\n\tu8         vsd_vendor_id[0x10];\n\n\tu8         vsd[208][0x8];\n\n\tu8         vsd_contd_psid[16][0x8];\n};\n\nenum {\n\tMLX5_XRQC_STATE_GOOD   = 0x0,\n\tMLX5_XRQC_STATE_ERROR  = 0x1,\n};\n\nenum {\n\tMLX5_XRQC_TOPOLOGY_NO_SPECIAL_TOPOLOGY = 0x0,\n\tMLX5_XRQC_TOPOLOGY_TAG_MATCHING        = 0x1,\n};\n\nenum {\n\tMLX5_XRQC_OFFLOAD_RNDV = 0x1,\n};\n\nstruct mlx5_ifc_tag_matching_topology_context_bits {\n\tu8         log_matching_list_sz[0x4];\n\tu8         reserved_at_4[0xc];\n\tu8         append_next_index[0x10];\n\n\tu8         sw_phase_cnt[0x10];\n\tu8         hw_phase_cnt[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_xrqc_bits {\n\tu8         state[0x4];\n\tu8         rlkey[0x1];\n\tu8         reserved_at_5[0xf];\n\tu8         topology[0x4];\n\tu8         reserved_at_18[0x4];\n\tu8         offload[0x4];\n\n\tu8         reserved_at_20[0x8];\n\tu8         user_index[0x18];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0xa0];\n\n\tstruct mlx5_ifc_tag_matching_topology_context_bits tag_matching_topology_context;\n\n\tu8         reserved_at_180[0x280];\n\n\tstruct mlx5_ifc_wq_bits wq;\n};\n\nunion mlx5_ifc_modify_field_select_resize_field_select_auto_bits {\n\tstruct mlx5_ifc_modify_field_select_bits modify_field_select;\n\tstruct mlx5_ifc_resize_field_select_bits resize_field_select;\n\tu8         reserved_at_0[0x20];\n};\n\nunion mlx5_ifc_field_select_802_1_r_roce_auto_bits {\n\tstruct mlx5_ifc_field_select_802_1qau_rp_bits field_select_802_1qau_rp;\n\tstruct mlx5_ifc_field_select_r_roce_rp_bits field_select_r_roce_rp;\n\tstruct mlx5_ifc_field_select_r_roce_np_bits field_select_r_roce_np;\n\tu8         reserved_at_0[0x20];\n};\n\nunion mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits {\n\tstruct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits eth_802_3_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits eth_2863_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits eth_2819_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits eth_3635_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits eth_extended_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_prio_grp_data_layout_bits eth_per_prio_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_tc_prio_grp_data_layout_bits eth_per_tc_prio_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_tc_congest_prio_grp_data_layout_bits eth_per_tc_congest_prio_grp_data_layout;\n\tstruct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits ib_port_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_phys_layer_cntrs_bits phys_layer_cntrs;\n\tstruct mlx5_ifc_phys_layer_statistical_cntrs_bits phys_layer_statistical_cntrs;\n\tu8         reserved_at_0[0x7c0];\n};\n\nunion mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits {\n\tstruct mlx5_ifc_pcie_perf_cntrs_grp_data_layout_bits pcie_perf_cntrs_grp_data_layout;\n\tu8         reserved_at_0[0x7c0];\n};\n\nunion mlx5_ifc_event_auto_bits {\n\tstruct mlx5_ifc_comp_event_bits comp_event;\n\tstruct mlx5_ifc_dct_events_bits dct_events;\n\tstruct mlx5_ifc_qp_events_bits qp_events;\n\tstruct mlx5_ifc_wqe_associated_page_fault_event_bits wqe_associated_page_fault_event;\n\tstruct mlx5_ifc_rdma_page_fault_event_bits rdma_page_fault_event;\n\tstruct mlx5_ifc_cq_error_bits cq_error;\n\tstruct mlx5_ifc_dropped_packet_logged_bits dropped_packet_logged;\n\tstruct mlx5_ifc_port_state_change_event_bits port_state_change_event;\n\tstruct mlx5_ifc_gpio_event_bits gpio_event;\n\tstruct mlx5_ifc_db_bf_congestion_event_bits db_bf_congestion_event;\n\tstruct mlx5_ifc_stall_vl_event_bits stall_vl_event;\n\tstruct mlx5_ifc_cmd_inter_comp_event_bits cmd_inter_comp_event;\n\tu8         reserved_at_0[0xe0];\n};\n\nstruct mlx5_ifc_health_buffer_bits {\n\tu8         reserved_at_0[0x100];\n\n\tu8         assert_existptr[0x20];\n\n\tu8         assert_callra[0x20];\n\n\tu8         reserved_at_140[0x20];\n\n\tu8         time[0x20];\n\n\tu8         fw_version[0x20];\n\n\tu8         hw_id[0x20];\n\n\tu8         rfr[0x1];\n\tu8         reserved_at_1c1[0x3];\n\tu8         valid[0x1];\n\tu8         severity[0x3];\n\tu8         reserved_at_1c8[0x18];\n\n\tu8         irisc_index[0x8];\n\tu8         synd[0x8];\n\tu8         ext_synd[0x10];\n};\n\nstruct mlx5_ifc_register_loopback_control_bits {\n\tu8         no_lb[0x1];\n\tu8         reserved_at_1[0x7];\n\tu8         port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_vport_tc_element_bits {\n\tu8         traffic_class[0x4];\n\tu8         reserved_at_4[0xc];\n\tu8         vport_number[0x10];\n};\n\nstruct mlx5_ifc_vport_element_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         vport_number[0x10];\n};\n\nenum {\n\tTSAR_ELEMENT_TSAR_TYPE_DWRR = 0x0,\n\tTSAR_ELEMENT_TSAR_TYPE_ROUND_ROBIN = 0x1,\n\tTSAR_ELEMENT_TSAR_TYPE_ETS = 0x2,\n};\n\nstruct mlx5_ifc_tsar_element_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         tsar_type[0x8];\n\tu8         reserved_at_10[0x10];\n};\n\nenum {\n\tMLX5_TEARDOWN_HCA_OUT_FORCE_STATE_SUCCESS = 0x0,\n\tMLX5_TEARDOWN_HCA_OUT_FORCE_STATE_FAIL = 0x1,\n};\n\nstruct mlx5_ifc_teardown_hca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x3f];\n\n\tu8         state[0x1];\n};\n\nenum {\n\tMLX5_TEARDOWN_HCA_IN_PROFILE_GRACEFUL_CLOSE  = 0x0,\n\tMLX5_TEARDOWN_HCA_IN_PROFILE_FORCE_CLOSE     = 0x1,\n\tMLX5_TEARDOWN_HCA_IN_PROFILE_PREPARE_FAST_TEARDOWN = 0x2,\n};\n\nstruct mlx5_ifc_teardown_hca_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         profile[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_sqerr2rts_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_sqerr2rts_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         reserved_at_a0[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_sqd2rts_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_sqd2rts_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         reserved_at_a0[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_set_roce_address_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_roce_address_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         roce_address_index[0x10];\n\tu8         reserved_at_50[0xc];\n\tu8\t   vhca_port_num[0x4];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_roce_addr_layout_bits roce_address;\n};\n\nstruct mlx5_ifc_set_mad_demux_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_PASS_ALL   = 0x0,\n\tMLX5_SET_MAD_DEMUX_IN_DEMUX_MODE_SELECTIVE  = 0x2,\n};\n\nstruct mlx5_ifc_set_mad_demux_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x6];\n\tu8         demux_mode[0x2];\n\tu8         reserved_at_68[0x18];\n};\n\nstruct mlx5_ifc_set_l2_table_entry_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_l2_table_entry_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x60];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_index[0x18];\n\n\tu8         reserved_at_c0[0x20];\n\n\tu8         reserved_at_e0[0x13];\n\tu8         vlan_valid[0x1];\n\tu8         vlan[0xc];\n\n\tstruct mlx5_ifc_mac_address_layout_bits mac_address;\n\n\tu8         reserved_at_140[0xc0];\n};\n\nstruct mlx5_ifc_set_issi_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_issi_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         current_issi[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_set_hca_cap_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_hca_cap_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_function[0x1];\n\tu8         ec_vf_function[0x1];\n\tu8         reserved_at_42[0xe];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tunion mlx5_ifc_hca_cap_union_bits capability;\n};\n\nenum {\n\tMLX5_SET_FTE_MODIFY_ENABLE_MASK_ACTION    = 0x0,\n\tMLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_TAG  = 0x1,\n\tMLX5_SET_FTE_MODIFY_ENABLE_MASK_DESTINATION_LIST    = 0x2,\n\tMLX5_SET_FTE_MODIFY_ENABLE_MASK_FLOW_COUNTERS    = 0x3,\n\tMLX5_SET_FTE_MODIFY_ENABLE_MASK_IPSEC_OBJ_ID    = 0x4\n};\n\nstruct mlx5_ifc_set_fte_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_fte_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         ignore_flow_level[0x1];\n\tu8         reserved_at_c1[0x17];\n\tu8         modify_enable_mask[0x8];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         flow_index[0x20];\n\n\tu8         reserved_at_120[0xe0];\n\n\tstruct mlx5_ifc_flow_context_bits flow_context;\n};\n\nstruct mlx5_ifc_rts2rts_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_rts2rts_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_rtr2rts_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_rtr2rts_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_rst2init_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_rst2init_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_query_xrq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_xrqc_bits xrq_context;\n};\n\nstruct mlx5_ifc_query_xrq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_xrc_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_xrc_srqc_bits xrc_srq_context_entry;\n\n\tu8         reserved_at_280[0x600];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_query_xrc_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrc_srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nenum {\n\tMLX5_QUERY_VPORT_STATE_OUT_STATE_DOWN  = 0x0,\n\tMLX5_QUERY_VPORT_STATE_OUT_STATE_UP    = 0x1,\n};\n\nstruct mlx5_ifc_query_vport_state_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x18];\n\tu8         admin_state[0x4];\n\tu8         state[0x4];\n};\n\nenum {\n\tMLX5_VPORT_STATE_OP_MOD_VNIC_VPORT  = 0x0,\n\tMLX5_VPORT_STATE_OP_MOD_ESW_VPORT   = 0x1,\n\tMLX5_VPORT_STATE_OP_MOD_UPLINK      = 0x2,\n};\n\nstruct mlx5_ifc_arm_monitor_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_arm_monitor_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_QUERY_MONITOR_CNT_TYPE_PPCNT     = 0x0,\n\tMLX5_QUERY_MONITOR_CNT_TYPE_Q_COUNTER = 0x1,\n};\n\nenum mlx5_monitor_counter_ppcnt {\n\tMLX5_QUERY_MONITOR_PPCNT_IN_RANGE_LENGTH_ERRORS      = 0x0,\n\tMLX5_QUERY_MONITOR_PPCNT_OUT_OF_RANGE_LENGTH_FIELD   = 0x1,\n\tMLX5_QUERY_MONITOR_PPCNT_FRAME_TOO_LONG_ERRORS       = 0x2,\n\tMLX5_QUERY_MONITOR_PPCNT_FRAME_CHECK_SEQUENCE_ERRORS = 0x3,\n\tMLX5_QUERY_MONITOR_PPCNT_ALIGNMENT_ERRORS            = 0x4,\n\tMLX5_QUERY_MONITOR_PPCNT_IF_OUT_DISCARDS             = 0x5,\n};\n\nenum {\n\tMLX5_QUERY_MONITOR_Q_COUNTER_RX_OUT_OF_BUFFER     = 0x4,\n};\n\nstruct mlx5_ifc_monitor_counter_output_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         type[0x4];\n\tu8         reserved_at_8[0x8];\n\tu8         counter[0x10];\n\n\tu8         counter_group_id[0x20];\n};\n\n#define MLX5_CMD_SET_MONITOR_NUM_PPCNT_COUNTER_SET1 (6)\n#define MLX5_CMD_SET_MONITOR_NUM_Q_COUNTERS_SET1    (1)\n#define MLX5_CMD_SET_MONITOR_NUM_COUNTER (MLX5_CMD_SET_MONITOR_NUM_PPCNT_COUNTER_SET1 +\\\n\t\t\t\t\t  MLX5_CMD_SET_MONITOR_NUM_Q_COUNTERS_SET1)\n\nstruct mlx5_ifc_set_monitor_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         num_of_counters[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_monitor_counter_output_bits monitor_counter[MLX5_CMD_SET_MONITOR_NUM_COUNTER];\n};\n\nstruct mlx5_ifc_set_monitor_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_query_vport_state_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_vnic_env_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_vnic_diagnostic_statistics_bits vport_env;\n};\n\nenum {\n\tMLX5_QUERY_VNIC_ENV_IN_OP_MOD_VPORT_DIAG_STATISTICS  = 0x0,\n};\n\nstruct mlx5_ifc_query_vnic_env_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_vport_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_traffic_counter_bits received_errors;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmit_errors;\n\n\tstruct mlx5_ifc_traffic_counter_bits received_ib_unicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmitted_ib_unicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits received_ib_multicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmitted_ib_multicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits received_eth_broadcast;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmitted_eth_broadcast;\n\n\tstruct mlx5_ifc_traffic_counter_bits received_eth_unicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmitted_eth_unicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits received_eth_multicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits transmitted_eth_multicast;\n\n\tstruct mlx5_ifc_traffic_counter_bits local_loopback;\n\n\tu8         reserved_at_700[0x980];\n};\n\nenum {\n\tMLX5_QUERY_VPORT_COUNTER_IN_OP_MOD_VPORT_COUNTERS  = 0x0,\n};\n\nstruct mlx5_ifc_query_vport_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8\t   port_num[0x4];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x60];\n\n\tu8         clear[0x1];\n\tu8         reserved_at_c1[0x1f];\n\n\tu8         reserved_at_e0[0x20];\n};\n\nstruct mlx5_ifc_query_tis_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_tisc_bits tis_context;\n};\n\nstruct mlx5_ifc_query_tis_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tisn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_tir_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_tirc_bits tir_context;\n};\n\nstruct mlx5_ifc_query_tir_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tirn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_srqc_bits srq_context_entry;\n\n\tu8         reserved_at_280[0x600];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_query_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_sq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_sqc_bits sq_context;\n};\n\nstruct mlx5_ifc_query_sq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         sqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_special_contexts_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         dump_fill_mkey[0x20];\n\n\tu8         resd_lkey[0x20];\n\n\tu8         null_mkey[0x20];\n\n\tu8\t   terminate_scatter_list_mkey[0x20];\n\n\tu8\t   repeated_mkey[0x20];\n\n\tu8         reserved_at_a0[0x20];\n};\n\nstruct mlx5_ifc_query_special_contexts_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_query_scheduling_element_out_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_scheduling_context_bits scheduling_context;\n\n\tu8         reserved_at_300[0x100];\n};\n\nenum {\n\tSCHEDULING_HIERARCHY_E_SWITCH = 0x2,\n\tSCHEDULING_HIERARCHY_NIC = 0x3,\n};\n\nstruct mlx5_ifc_query_scheduling_element_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         scheduling_hierarchy[0x8];\n\tu8         reserved_at_48[0x18];\n\n\tu8         scheduling_element_id[0x20];\n\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_query_rqt_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rqtc_bits rqt_context;\n};\n\nstruct mlx5_ifc_query_rqt_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqtn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_rq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rqc_bits rq_context;\n};\n\nstruct mlx5_ifc_query_rq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_roce_address_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_roce_addr_layout_bits roce_address;\n};\n\nstruct mlx5_ifc_query_roce_address_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         roce_address_index[0x10];\n\tu8         reserved_at_50[0xc];\n\tu8\t   vhca_port_num[0x4];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_rmp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rmpc_bits rmp_context;\n};\n\nstruct mlx5_ifc_query_rmp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rmpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_cqe_error_syndrome_bits {\n\tu8         hw_error_syndrome[0x8];\n\tu8         hw_syndrome_type[0x4];\n\tu8         reserved_at_c[0x4];\n\tu8         vendor_error_syndrome[0x8];\n\tu8         syndrome[0x8];\n};\n\nstruct mlx5_ifc_qp_context_extension_bits {\n\tu8         reserved_at_0[0x60];\n\n\tstruct mlx5_ifc_cqe_error_syndrome_bits error_syndrome;\n\n\tu8         reserved_at_80[0x580];\n};\n\nstruct mlx5_ifc_qpc_extension_and_pas_list_in_bits {\n\tstruct mlx5_ifc_qp_context_extension_bits qpc_data_extension;\n\n\tu8         pas[0][0x40];\n};\n\nstruct mlx5_ifc_qp_pas_list_in_bits {\n\tstruct mlx5_ifc_cmd_pas_bits pas[0];\n};\n\nunion mlx5_ifc_qp_pas_or_qpc_ext_and_pas_bits {\n\tstruct mlx5_ifc_qp_pas_list_in_bits qp_pas_list;\n\tstruct mlx5_ifc_qpc_extension_and_pas_list_in_bits qpc_ext_and_pas_list;\n};\n\nstruct mlx5_ifc_query_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n\n\tunion mlx5_ifc_qp_pas_or_qpc_ext_and_pas_bits qp_pas_or_qpc_ext_and_pas;\n};\n\nstruct mlx5_ifc_query_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         qpc_ext[0x1];\n\tu8         reserved_at_41[0x7];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_q_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         rx_write_requests[0x20];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         rx_read_requests[0x20];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         rx_atomic_requests[0x20];\n\n\tu8         reserved_at_120[0x20];\n\n\tu8         rx_dct_connect[0x20];\n\n\tu8         reserved_at_160[0x20];\n\n\tu8         out_of_buffer[0x20];\n\n\tu8         reserved_at_1a0[0x20];\n\n\tu8         out_of_sequence[0x20];\n\n\tu8         reserved_at_1e0[0x20];\n\n\tu8         duplicate_request[0x20];\n\n\tu8         reserved_at_220[0x20];\n\n\tu8         rnr_nak_retry_err[0x20];\n\n\tu8         reserved_at_260[0x20];\n\n\tu8         packet_seq_err[0x20];\n\n\tu8         reserved_at_2a0[0x20];\n\n\tu8         implied_nak_seq_err[0x20];\n\n\tu8         reserved_at_2e0[0x20];\n\n\tu8         local_ack_timeout_err[0x20];\n\n\tu8         reserved_at_320[0xa0];\n\n\tu8         resp_local_length_error[0x20];\n\n\tu8         req_local_length_error[0x20];\n\n\tu8         resp_local_qp_error[0x20];\n\n\tu8         local_operation_error[0x20];\n\n\tu8         resp_local_protection[0x20];\n\n\tu8         req_local_protection[0x20];\n\n\tu8         resp_cqe_error[0x20];\n\n\tu8         req_cqe_error[0x20];\n\n\tu8         req_mw_binding[0x20];\n\n\tu8         req_bad_response[0x20];\n\n\tu8         req_remote_invalid_request[0x20];\n\n\tu8         resp_remote_invalid_request[0x20];\n\n\tu8         req_remote_access_errors[0x20];\n\n\tu8\t   resp_remote_access_errors[0x20];\n\n\tu8         req_remote_operation_errors[0x20];\n\n\tu8         req_transport_retries_exceeded[0x20];\n\n\tu8         cq_overflow[0x20];\n\n\tu8         resp_cqe_flush_error[0x20];\n\n\tu8         req_cqe_flush_error[0x20];\n\n\tu8         reserved_at_620[0x20];\n\n\tu8         roce_adp_retrans[0x20];\n\n\tu8         roce_adp_retrans_to[0x20];\n\n\tu8         roce_slow_restart[0x20];\n\n\tu8         roce_slow_restart_cnps[0x20];\n\n\tu8         roce_slow_restart_trans[0x20];\n\n\tu8         reserved_at_6e0[0x120];\n};\n\nstruct mlx5_ifc_query_q_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x60];\n\n\tu8         clear[0x1];\n\tu8         aggregate[0x1];\n\tu8         reserved_at_c2[0x1e];\n\n\tu8         reserved_at_e0[0x18];\n\tu8         counter_set_id[0x8];\n};\n\nstruct mlx5_ifc_query_pages_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         embedded_cpu_function[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         function_id[0x10];\n\n\tu8         num_pages[0x20];\n};\n\nenum {\n\tMLX5_QUERY_PAGES_IN_OP_MOD_BOOT_PAGES     = 0x1,\n\tMLX5_QUERY_PAGES_IN_OP_MOD_INIT_PAGES     = 0x2,\n\tMLX5_QUERY_PAGES_IN_OP_MOD_REGULAR_PAGES  = 0x3,\n};\n\nstruct mlx5_ifc_query_pages_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         embedded_cpu_function[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_nic_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_nic_vport_context_bits nic_vport_context;\n};\n\nstruct mlx5_ifc_query_nic_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x5];\n\tu8         allowed_list_type[0x3];\n\tu8         reserved_at_68[0x18];\n};\n\nstruct mlx5_ifc_query_mkey_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_mkc_bits memory_key_mkey_entry;\n\n\tu8         reserved_at_280[0x600];\n\n\tu8         bsf0_klm0_pas_mtt0_1[16][0x8];\n\n\tu8         bsf1_klm1_pas_mtt2_3[16][0x8];\n};\n\nstruct mlx5_ifc_query_mkey_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         mkey_index[0x18];\n\n\tu8         pg_access[0x1];\n\tu8         reserved_at_61[0x1f];\n};\n\nstruct mlx5_ifc_query_mad_demux_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         mad_dumux_parameters_block[0x20];\n};\n\nstruct mlx5_ifc_query_mad_demux_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_query_l2_table_entry_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xa0];\n\n\tu8         reserved_at_e0[0x13];\n\tu8         vlan_valid[0x1];\n\tu8         vlan[0xc];\n\n\tstruct mlx5_ifc_mac_address_layout_bits mac_address;\n\n\tu8         reserved_at_140[0xc0];\n};\n\nstruct mlx5_ifc_query_l2_table_entry_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x60];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_index[0x18];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_query_issi_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         current_issi[0x10];\n\n\tu8         reserved_at_60[0xa0];\n\n\tu8         reserved_at_100[76][0x8];\n\tu8         supported_issi_dw0[0x20];\n};\n\nstruct mlx5_ifc_query_issi_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_driver_version_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_0[0x18];\n\n\tu8         syndrome[0x20];\n\tu8         reserved_1[0x40];\n};\n\nstruct mlx5_ifc_set_driver_version_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_0[0x10];\n\n\tu8         reserved_1[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_2[0x40];\n\tu8         driver_version[64][0x8];\n};\n\nstruct mlx5_ifc_query_hca_vport_pkey_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_pkey_bits pkey[];\n};\n\nstruct mlx5_ifc_query_hca_vport_pkey_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8         port_num[0x4];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x10];\n\tu8         pkey_index[0x10];\n};\n\nenum {\n\tMLX5_HCA_VPORT_SEL_PORT_GUID\t= 1 << 0,\n\tMLX5_HCA_VPORT_SEL_NODE_GUID\t= 1 << 1,\n\tMLX5_HCA_VPORT_SEL_STATE_POLICY\t= 1 << 2,\n};\n\nstruct mlx5_ifc_query_hca_vport_gid_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         gids_num[0x10];\n\tu8         reserved_at_70[0x10];\n\n\tstruct mlx5_ifc_array128_auto_bits gid[];\n};\n\nstruct mlx5_ifc_query_hca_vport_gid_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8         port_num[0x4];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x10];\n\tu8         gid_index[0x10];\n};\n\nstruct mlx5_ifc_query_hca_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_hca_vport_context_bits hca_vport_context;\n};\n\nstruct mlx5_ifc_query_hca_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8         port_num[0x4];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_hca_cap_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tunion mlx5_ifc_hca_cap_union_bits capability;\n};\n\nstruct mlx5_ifc_query_hca_cap_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_function[0x1];\n\tu8         ec_vf_function[0x1];\n\tu8         reserved_at_42[0xe];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_other_hca_cap_bits {\n\tu8         roce[0x1];\n\tu8         reserved_at_1[0x27f];\n};\n\nstruct mlx5_ifc_query_other_hca_cap_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct     mlx5_ifc_other_hca_cap_bits other_capability;\n};\n\nstruct mlx5_ifc_query_other_hca_cap_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_modify_other_hca_cap_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_other_hca_cap_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         function_id[0x10];\n\tu8         field_select[0x20];\n\n\tstruct     mlx5_ifc_other_hca_cap_bits other_capability;\n};\n\nstruct mlx5_ifc_flow_table_context_bits {\n\tu8         reformat_en[0x1];\n\tu8         decap_en[0x1];\n\tu8         sw_owner[0x1];\n\tu8         termination_table[0x1];\n\tu8         table_miss_action[0x4];\n\tu8         level[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         log_size[0x8];\n\n\tu8         reserved_at_20[0x8];\n\tu8         table_miss_id[0x18];\n\n\tu8         reserved_at_40[0x8];\n\tu8         lag_master_next_table_id[0x18];\n\n\tu8         reserved_at_60[0x60];\n\n\tu8         sw_owner_icm_root_1[0x40];\n\n\tu8         sw_owner_icm_root_0[0x40];\n\n};\n\nstruct mlx5_ifc_query_flow_table_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x80];\n\n\tstruct mlx5_ifc_flow_table_context_bits flow_table_context;\n};\n\nstruct mlx5_ifc_query_flow_table_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_query_fte_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x1c0];\n\n\tstruct mlx5_ifc_flow_context_bits flow_context;\n};\n\nstruct mlx5_ifc_query_fte_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         reserved_at_c0[0x40];\n\n\tu8         flow_index[0x20];\n\n\tu8         reserved_at_120[0xe0];\n};\n\nstruct mlx5_ifc_match_definer_format_0_bits {\n\tu8         reserved_at_0[0x100];\n\n\tu8         metadata_reg_c_0[0x20];\n\n\tu8         metadata_reg_c_1[0x20];\n\n\tu8         outer_dmac_47_16[0x20];\n\n\tu8         outer_dmac_15_0[0x10];\n\tu8         outer_ethertype[0x10];\n\n\tu8         reserved_at_180[0x1];\n\tu8         sx_sniffer[0x1];\n\tu8         functional_lb[0x1];\n\tu8         outer_ip_frag[0x1];\n\tu8         outer_qp_type[0x2];\n\tu8         outer_encap_type[0x2];\n\tu8         port_number[0x2];\n\tu8         outer_l3_type[0x2];\n\tu8         outer_l4_type[0x2];\n\tu8         outer_first_vlan_type[0x2];\n\tu8         outer_first_vlan_prio[0x3];\n\tu8         outer_first_vlan_cfi[0x1];\n\tu8         outer_first_vlan_vid[0xc];\n\n\tu8         outer_l4_type_ext[0x4];\n\tu8         reserved_at_1a4[0x2];\n\tu8         outer_ipsec_layer[0x2];\n\tu8         outer_l2_type[0x2];\n\tu8         force_lb[0x1];\n\tu8         outer_l2_ok[0x1];\n\tu8         outer_l3_ok[0x1];\n\tu8         outer_l4_ok[0x1];\n\tu8         outer_second_vlan_type[0x2];\n\tu8         outer_second_vlan_prio[0x3];\n\tu8         outer_second_vlan_cfi[0x1];\n\tu8         outer_second_vlan_vid[0xc];\n\n\tu8         outer_smac_47_16[0x20];\n\n\tu8         outer_smac_15_0[0x10];\n\tu8         inner_ipv4_checksum_ok[0x1];\n\tu8         inner_l4_checksum_ok[0x1];\n\tu8         outer_ipv4_checksum_ok[0x1];\n\tu8         outer_l4_checksum_ok[0x1];\n\tu8         inner_l3_ok[0x1];\n\tu8         inner_l4_ok[0x1];\n\tu8         outer_l3_ok_duplicate[0x1];\n\tu8         outer_l4_ok_duplicate[0x1];\n\tu8         outer_tcp_cwr[0x1];\n\tu8         outer_tcp_ece[0x1];\n\tu8         outer_tcp_urg[0x1];\n\tu8         outer_tcp_ack[0x1];\n\tu8         outer_tcp_psh[0x1];\n\tu8         outer_tcp_rst[0x1];\n\tu8         outer_tcp_syn[0x1];\n\tu8         outer_tcp_fin[0x1];\n};\n\nstruct mlx5_ifc_match_definer_format_22_bits {\n\tu8         reserved_at_0[0x100];\n\n\tu8         outer_ip_src_addr[0x20];\n\n\tu8         outer_ip_dest_addr[0x20];\n\n\tu8         outer_l4_sport[0x10];\n\tu8         outer_l4_dport[0x10];\n\n\tu8         reserved_at_160[0x1];\n\tu8         sx_sniffer[0x1];\n\tu8         functional_lb[0x1];\n\tu8         outer_ip_frag[0x1];\n\tu8         outer_qp_type[0x2];\n\tu8         outer_encap_type[0x2];\n\tu8         port_number[0x2];\n\tu8         outer_l3_type[0x2];\n\tu8         outer_l4_type[0x2];\n\tu8         outer_first_vlan_type[0x2];\n\tu8         outer_first_vlan_prio[0x3];\n\tu8         outer_first_vlan_cfi[0x1];\n\tu8         outer_first_vlan_vid[0xc];\n\n\tu8         metadata_reg_c_0[0x20];\n\n\tu8         outer_dmac_47_16[0x20];\n\n\tu8         outer_smac_47_16[0x20];\n\n\tu8         outer_smac_15_0[0x10];\n\tu8         outer_dmac_15_0[0x10];\n};\n\nstruct mlx5_ifc_match_definer_format_23_bits {\n\tu8         reserved_at_0[0x100];\n\n\tu8         inner_ip_src_addr[0x20];\n\n\tu8         inner_ip_dest_addr[0x20];\n\n\tu8         inner_l4_sport[0x10];\n\tu8         inner_l4_dport[0x10];\n\n\tu8         reserved_at_160[0x1];\n\tu8         sx_sniffer[0x1];\n\tu8         functional_lb[0x1];\n\tu8         inner_ip_frag[0x1];\n\tu8         inner_qp_type[0x2];\n\tu8         inner_encap_type[0x2];\n\tu8         port_number[0x2];\n\tu8         inner_l3_type[0x2];\n\tu8         inner_l4_type[0x2];\n\tu8         inner_first_vlan_type[0x2];\n\tu8         inner_first_vlan_prio[0x3];\n\tu8         inner_first_vlan_cfi[0x1];\n\tu8         inner_first_vlan_vid[0xc];\n\n\tu8         tunnel_header_0[0x20];\n\n\tu8         inner_dmac_47_16[0x20];\n\n\tu8         inner_smac_47_16[0x20];\n\n\tu8         inner_smac_15_0[0x10];\n\tu8         inner_dmac_15_0[0x10];\n};\n\nstruct mlx5_ifc_match_definer_format_29_bits {\n\tu8         reserved_at_0[0xc0];\n\n\tu8         outer_ip_dest_addr[0x80];\n\n\tu8         outer_ip_src_addr[0x80];\n\n\tu8         outer_l4_sport[0x10];\n\tu8         outer_l4_dport[0x10];\n\n\tu8         reserved_at_1e0[0x20];\n};\n\nstruct mlx5_ifc_match_definer_format_30_bits {\n\tu8         reserved_at_0[0xa0];\n\n\tu8         outer_ip_dest_addr[0x80];\n\n\tu8         outer_ip_src_addr[0x80];\n\n\tu8         outer_dmac_47_16[0x20];\n\n\tu8         outer_smac_47_16[0x20];\n\n\tu8         outer_smac_15_0[0x10];\n\tu8         outer_dmac_15_0[0x10];\n};\n\nstruct mlx5_ifc_match_definer_format_31_bits {\n\tu8         reserved_at_0[0xc0];\n\n\tu8         inner_ip_dest_addr[0x80];\n\n\tu8         inner_ip_src_addr[0x80];\n\n\tu8         inner_l4_sport[0x10];\n\tu8         inner_l4_dport[0x10];\n\n\tu8         reserved_at_1e0[0x20];\n};\n\nstruct mlx5_ifc_match_definer_format_32_bits {\n\tu8         reserved_at_0[0xa0];\n\n\tu8         inner_ip_dest_addr[0x80];\n\n\tu8         inner_ip_src_addr[0x80];\n\n\tu8         inner_dmac_47_16[0x20];\n\n\tu8         inner_smac_47_16[0x20];\n\n\tu8         inner_smac_15_0[0x10];\n\tu8         inner_dmac_15_0[0x10];\n};\n\nenum {\n\tMLX5_IFC_DEFINER_FORMAT_ID_SELECT = 61,\n};\n\n#define MLX5_IFC_DEFINER_FORMAT_OFFSET_UNUSED 0x0\n#define MLX5_IFC_DEFINER_FORMAT_OFFSET_OUTER_ETH_PKT_LEN 0x48\n#define MLX5_IFC_DEFINER_DW_SELECTORS_NUM 9\n#define MLX5_IFC_DEFINER_BYTE_SELECTORS_NUM 8\n\nstruct mlx5_ifc_match_definer_match_mask_bits {\n\tu8         reserved_at_1c0[5][0x20];\n\tu8         match_dw_8[0x20];\n\tu8         match_dw_7[0x20];\n\tu8         match_dw_6[0x20];\n\tu8         match_dw_5[0x20];\n\tu8         match_dw_4[0x20];\n\tu8         match_dw_3[0x20];\n\tu8         match_dw_2[0x20];\n\tu8         match_dw_1[0x20];\n\tu8         match_dw_0[0x20];\n\n\tu8         match_byte_7[0x8];\n\tu8         match_byte_6[0x8];\n\tu8         match_byte_5[0x8];\n\tu8         match_byte_4[0x8];\n\n\tu8         match_byte_3[0x8];\n\tu8         match_byte_2[0x8];\n\tu8         match_byte_1[0x8];\n\tu8         match_byte_0[0x8];\n};\n\nstruct mlx5_ifc_match_definer_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         reserved_at_80[0x10];\n\tu8         format_id[0x10];\n\n\tu8         reserved_at_a0[0x60];\n\n\tu8         format_select_dw3[0x8];\n\tu8         format_select_dw2[0x8];\n\tu8         format_select_dw1[0x8];\n\tu8         format_select_dw0[0x8];\n\n\tu8         format_select_dw7[0x8];\n\tu8         format_select_dw6[0x8];\n\tu8         format_select_dw5[0x8];\n\tu8         format_select_dw4[0x8];\n\n\tu8         reserved_at_100[0x18];\n\tu8         format_select_dw8[0x8];\n\n\tu8         reserved_at_120[0x20];\n\n\tu8         format_select_byte3[0x8];\n\tu8         format_select_byte2[0x8];\n\tu8         format_select_byte1[0x8];\n\tu8         format_select_byte0[0x8];\n\n\tu8         format_select_byte7[0x8];\n\tu8         format_select_byte6[0x8];\n\tu8         format_select_byte5[0x8];\n\tu8         format_select_byte4[0x8];\n\n\tu8         reserved_at_180[0x40];\n\n\tunion {\n\t\tstruct {\n\t\t\tu8         match_mask[16][0x20];\n\t\t};\n\t\tstruct mlx5_ifc_match_definer_match_mask_bits match_mask_format;\n\t};\n};\n\nstruct mlx5_ifc_general_obj_create_param_bits {\n\tu8         alias_object[0x1];\n\tu8         reserved_at_1[0x2];\n\tu8         log_obj_range[0x5];\n\tu8         reserved_at_8[0x18];\n};\n\nstruct mlx5_ifc_general_obj_query_param_bits {\n\tu8         alias_object[0x1];\n\tu8         obj_offset[0x1f];\n};\n\nstruct mlx5_ifc_general_obj_in_cmd_hdr_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         vhca_tunnel_id[0x10];\n\tu8         obj_type[0x10];\n\n\tu8         obj_id[0x20];\n\n\tunion {\n\t\tstruct mlx5_ifc_general_obj_create_param_bits create;\n\t\tstruct mlx5_ifc_general_obj_query_param_bits query;\n\t} op_param;\n};\n\nstruct mlx5_ifc_general_obj_out_cmd_hdr_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         obj_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_modify_header_arg_bits {\n\tu8         reserved_at_0[0x80];\n\n\tu8         reserved_at_80[0x8];\n\tu8         access_pd[0x18];\n};\n\nstruct mlx5_ifc_create_modify_header_arg_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n\tstruct mlx5_ifc_modify_header_arg_bits arg;\n};\n\nstruct mlx5_ifc_create_match_definer_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\n\tstruct mlx5_ifc_match_definer_bits obj_context;\n};\n\nstruct mlx5_ifc_create_match_definer_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n};\n\nenum {\n\tMLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_OUTER_HEADERS    = 0x0,\n\tMLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS  = 0x1,\n\tMLX5_QUERY_FLOW_GROUP_OUT_MATCH_CRITERIA_ENABLE_INNER_HEADERS    = 0x2,\n\tMLX5_QUERY_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS_2 = 0x3,\n\tMLX5_QUERY_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS_3 = 0x4,\n\tMLX5_QUERY_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS_4 = 0x5,\n\tMLX5_QUERY_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS_5 = 0x6,\n};\n\nstruct mlx5_ifc_query_flow_group_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xa0];\n\n\tu8         start_flow_index[0x20];\n\n\tu8         reserved_at_100[0x20];\n\n\tu8         end_flow_index[0x20];\n\n\tu8         reserved_at_140[0xa0];\n\n\tu8         reserved_at_1e0[0x18];\n\tu8         match_criteria_enable[0x8];\n\n\tstruct mlx5_ifc_fte_match_param_bits match_criteria;\n\n\tu8         reserved_at_1200[0xe00];\n};\n\nstruct mlx5_ifc_query_flow_group_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         group_id[0x20];\n\n\tu8         reserved_at_e0[0x120];\n};\n\nstruct mlx5_ifc_query_flow_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_traffic_counter_bits flow_statistics[];\n};\n\nstruct mlx5_ifc_query_flow_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x80];\n\n\tu8         clear[0x1];\n\tu8         reserved_at_c1[0xf];\n\tu8         num_of_counters[0x10];\n\n\tu8         flow_counter_id[0x20];\n};\n\nstruct mlx5_ifc_query_esw_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_esw_vport_context_bits esw_vport_context;\n};\n\nstruct mlx5_ifc_query_esw_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_modify_esw_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_esw_vport_context_fields_select_bits {\n\tu8         reserved_at_0[0x1b];\n\tu8         fdb_to_vport_reg_c_id[0x1];\n\tu8         vport_cvlan_insert[0x1];\n\tu8         vport_svlan_insert[0x1];\n\tu8         vport_cvlan_strip[0x1];\n\tu8         vport_svlan_strip[0x1];\n};\n\nstruct mlx5_ifc_modify_esw_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tstruct mlx5_ifc_esw_vport_context_fields_select_bits field_select;\n\n\tstruct mlx5_ifc_esw_vport_context_bits esw_vport_context;\n};\n\nstruct mlx5_ifc_query_eq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_eqc_bits eq_context_entry;\n\n\tu8         reserved_at_280[0x40];\n\n\tu8         event_bitmask[0x40];\n\n\tu8         reserved_at_300[0x580];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_query_eq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         eq_number[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_packet_reformat_context_in_bits {\n\tu8         reformat_type[0x8];\n\tu8         reserved_at_8[0x4];\n\tu8         reformat_param_0[0x4];\n\tu8         reserved_at_10[0x6];\n\tu8         reformat_data_size[0xa];\n\n\tu8         reformat_param_1[0x8];\n\tu8         reserved_at_28[0x8];\n\tu8         reformat_data[2][0x8];\n\n\tu8         more_reformat_data[][0x8];\n};\n\nstruct mlx5_ifc_query_packet_reformat_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0xa0];\n\n\tstruct mlx5_ifc_packet_reformat_context_in_bits packet_reformat_context[];\n};\n\nstruct mlx5_ifc_query_packet_reformat_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         packet_reformat_id[0x20];\n\n\tu8         reserved_at_60[0xa0];\n};\n\nstruct mlx5_ifc_alloc_packet_reformat_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         packet_reformat_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nenum {\n\tMLX5_REFORMAT_CONTEXT_ANCHOR_MAC_START = 0x1,\n\tMLX5_REFORMAT_CONTEXT_ANCHOR_IP_START = 0x7,\n\tMLX5_REFORMAT_CONTEXT_ANCHOR_TCP_UDP_START = 0x9,\n};\n\nenum mlx5_reformat_ctx_type {\n\tMLX5_REFORMAT_TYPE_L2_TO_VXLAN = 0x0,\n\tMLX5_REFORMAT_TYPE_L2_TO_NVGRE = 0x1,\n\tMLX5_REFORMAT_TYPE_L2_TO_L2_TUNNEL = 0x2,\n\tMLX5_REFORMAT_TYPE_L3_TUNNEL_TO_L2 = 0x3,\n\tMLX5_REFORMAT_TYPE_L2_TO_L3_TUNNEL = 0x4,\n\tMLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_IPV4 = 0x5,\n\tMLX5_REFORMAT_TYPE_L2_TO_L3_ESP_TUNNEL = 0x6,\n\tMLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_UDPV4 = 0x7,\n\tMLX5_REFORMAT_TYPE_DEL_ESP_TRANSPORT = 0x8,\n\tMLX5_REFORMAT_TYPE_L3_ESP_TUNNEL_TO_L2 = 0x9,\n\tMLX5_REFORMAT_TYPE_DEL_ESP_TRANSPORT_OVER_UDP = 0xa,\n\tMLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_IPV6 = 0xb,\n\tMLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_UDPV6 = 0xc,\n\tMLX5_REFORMAT_TYPE_INSERT_HDR = 0xf,\n\tMLX5_REFORMAT_TYPE_REMOVE_HDR = 0x10,\n\tMLX5_REFORMAT_TYPE_ADD_MACSEC = 0x11,\n\tMLX5_REFORMAT_TYPE_DEL_MACSEC = 0x12,\n};\n\nstruct mlx5_ifc_alloc_packet_reformat_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xa0];\n\n\tstruct mlx5_ifc_packet_reformat_context_in_bits packet_reformat_context;\n};\n\nstruct mlx5_ifc_dealloc_packet_reformat_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_packet_reformat_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         packet_reformat_id[0x20];\n\n\tu8         reserved_60[0x20];\n};\n\nstruct mlx5_ifc_set_action_in_bits {\n\tu8         action_type[0x4];\n\tu8         field[0xc];\n\tu8         reserved_at_10[0x3];\n\tu8         offset[0x5];\n\tu8         reserved_at_18[0x3];\n\tu8         length[0x5];\n\n\tu8         data[0x20];\n};\n\nstruct mlx5_ifc_add_action_in_bits {\n\tu8         action_type[0x4];\n\tu8         field[0xc];\n\tu8         reserved_at_10[0x10];\n\n\tu8         data[0x20];\n};\n\nstruct mlx5_ifc_copy_action_in_bits {\n\tu8         action_type[0x4];\n\tu8         src_field[0xc];\n\tu8         reserved_at_10[0x3];\n\tu8         src_offset[0x5];\n\tu8         reserved_at_18[0x3];\n\tu8         length[0x5];\n\n\tu8         reserved_at_20[0x4];\n\tu8         dst_field[0xc];\n\tu8         reserved_at_30[0x3];\n\tu8         dst_offset[0x5];\n\tu8         reserved_at_38[0x8];\n};\n\nunion mlx5_ifc_set_add_copy_action_in_auto_bits {\n\tstruct mlx5_ifc_set_action_in_bits  set_action_in;\n\tstruct mlx5_ifc_add_action_in_bits  add_action_in;\n\tstruct mlx5_ifc_copy_action_in_bits copy_action_in;\n\tu8         reserved_at_0[0x40];\n};\n\nenum {\n\tMLX5_ACTION_TYPE_SET   = 0x1,\n\tMLX5_ACTION_TYPE_ADD   = 0x2,\n\tMLX5_ACTION_TYPE_COPY  = 0x3,\n};\n\nenum {\n\tMLX5_ACTION_IN_FIELD_OUT_SMAC_47_16    = 0x1,\n\tMLX5_ACTION_IN_FIELD_OUT_SMAC_15_0     = 0x2,\n\tMLX5_ACTION_IN_FIELD_OUT_ETHERTYPE     = 0x3,\n\tMLX5_ACTION_IN_FIELD_OUT_DMAC_47_16    = 0x4,\n\tMLX5_ACTION_IN_FIELD_OUT_DMAC_15_0     = 0x5,\n\tMLX5_ACTION_IN_FIELD_OUT_IP_DSCP       = 0x6,\n\tMLX5_ACTION_IN_FIELD_OUT_TCP_FLAGS     = 0x7,\n\tMLX5_ACTION_IN_FIELD_OUT_TCP_SPORT     = 0x8,\n\tMLX5_ACTION_IN_FIELD_OUT_TCP_DPORT     = 0x9,\n\tMLX5_ACTION_IN_FIELD_OUT_IP_TTL        = 0xa,\n\tMLX5_ACTION_IN_FIELD_OUT_UDP_SPORT     = 0xb,\n\tMLX5_ACTION_IN_FIELD_OUT_UDP_DPORT     = 0xc,\n\tMLX5_ACTION_IN_FIELD_OUT_SIPV6_127_96  = 0xd,\n\tMLX5_ACTION_IN_FIELD_OUT_SIPV6_95_64   = 0xe,\n\tMLX5_ACTION_IN_FIELD_OUT_SIPV6_63_32   = 0xf,\n\tMLX5_ACTION_IN_FIELD_OUT_SIPV6_31_0    = 0x10,\n\tMLX5_ACTION_IN_FIELD_OUT_DIPV6_127_96  = 0x11,\n\tMLX5_ACTION_IN_FIELD_OUT_DIPV6_95_64   = 0x12,\n\tMLX5_ACTION_IN_FIELD_OUT_DIPV6_63_32   = 0x13,\n\tMLX5_ACTION_IN_FIELD_OUT_DIPV6_31_0    = 0x14,\n\tMLX5_ACTION_IN_FIELD_OUT_SIPV4         = 0x15,\n\tMLX5_ACTION_IN_FIELD_OUT_DIPV4         = 0x16,\n\tMLX5_ACTION_IN_FIELD_OUT_FIRST_VID     = 0x17,\n\tMLX5_ACTION_IN_FIELD_OUT_IPV6_HOPLIMIT = 0x47,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_A    = 0x49,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_B    = 0x50,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_0  = 0x51,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_1  = 0x52,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_2  = 0x53,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_3  = 0x54,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_4  = 0x55,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_5  = 0x56,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_6  = 0x57,\n\tMLX5_ACTION_IN_FIELD_METADATA_REG_C_7  = 0x58,\n\tMLX5_ACTION_IN_FIELD_OUT_TCP_SEQ_NUM   = 0x59,\n\tMLX5_ACTION_IN_FIELD_OUT_TCP_ACK_NUM   = 0x5B,\n\tMLX5_ACTION_IN_FIELD_IPSEC_SYNDROME    = 0x5D,\n\tMLX5_ACTION_IN_FIELD_OUT_EMD_47_32     = 0x6F,\n\tMLX5_ACTION_IN_FIELD_OUT_EMD_31_0      = 0x70,\n};\n\nstruct mlx5_ifc_alloc_modify_header_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         modify_header_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_modify_header_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_68[0x10];\n\tu8         num_of_actions[0x8];\n\n\tunion mlx5_ifc_set_add_copy_action_in_auto_bits actions[];\n};\n\nstruct mlx5_ifc_dealloc_modify_header_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_modify_header_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         modify_header_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_modify_header_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         modify_header_id[0x20];\n\n\tu8         reserved_at_60[0xa0];\n};\n\nstruct mlx5_ifc_query_dct_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_dctc_bits dct_context_entry;\n\n\tu8         reserved_at_280[0x180];\n};\n\nstruct mlx5_ifc_query_dct_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         dctn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_cq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_cqc_bits cq_context;\n\n\tu8         reserved_at_280[0x600];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_query_cq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_cong_status_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         enable[0x1];\n\tu8         tag_enable[0x1];\n\tu8         reserved_at_62[0x1e];\n};\n\nstruct mlx5_ifc_query_cong_status_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         priority[0x4];\n\tu8         cong_protocol[0x4];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_cong_statistics_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         rp_cur_flows[0x20];\n\n\tu8         sum_flows[0x20];\n\n\tu8         rp_cnp_ignored_high[0x20];\n\n\tu8         rp_cnp_ignored_low[0x20];\n\n\tu8         rp_cnp_handled_high[0x20];\n\n\tu8         rp_cnp_handled_low[0x20];\n\n\tu8         reserved_at_140[0x100];\n\n\tu8         time_stamp_high[0x20];\n\n\tu8         time_stamp_low[0x20];\n\n\tu8         accumulators_period[0x20];\n\n\tu8         np_ecn_marked_roce_packets_high[0x20];\n\n\tu8         np_ecn_marked_roce_packets_low[0x20];\n\n\tu8         np_cnp_sent_high[0x20];\n\n\tu8         np_cnp_sent_low[0x20];\n\n\tu8         reserved_at_320[0x560];\n};\n\nstruct mlx5_ifc_query_cong_statistics_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         clear[0x1];\n\tu8         reserved_at_41[0x1f];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_cong_params_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tunion mlx5_ifc_cong_control_roce_ecn_auto_bits congestion_parameters;\n};\n\nstruct mlx5_ifc_query_cong_params_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x1c];\n\tu8         cong_protocol[0x4];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_adapter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_query_adapter_param_block_bits query_adapter_struct;\n};\n\nstruct mlx5_ifc_query_adapter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_qp_2rst_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_qp_2rst_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_qp_2err_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_qp_2err_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_page_fault_resume_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_page_fault_resume_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         error[0x1];\n\tu8         reserved_at_41[0x4];\n\tu8         page_fault_type[0x3];\n\tu8         wq_number[0x18];\n\n\tu8         reserved_at_60[0x8];\n\tu8         token[0x18];\n};\n\nstruct mlx5_ifc_nop_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_nop_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_vport_state_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_vport_state_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x18];\n\tu8         admin_state[0x4];\n\tu8         reserved_at_7c[0x4];\n};\n\nstruct mlx5_ifc_modify_tis_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_tis_bitmask_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x1d];\n\tu8         lag_tx_port_affinity[0x1];\n\tu8         strict_lag_tx_port_affinity[0x1];\n\tu8         prio[0x1];\n};\n\nstruct mlx5_ifc_modify_tis_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tisn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_modify_tis_bitmask_bits bitmask;\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_tisc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_tir_bitmask_bits {\n\tu8\t   reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x1b];\n\tu8         self_lb_en[0x1];\n\tu8         reserved_at_3c[0x1];\n\tu8         hash[0x1];\n\tu8         reserved_at_3e[0x1];\n\tu8         packet_merge[0x1];\n};\n\nstruct mlx5_ifc_modify_tir_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_tir_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tirn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_modify_tir_bitmask_bits bitmask;\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_tirc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_sq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_sq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         sq_state[0x4];\n\tu8         reserved_at_44[0x4];\n\tu8         sqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         modify_bitmask[0x40];\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_sqc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_scheduling_element_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x1c0];\n};\n\nenum {\n\tMODIFY_SCHEDULING_ELEMENT_IN_MODIFY_BITMASK_BW_SHARE = 0x1,\n\tMODIFY_SCHEDULING_ELEMENT_IN_MODIFY_BITMASK_MAX_AVERAGE_BW = 0x2,\n};\n\nstruct mlx5_ifc_modify_scheduling_element_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         scheduling_hierarchy[0x8];\n\tu8         reserved_at_48[0x18];\n\n\tu8         scheduling_element_id[0x20];\n\n\tu8         reserved_at_80[0x20];\n\n\tu8         modify_bitmask[0x20];\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_scheduling_context_bits scheduling_context;\n\n\tu8         reserved_at_300[0x100];\n};\n\nstruct mlx5_ifc_modify_rqt_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_rqt_bitmask_bits {\n\tu8\t   reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x1f];\n\tu8         rqn_list[0x1];\n};\n\nstruct mlx5_ifc_modify_rqt_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqtn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_rqt_bitmask_bits bitmask;\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_rqtc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_rq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_MODIFY_RQ_IN_MODIFY_BITMASK_VSD = 1ULL << 1,\n\tMLX5_MODIFY_RQ_IN_MODIFY_BITMASK_SCATTER_FCS = 1ULL << 2,\n\tMLX5_MODIFY_RQ_IN_MODIFY_BITMASK_RQ_COUNTER_SET_ID = 1ULL << 3,\n};\n\nstruct mlx5_ifc_modify_rq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         rq_state[0x4];\n\tu8         reserved_at_44[0x4];\n\tu8         rqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         modify_bitmask[0x40];\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_rqc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_rmp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_rmp_bitmask_bits {\n\tu8\t   reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x1f];\n\tu8         lwm[0x1];\n};\n\nstruct mlx5_ifc_modify_rmp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         rmp_state[0x4];\n\tu8         reserved_at_44[0x4];\n\tu8         rmpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_rmp_bitmask_bits bitmask;\n\n\tu8         reserved_at_c0[0x40];\n\n\tstruct mlx5_ifc_rmpc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_nic_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_nic_vport_field_select_bits {\n\tu8         reserved_at_0[0x12];\n\tu8\t   affiliation[0x1];\n\tu8\t   reserved_at_13[0x1];\n\tu8         disable_uc_local_lb[0x1];\n\tu8         disable_mc_local_lb[0x1];\n\tu8         node_guid[0x1];\n\tu8         port_guid[0x1];\n\tu8         min_inline[0x1];\n\tu8         mtu[0x1];\n\tu8         change_event[0x1];\n\tu8         promisc[0x1];\n\tu8         permanent_address[0x1];\n\tu8         addresses_list[0x1];\n\tu8         roce_en[0x1];\n\tu8         reserved_at_1f[0x1];\n};\n\nstruct mlx5_ifc_modify_nic_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tstruct mlx5_ifc_modify_nic_vport_field_select_bits field_select;\n\n\tu8         reserved_at_80[0x780];\n\n\tstruct mlx5_ifc_nic_vport_context_bits nic_vport_context;\n};\n\nstruct mlx5_ifc_modify_hca_vport_context_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_hca_vport_context_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xb];\n\tu8         port_num[0x4];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_hca_vport_context_bits hca_vport_context;\n};\n\nstruct mlx5_ifc_modify_cq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_MODIFY_CQ_IN_OP_MOD_MODIFY_CQ  = 0x0,\n\tMLX5_MODIFY_CQ_IN_OP_MOD_RESIZE_CQ  = 0x1,\n};\n\nstruct mlx5_ifc_modify_cq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tunion mlx5_ifc_modify_field_select_resize_field_select_auto_bits modify_field_select_resize_field_select;\n\n\tstruct mlx5_ifc_cqc_bits cq_context;\n\n\tu8         reserved_at_280[0x60];\n\n\tu8         cq_umem_valid[0x1];\n\tu8         reserved_at_2e1[0x1f];\n\n\tu8         reserved_at_300[0x580];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_modify_cong_status_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_cong_status_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         priority[0x4];\n\tu8         cong_protocol[0x4];\n\n\tu8         enable[0x1];\n\tu8         tag_enable[0x1];\n\tu8         reserved_at_62[0x1e];\n};\n\nstruct mlx5_ifc_modify_cong_params_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_cong_params_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x1c];\n\tu8         cong_protocol[0x4];\n\n\tunion mlx5_ifc_field_select_802_1_r_roce_auto_bits field_select;\n\n\tu8         reserved_at_80[0x80];\n\n\tunion mlx5_ifc_cong_control_roce_ecn_auto_bits congestion_parameters;\n};\n\nstruct mlx5_ifc_manage_pages_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         output_num_entries[0x20];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         pas[][0x40];\n};\n\nenum {\n\tMLX5_MANAGE_PAGES_IN_OP_MOD_ALLOCATION_FAIL     = 0x0,\n\tMLX5_MANAGE_PAGES_IN_OP_MOD_ALLOCATION_SUCCESS  = 0x1,\n\tMLX5_MANAGE_PAGES_IN_OP_MOD_HCA_RETURN_PAGES    = 0x2,\n};\n\nstruct mlx5_ifc_manage_pages_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         embedded_cpu_function[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         function_id[0x10];\n\n\tu8         input_num_entries[0x20];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_mad_ifc_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         response_mad_packet[256][0x8];\n};\n\nstruct mlx5_ifc_mad_ifc_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         remote_lid[0x10];\n\tu8         reserved_at_50[0x8];\n\tu8         port[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         mad[256][0x8];\n};\n\nstruct mlx5_ifc_init_hca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_init_hca_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x2];\n\tu8         sw_vhca_id[0xe];\n\tu8         reserved_at_70[0x10];\n\n\tu8\t   sw_owner_id[4][0x20];\n};\n\nstruct mlx5_ifc_init2rtr_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_init2rtr_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_init2init_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_init2init_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x80];\n};\n\nstruct mlx5_ifc_get_dropped_packet_log_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         packet_headers_log[128][0x8];\n\n\tu8         packet_syndrome[64][0x8];\n};\n\nstruct mlx5_ifc_get_dropped_packet_log_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_gen_eqe_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         eq_number[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         eqe[64][0x8];\n};\n\nstruct mlx5_ifc_gen_eq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_enable_hca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n};\n\nstruct mlx5_ifc_enable_hca_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         embedded_cpu_function[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_drain_dct_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_drain_dct_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         dctn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_disable_hca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x20];\n};\n\nstruct mlx5_ifc_disable_hca_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         embedded_cpu_function[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_detach_from_mcg_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_detach_from_mcg_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         multicast_gid[16][0x8];\n};\n\nstruct mlx5_ifc_destroy_xrq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_xrq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_xrc_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_xrc_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrc_srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_tis_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_tis_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tisn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_tir_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_tir_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tirn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_sq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_sq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         sqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_scheduling_element_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x1c0];\n};\n\nstruct mlx5_ifc_destroy_scheduling_element_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         scheduling_hierarchy[0x8];\n\tu8         reserved_at_48[0x18];\n\n\tu8         scheduling_element_id[0x20];\n\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_destroy_rqt_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_rqt_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqtn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_rq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_rq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_set_delay_drop_params_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x10];\n\tu8         delay_drop_timeout[0x10];\n};\n\nstruct mlx5_ifc_set_delay_drop_params_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_rmp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_rmp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rmpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_psv_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_psv_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         psvn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_mkey_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_mkey_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         mkey_index[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_flow_table_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_flow_table_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_destroy_flow_group_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_flow_group_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         group_id[0x20];\n\n\tu8         reserved_at_e0[0x120];\n};\n\nstruct mlx5_ifc_destroy_eq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_eq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         eq_number[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_dct_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_dct_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         dctn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_cq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_cq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_delete_vxlan_udp_dport_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_delete_vxlan_udp_dport_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x10];\n\tu8         vxlan_udp_port[0x10];\n};\n\nstruct mlx5_ifc_delete_l2_table_entry_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_delete_l2_table_entry_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x60];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_index[0x18];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_delete_fte_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_delete_fte_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         reserved_at_c0[0x40];\n\n\tu8         flow_index[0x20];\n\n\tu8         reserved_at_120[0xe0];\n};\n\nstruct mlx5_ifc_dealloc_xrcd_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_xrcd_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrcd[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_dealloc_uar_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_uar_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         uar[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_dealloc_transport_domain_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_transport_domain_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         transport_domain[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_dealloc_q_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_q_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x18];\n\tu8         counter_set_id[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_dealloc_pd_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_pd_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_dealloc_flow_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_flow_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         flow_counter_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_xrq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_xrq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_xrqc_bits xrq_context;\n};\n\nstruct mlx5_ifc_create_xrc_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrc_srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_xrc_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_xrc_srqc_bits xrc_srq_context_entry;\n\n\tu8         reserved_at_280[0x60];\n\n\tu8         xrc_srq_umem_valid[0x1];\n\tu8         reserved_at_2e1[0x1f];\n\n\tu8         reserved_at_300[0x580];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_create_tis_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         tisn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_tis_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_tisc_bits ctx;\n};\n\nstruct mlx5_ifc_create_tir_out_bits {\n\tu8         status[0x8];\n\tu8         icm_address_63_40[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         icm_address_39_32[0x8];\n\tu8         tirn[0x18];\n\n\tu8         icm_address_31_0[0x20];\n};\n\nstruct mlx5_ifc_create_tir_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_tirc_bits ctx;\n};\n\nstruct mlx5_ifc_create_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         srqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_srqc_bits srq_context_entry;\n\n\tu8         reserved_at_280[0x600];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_create_sq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         sqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_sq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_sqc_bits ctx;\n};\n\nstruct mlx5_ifc_create_scheduling_element_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         scheduling_element_id[0x20];\n\n\tu8         reserved_at_a0[0x160];\n};\n\nstruct mlx5_ifc_create_scheduling_element_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         scheduling_hierarchy[0x8];\n\tu8         reserved_at_48[0x18];\n\n\tu8         reserved_at_60[0xa0];\n\n\tstruct mlx5_ifc_scheduling_context_bits scheduling_context;\n\n\tu8         reserved_at_300[0x100];\n};\n\nstruct mlx5_ifc_create_rqt_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqtn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_rqt_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rqtc_bits rqt_context;\n};\n\nstruct mlx5_ifc_create_rq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_rq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rqc_bits ctx;\n};\n\nstruct mlx5_ifc_create_rmp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         rmpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_rmp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0xc0];\n\n\tstruct mlx5_ifc_rmpc_bits ctx;\n};\n\nstruct mlx5_ifc_create_qp_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_create_qp_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         qpc_ext[0x1];\n\tu8         reserved_at_41[0x7];\n\tu8         input_qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\tu8         opt_param_mask[0x20];\n\n\tu8         ece[0x20];\n\n\tstruct mlx5_ifc_qpc_bits qpc;\n\n\tu8         reserved_at_800[0x60];\n\n\tu8         wq_umem_valid[0x1];\n\tu8         reserved_at_861[0x1f];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_create_psv_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         reserved_at_80[0x8];\n\tu8         psv0_index[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         psv1_index[0x18];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         psv2_index[0x18];\n\n\tu8         reserved_at_e0[0x8];\n\tu8         psv3_index[0x18];\n};\n\nstruct mlx5_ifc_create_psv_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         num_psv[0x4];\n\tu8         reserved_at_44[0x4];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_mkey_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         mkey_index[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_mkey_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         pg_access[0x1];\n\tu8         mkey_umem_valid[0x1];\n\tu8         reserved_at_62[0x1e];\n\n\tstruct mlx5_ifc_mkc_bits memory_key_mkey_entry;\n\n\tu8         reserved_at_280[0x80];\n\n\tu8         translations_octword_actual_size[0x20];\n\n\tu8         reserved_at_320[0x560];\n\n\tu8         klm_pas_mtt[][0x20];\n};\n\nenum {\n\tMLX5_FLOW_TABLE_TYPE_NIC_RX\t\t= 0x0,\n\tMLX5_FLOW_TABLE_TYPE_NIC_TX\t\t= 0x1,\n\tMLX5_FLOW_TABLE_TYPE_ESW_EGRESS_ACL\t= 0x2,\n\tMLX5_FLOW_TABLE_TYPE_ESW_INGRESS_ACL\t= 0x3,\n\tMLX5_FLOW_TABLE_TYPE_FDB\t\t= 0X4,\n\tMLX5_FLOW_TABLE_TYPE_SNIFFER_RX\t\t= 0X5,\n\tMLX5_FLOW_TABLE_TYPE_SNIFFER_TX\t\t= 0X6,\n};\n\nstruct mlx5_ifc_create_flow_table_out_bits {\n\tu8         status[0x8];\n\tu8         icm_address_63_40[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         icm_address_39_32[0x8];\n\tu8         table_id[0x18];\n\n\tu8         icm_address_31_0[0x20];\n};\n\nstruct mlx5_ifc_create_flow_table_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x20];\n\n\tstruct mlx5_ifc_flow_table_context_bits flow_table_context;\n};\n\nstruct mlx5_ifc_create_flow_group_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         group_id[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nenum {\n\tMLX5_CREATE_FLOW_GROUP_IN_GROUP_TYPE_TCAM_SUBTABLE  = 0x0,\n\tMLX5_CREATE_FLOW_GROUP_IN_GROUP_TYPE_HASH_SPLIT     = 0x1,\n};\n\nenum {\n\tMLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_OUTER_HEADERS     = 0x0,\n\tMLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS   = 0x1,\n\tMLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_INNER_HEADERS     = 0x2,\n\tMLX5_CREATE_FLOW_GROUP_IN_MATCH_CRITERIA_ENABLE_MISC_PARAMETERS_2 = 0x3,\n};\n\nstruct mlx5_ifc_create_flow_group_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x4];\n\tu8         group_type[0x4];\n\tu8         reserved_at_90[0x10];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         source_eswitch_owner_vhca_id_valid[0x1];\n\n\tu8         reserved_at_c1[0x1f];\n\n\tu8         start_flow_index[0x20];\n\n\tu8         reserved_at_100[0x20];\n\n\tu8         end_flow_index[0x20];\n\n\tu8         reserved_at_140[0x10];\n\tu8         match_definer_id[0x10];\n\n\tu8         reserved_at_160[0x80];\n\n\tu8         reserved_at_1e0[0x18];\n\tu8         match_criteria_enable[0x8];\n\n\tstruct mlx5_ifc_fte_match_param_bits match_criteria;\n\n\tu8         reserved_at_1200[0xe00];\n};\n\nstruct mlx5_ifc_create_eq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x18];\n\tu8         eq_number[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_eq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_eqc_bits eq_context_entry;\n\n\tu8         reserved_at_280[0x40];\n\n\tu8         event_bitmask[4][0x40];\n\n\tu8         reserved_at_3c0[0x4c0];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_create_dct_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         dctn[0x18];\n\n\tu8         ece[0x20];\n};\n\nstruct mlx5_ifc_create_dct_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_dctc_bits dct_context_entry;\n\n\tu8         reserved_at_280[0x180];\n};\n\nstruct mlx5_ifc_create_cq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         cqn[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_create_cq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_cqc_bits cq_context;\n\n\tu8         reserved_at_280[0x60];\n\n\tu8         cq_umem_valid[0x1];\n\tu8         reserved_at_2e1[0x59f];\n\n\tu8         pas[][0x40];\n};\n\nstruct mlx5_ifc_config_int_moderation_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x4];\n\tu8         min_delay[0xc];\n\tu8         int_vector[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nenum {\n\tMLX5_CONFIG_INT_MODERATION_IN_OP_MOD_WRITE  = 0x0,\n\tMLX5_CONFIG_INT_MODERATION_IN_OP_MOD_READ   = 0x1,\n};\n\nstruct mlx5_ifc_config_int_moderation_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x4];\n\tu8         min_delay[0xc];\n\tu8         int_vector[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_attach_to_mcg_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_attach_to_mcg_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         qpn[0x18];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         multicast_gid[16][0x8];\n};\n\nstruct mlx5_ifc_arm_xrq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_arm_xrq_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrqn[0x18];\n\n\tu8         reserved_at_60[0x10];\n\tu8         lwm[0x10];\n};\n\nstruct mlx5_ifc_arm_xrc_srq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_ARM_XRC_SRQ_IN_OP_MOD_XRC_SRQ  = 0x1,\n};\n\nstruct mlx5_ifc_arm_xrc_srq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrc_srqn[0x18];\n\n\tu8         reserved_at_60[0x10];\n\tu8         lwm[0x10];\n};\n\nstruct mlx5_ifc_arm_rq_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_ARM_RQ_IN_OP_MOD_SRQ = 0x1,\n\tMLX5_ARM_RQ_IN_OP_MOD_XRQ = 0x2,\n};\n\nstruct mlx5_ifc_arm_rq_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         srq_number[0x18];\n\n\tu8         reserved_at_60[0x10];\n\tu8         lwm[0x10];\n};\n\nstruct mlx5_ifc_arm_dct_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_arm_dct_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         dct_number[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_xrcd_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         xrcd[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_xrcd_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_uar_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         uar[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_uar_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_transport_domain_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         transport_domain[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_transport_domain_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_q_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x18];\n\tu8         counter_set_id[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_q_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_pd_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_pd_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_flow_counter_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         flow_counter_id[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_flow_counter_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x33];\n\tu8         flow_counter_bulk_log_size[0x5];\n\tu8         flow_counter_bulk[0x8];\n};\n\nstruct mlx5_ifc_add_vxlan_udp_dport_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_add_vxlan_udp_dport_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x10];\n\tu8         vxlan_udp_port[0x10];\n};\n\nstruct mlx5_ifc_set_pp_rate_limit_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_pp_rate_limit_context_bits {\n\tu8         rate_limit[0x20];\n\n\tu8\t   burst_upper_bound[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8\t   typical_packet_size[0x10];\n\n\tu8         reserved_at_60[0x120];\n};\n\nstruct mlx5_ifc_set_pp_rate_limit_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         rate_limit_index[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_set_pp_rate_limit_context_bits ctx;\n};\n\nstruct mlx5_ifc_access_register_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         register_data[][0x20];\n};\n\nenum {\n\tMLX5_ACCESS_REGISTER_IN_OP_MOD_WRITE  = 0x0,\n\tMLX5_ACCESS_REGISTER_IN_OP_MOD_READ   = 0x1,\n};\n\nstruct mlx5_ifc_access_register_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         register_id[0x10];\n\n\tu8         argument[0x20];\n\n\tu8         register_data[][0x20];\n};\n\nstruct mlx5_ifc_sltp_reg_bits {\n\tu8         status[0x4];\n\tu8         version[0x4];\n\tu8         local_port[0x8];\n\tu8         pnat[0x2];\n\tu8         reserved_at_12[0x2];\n\tu8         lane[0x4];\n\tu8         reserved_at_18[0x8];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x7];\n\tu8         polarity[0x1];\n\tu8         ob_tap0[0x8];\n\tu8         ob_tap1[0x8];\n\tu8         ob_tap2[0x8];\n\n\tu8         reserved_at_60[0xc];\n\tu8         ob_preemp_mode[0x4];\n\tu8         ob_reg[0x8];\n\tu8         ob_bias[0x8];\n\n\tu8         reserved_at_80[0x20];\n};\n\nstruct mlx5_ifc_slrg_reg_bits {\n\tu8         status[0x4];\n\tu8         version[0x4];\n\tu8         local_port[0x8];\n\tu8         pnat[0x2];\n\tu8         reserved_at_12[0x2];\n\tu8         lane[0x4];\n\tu8         reserved_at_18[0x8];\n\n\tu8         time_to_link_up[0x10];\n\tu8         reserved_at_30[0xc];\n\tu8         grade_lane_speed[0x4];\n\n\tu8         grade_version[0x8];\n\tu8         grade[0x18];\n\n\tu8         reserved_at_60[0x4];\n\tu8         height_grade_type[0x4];\n\tu8         height_grade[0x18];\n\n\tu8         height_dz[0x10];\n\tu8         height_dv[0x10];\n\n\tu8         reserved_at_a0[0x10];\n\tu8         height_sigma[0x10];\n\n\tu8         reserved_at_c0[0x20];\n\n\tu8         reserved_at_e0[0x4];\n\tu8         phase_grade_type[0x4];\n\tu8         phase_grade[0x18];\n\n\tu8         reserved_at_100[0x8];\n\tu8         phase_eo_pos[0x8];\n\tu8         reserved_at_110[0x8];\n\tu8         phase_eo_neg[0x8];\n\n\tu8         ffe_set_tested[0x10];\n\tu8         test_errors_per_lane[0x10];\n};\n\nstruct mlx5_ifc_pvlc_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x1c];\n\tu8         vl_hw_cap[0x4];\n\n\tu8         reserved_at_40[0x1c];\n\tu8         vl_admin[0x4];\n\n\tu8         reserved_at_60[0x1c];\n\tu8         vl_operational[0x4];\n};\n\nstruct mlx5_ifc_pude_reg_bits {\n\tu8         swid[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x4];\n\tu8         admin_status[0x4];\n\tu8         reserved_at_18[0x4];\n\tu8         oper_status[0x4];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_ptys_reg_bits {\n\tu8         reserved_at_0[0x1];\n\tu8         an_disable_admin[0x1];\n\tu8         an_disable_cap[0x1];\n\tu8         reserved_at_3[0x5];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0xd];\n\tu8         proto_mask[0x3];\n\n\tu8         an_status[0x4];\n\tu8         reserved_at_24[0xc];\n\tu8         data_rate_oper[0x10];\n\n\tu8         ext_eth_proto_capability[0x20];\n\n\tu8         eth_proto_capability[0x20];\n\n\tu8         ib_link_width_capability[0x10];\n\tu8         ib_proto_capability[0x10];\n\n\tu8         ext_eth_proto_admin[0x20];\n\n\tu8         eth_proto_admin[0x20];\n\n\tu8         ib_link_width_admin[0x10];\n\tu8         ib_proto_admin[0x10];\n\n\tu8         ext_eth_proto_oper[0x20];\n\n\tu8         eth_proto_oper[0x20];\n\n\tu8         ib_link_width_oper[0x10];\n\tu8         ib_proto_oper[0x10];\n\n\tu8         reserved_at_160[0x1c];\n\tu8         connector_type[0x4];\n\n\tu8         eth_proto_lp_advertise[0x20];\n\n\tu8         reserved_at_1a0[0x60];\n};\n\nstruct mlx5_ifc_mlcr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x20];\n\n\tu8         beacon_duration[0x10];\n\tu8         reserved_at_40[0x10];\n\n\tu8         beacon_remain[0x10];\n};\n\nstruct mlx5_ifc_ptas_reg_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         algorithm_options[0x10];\n\tu8         reserved_at_30[0x4];\n\tu8         repetitions_mode[0x4];\n\tu8         num_of_repetitions[0x8];\n\n\tu8         grade_version[0x8];\n\tu8         height_grade_type[0x4];\n\tu8         phase_grade_type[0x4];\n\tu8         height_grade_weight[0x8];\n\tu8         phase_grade_weight[0x8];\n\n\tu8         gisim_measure_bits[0x10];\n\tu8         adaptive_tap_measure_bits[0x10];\n\n\tu8         ber_bath_high_error_threshold[0x10];\n\tu8         ber_bath_mid_error_threshold[0x10];\n\n\tu8         ber_bath_low_error_threshold[0x10];\n\tu8         one_ratio_high_threshold[0x10];\n\n\tu8         one_ratio_high_mid_threshold[0x10];\n\tu8         one_ratio_low_mid_threshold[0x10];\n\n\tu8         one_ratio_low_threshold[0x10];\n\tu8         ndeo_error_threshold[0x10];\n\n\tu8         mixer_offset_step_size[0x10];\n\tu8         reserved_at_110[0x8];\n\tu8         mix90_phase_for_voltage_bath[0x8];\n\n\tu8         mixer_offset_start[0x10];\n\tu8         mixer_offset_end[0x10];\n\n\tu8         reserved_at_140[0x15];\n\tu8         ber_test_time[0xb];\n};\n\nstruct mlx5_ifc_pspa_reg_bits {\n\tu8         swid[0x8];\n\tu8         local_port[0x8];\n\tu8         sub_port[0x8];\n\tu8         reserved_at_18[0x8];\n\n\tu8         reserved_at_20[0x20];\n};\n\nstruct mlx5_ifc_pqdr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x5];\n\tu8         prio[0x3];\n\tu8         reserved_at_18[0x6];\n\tu8         mode[0x2];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         min_threshold[0x10];\n\n\tu8         reserved_at_60[0x10];\n\tu8         max_threshold[0x10];\n\n\tu8         reserved_at_80[0x10];\n\tu8         mark_probability_denominator[0x10];\n\n\tu8         reserved_at_a0[0x60];\n};\n\nstruct mlx5_ifc_ppsc_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x60];\n\n\tu8         reserved_at_80[0x1c];\n\tu8         wrps_admin[0x4];\n\n\tu8         reserved_at_a0[0x1c];\n\tu8         wrps_status[0x4];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         up_threshold[0x8];\n\tu8         reserved_at_d0[0x8];\n\tu8         down_threshold[0x8];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         reserved_at_100[0x1c];\n\tu8         srps_admin[0x4];\n\n\tu8         reserved_at_120[0x1c];\n\tu8         srps_status[0x4];\n\n\tu8         reserved_at_140[0x40];\n};\n\nstruct mlx5_ifc_pplr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x8];\n\tu8         lb_cap[0x8];\n\tu8         reserved_at_30[0x8];\n\tu8         lb_en[0x8];\n};\n\nstruct mlx5_ifc_pplm_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8\t   local_port[0x8];\n\tu8\t   reserved_at_10[0x10];\n\n\tu8\t   reserved_at_20[0x20];\n\n\tu8\t   port_profile_mode[0x8];\n\tu8\t   static_port_profile[0x8];\n\tu8\t   active_port_profile[0x8];\n\tu8\t   reserved_at_58[0x8];\n\n\tu8\t   retransmission_active[0x8];\n\tu8\t   fec_mode_active[0x18];\n\n\tu8\t   rs_fec_correction_bypass_cap[0x4];\n\tu8\t   reserved_at_84[0x8];\n\tu8\t   fec_override_cap_56g[0x4];\n\tu8\t   fec_override_cap_100g[0x4];\n\tu8\t   fec_override_cap_50g[0x4];\n\tu8\t   fec_override_cap_25g[0x4];\n\tu8\t   fec_override_cap_10g_40g[0x4];\n\n\tu8\t   rs_fec_correction_bypass_admin[0x4];\n\tu8\t   reserved_at_a4[0x8];\n\tu8\t   fec_override_admin_56g[0x4];\n\tu8\t   fec_override_admin_100g[0x4];\n\tu8\t   fec_override_admin_50g[0x4];\n\tu8\t   fec_override_admin_25g[0x4];\n\tu8\t   fec_override_admin_10g_40g[0x4];\n\n\tu8         fec_override_cap_400g_8x[0x10];\n\tu8         fec_override_cap_200g_4x[0x10];\n\n\tu8         fec_override_cap_100g_2x[0x10];\n\tu8         fec_override_cap_50g_1x[0x10];\n\n\tu8         fec_override_admin_400g_8x[0x10];\n\tu8         fec_override_admin_200g_4x[0x10];\n\n\tu8         fec_override_admin_100g_2x[0x10];\n\tu8         fec_override_admin_50g_1x[0x10];\n\n\tu8         reserved_at_140[0x140];\n};\n\nstruct mlx5_ifc_ppcnt_reg_bits {\n\tu8         swid[0x8];\n\tu8         local_port[0x8];\n\tu8         pnat[0x2];\n\tu8         reserved_at_12[0x8];\n\tu8         grp[0x6];\n\n\tu8         clr[0x1];\n\tu8         reserved_at_21[0x1c];\n\tu8         prio_tc[0x3];\n\n\tunion mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits counter_set;\n};\n\nstruct mlx5_ifc_mpein_reg_bits {\n\tu8         reserved_at_0[0x2];\n\tu8         depth[0x6];\n\tu8         pcie_index[0x8];\n\tu8         node[0x8];\n\tu8         reserved_at_18[0x8];\n\n\tu8         capability_mask[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         link_width_enabled[0x8];\n\tu8         link_speed_enabled[0x10];\n\n\tu8         lane0_physical_position[0x8];\n\tu8         link_width_active[0x8];\n\tu8         link_speed_active[0x10];\n\n\tu8         num_of_pfs[0x10];\n\tu8         num_of_vfs[0x10];\n\n\tu8         bdf0[0x10];\n\tu8         reserved_at_b0[0x10];\n\n\tu8         max_read_request_size[0x4];\n\tu8         max_payload_size[0x4];\n\tu8         reserved_at_c8[0x5];\n\tu8         pwr_status[0x3];\n\tu8         port_type[0x4];\n\tu8         reserved_at_d4[0xb];\n\tu8         lane_reversal[0x1];\n\n\tu8         reserved_at_e0[0x14];\n\tu8         pci_power[0xc];\n\n\tu8         reserved_at_100[0x20];\n\n\tu8         device_status[0x10];\n\tu8         port_state[0x8];\n\tu8         reserved_at_138[0x8];\n\n\tu8         reserved_at_140[0x10];\n\tu8         receiver_detect_result[0x10];\n\n\tu8         reserved_at_160[0x20];\n};\n\nstruct mlx5_ifc_mpcnt_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         pcie_index[0x8];\n\tu8         reserved_at_10[0xa];\n\tu8         grp[0x6];\n\n\tu8         clr[0x1];\n\tu8         reserved_at_21[0x1f];\n\n\tunion mlx5_ifc_pcie_cntrs_grp_data_layout_auto_bits counter_set;\n};\n\nstruct mlx5_ifc_ppad_reg_bits {\n\tu8         reserved_at_0[0x3];\n\tu8         single_mac[0x1];\n\tu8         reserved_at_4[0x4];\n\tu8         local_port[0x8];\n\tu8         mac_47_32[0x10];\n\n\tu8         mac_31_0[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_pmtu_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         max_mtu[0x10];\n\tu8         reserved_at_30[0x10];\n\n\tu8         admin_mtu[0x10];\n\tu8         reserved_at_50[0x10];\n\n\tu8         oper_mtu[0x10];\n\tu8         reserved_at_70[0x10];\n};\n\nstruct mlx5_ifc_pmpr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         module[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x18];\n\tu8         attenuation_5g[0x8];\n\n\tu8         reserved_at_40[0x18];\n\tu8         attenuation_7g[0x8];\n\n\tu8         reserved_at_60[0x18];\n\tu8         attenuation_12g[0x8];\n};\n\nstruct mlx5_ifc_pmpe_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         module[0x8];\n\tu8         reserved_at_10[0xc];\n\tu8         module_status[0x4];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_pmpc_reg_bits {\n\tu8         module_state_updated[32][0x8];\n};\n\nstruct mlx5_ifc_pmlpn_reg_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         mlpn_status[0x4];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         e[0x1];\n\tu8         reserved_at_21[0x1f];\n};\n\nstruct mlx5_ifc_pmlp_reg_bits {\n\tu8         rxtx[0x1];\n\tu8         reserved_at_1[0x7];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         width[0x8];\n\n\tu8         lane0_module_mapping[0x20];\n\n\tu8         lane1_module_mapping[0x20];\n\n\tu8         lane2_module_mapping[0x20];\n\n\tu8         lane3_module_mapping[0x20];\n\n\tu8         reserved_at_a0[0x160];\n};\n\nstruct mlx5_ifc_pmaos_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         module[0x8];\n\tu8         reserved_at_10[0x4];\n\tu8         admin_status[0x4];\n\tu8         reserved_at_18[0x4];\n\tu8         oper_status[0x4];\n\n\tu8         ase[0x1];\n\tu8         ee[0x1];\n\tu8         reserved_at_22[0x1c];\n\tu8         e[0x2];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_plpc_reg_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         profile_id[0xc];\n\tu8         reserved_at_10[0x4];\n\tu8         proto_mask[0x4];\n\tu8         reserved_at_18[0x8];\n\n\tu8         reserved_at_20[0x10];\n\tu8         lane_speed[0x10];\n\n\tu8         reserved_at_40[0x17];\n\tu8         lpbf[0x1];\n\tu8         fec_mode_policy[0x8];\n\n\tu8         retransmission_capability[0x8];\n\tu8         fec_mode_capability[0x18];\n\n\tu8         retransmission_support_admin[0x8];\n\tu8         fec_mode_support_admin[0x18];\n\n\tu8         retransmission_request_admin[0x8];\n\tu8         fec_mode_request_admin[0x18];\n\n\tu8         reserved_at_c0[0x80];\n};\n\nstruct mlx5_ifc_plib_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         ib_port[0x8];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_plbf_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0xd];\n\tu8         lbf_mode[0x3];\n\n\tu8         reserved_at_20[0x20];\n};\n\nstruct mlx5_ifc_pipg_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         dic[0x1];\n\tu8         reserved_at_21[0x19];\n\tu8         ipg[0x4];\n\tu8         reserved_at_3e[0x2];\n};\n\nstruct mlx5_ifc_pifr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0xe0];\n\n\tu8         port_filter[8][0x20];\n\n\tu8         port_filter_update_en[8][0x20];\n};\n\nstruct mlx5_ifc_pfcc_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0xb];\n\tu8         ppan_mask_n[0x1];\n\tu8         minor_stall_mask[0x1];\n\tu8         critical_stall_mask[0x1];\n\tu8         reserved_at_1e[0x2];\n\n\tu8         ppan[0x4];\n\tu8         reserved_at_24[0x4];\n\tu8         prio_mask_tx[0x8];\n\tu8         reserved_at_30[0x8];\n\tu8         prio_mask_rx[0x8];\n\n\tu8         pptx[0x1];\n\tu8         aptx[0x1];\n\tu8         pptx_mask_n[0x1];\n\tu8         reserved_at_43[0x5];\n\tu8         pfctx[0x8];\n\tu8         reserved_at_50[0x10];\n\n\tu8         pprx[0x1];\n\tu8         aprx[0x1];\n\tu8         pprx_mask_n[0x1];\n\tu8         reserved_at_63[0x5];\n\tu8         pfcrx[0x8];\n\tu8         reserved_at_70[0x10];\n\n\tu8         device_stall_minor_watermark[0x10];\n\tu8         device_stall_critical_watermark[0x10];\n\n\tu8         reserved_at_a0[0x60];\n};\n\nstruct mlx5_ifc_pelc_reg_bits {\n\tu8         op[0x4];\n\tu8         reserved_at_4[0x4];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         op_admin[0x8];\n\tu8         op_capability[0x8];\n\tu8         op_request[0x8];\n\tu8         op_active[0x8];\n\n\tu8         admin[0x40];\n\n\tu8         capability[0x40];\n\n\tu8         request[0x40];\n\n\tu8         active[0x40];\n\n\tu8         reserved_at_140[0x80];\n};\n\nstruct mlx5_ifc_peir_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0xc];\n\tu8         error_count[0x4];\n\tu8         reserved_at_30[0x10];\n\n\tu8         reserved_at_40[0xc];\n\tu8         lane[0x4];\n\tu8         reserved_at_50[0x8];\n\tu8         error_type[0x8];\n};\n\nstruct mlx5_ifc_mpegc_reg_bits {\n\tu8         reserved_at_0[0x30];\n\tu8         field_select[0x10];\n\n\tu8         tx_overflow_sense[0x1];\n\tu8         mark_cqe[0x1];\n\tu8         mark_cnp[0x1];\n\tu8         reserved_at_43[0x1b];\n\tu8         tx_lossy_overflow_oper[0x2];\n\n\tu8         reserved_at_60[0x100];\n};\n\nenum {\n\tMLX5_MTUTC_FREQ_ADJ_UNITS_PPB          = 0x0,\n\tMLX5_MTUTC_FREQ_ADJ_UNITS_SCALED_PPM   = 0x1,\n};\n\nenum {\n\tMLX5_MTUTC_OPERATION_SET_TIME_IMMEDIATE   = 0x1,\n\tMLX5_MTUTC_OPERATION_ADJUST_TIME          = 0x2,\n\tMLX5_MTUTC_OPERATION_ADJUST_FREQ_UTC      = 0x3,\n};\n\nstruct mlx5_ifc_mtutc_reg_bits {\n\tu8         reserved_at_0[0x5];\n\tu8         freq_adj_units[0x3];\n\tu8         reserved_at_8[0x14];\n\tu8         operation[0x4];\n\n\tu8         freq_adjustment[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         utc_sec[0x20];\n\n\tu8         reserved_at_a0[0x2];\n\tu8         utc_nsec[0x1e];\n\n\tu8         time_adjustment[0x20];\n};\n\nstruct mlx5_ifc_pcam_enhanced_features_bits {\n\tu8         reserved_at_0[0x68];\n\tu8         fec_50G_per_lane_in_pplm[0x1];\n\tu8         reserved_at_69[0x4];\n\tu8         rx_icrc_encapsulated_counter[0x1];\n\tu8\t   reserved_at_6e[0x4];\n\tu8         ptys_extended_ethernet[0x1];\n\tu8\t   reserved_at_73[0x3];\n\tu8         pfcc_mask[0x1];\n\tu8         reserved_at_77[0x3];\n\tu8         per_lane_error_counters[0x1];\n\tu8         rx_buffer_fullness_counters[0x1];\n\tu8         ptys_connector_type[0x1];\n\tu8         reserved_at_7d[0x1];\n\tu8         ppcnt_discard_group[0x1];\n\tu8         ppcnt_statistical_group[0x1];\n};\n\nstruct mlx5_ifc_pcam_regs_5000_to_507f_bits {\n\tu8         port_access_reg_cap_mask_127_to_96[0x20];\n\tu8         port_access_reg_cap_mask_95_to_64[0x20];\n\n\tu8         port_access_reg_cap_mask_63_to_36[0x1c];\n\tu8         pplm[0x1];\n\tu8         port_access_reg_cap_mask_34_to_32[0x3];\n\n\tu8         port_access_reg_cap_mask_31_to_13[0x13];\n\tu8         pbmc[0x1];\n\tu8         pptb[0x1];\n\tu8         port_access_reg_cap_mask_10_to_09[0x2];\n\tu8         ppcnt[0x1];\n\tu8         port_access_reg_cap_mask_07_to_00[0x8];\n};\n\nstruct mlx5_ifc_pcam_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         feature_group[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         access_reg_group[0x8];\n\n\tu8         reserved_at_20[0x20];\n\n\tunion {\n\t\tstruct mlx5_ifc_pcam_regs_5000_to_507f_bits regs_5000_to_507f;\n\t\tu8         reserved_at_0[0x80];\n\t} port_access_reg_cap_mask;\n\n\tu8         reserved_at_c0[0x80];\n\n\tunion {\n\t\tstruct mlx5_ifc_pcam_enhanced_features_bits enhanced_features;\n\t\tu8         reserved_at_0[0x80];\n\t} feature_cap_mask;\n\n\tu8         reserved_at_1c0[0xc0];\n};\n\nstruct mlx5_ifc_mcam_enhanced_features_bits {\n\tu8         reserved_at_0[0x50];\n\tu8         mtutc_freq_adj_units[0x1];\n\tu8         mtutc_time_adjustment_extended_range[0x1];\n\tu8         reserved_at_52[0xb];\n\tu8         mcia_32dwords[0x1];\n\tu8         out_pulse_duration_ns[0x1];\n\tu8         npps_period[0x1];\n\tu8         reserved_at_60[0xa];\n\tu8         reset_state[0x1];\n\tu8         ptpcyc2realtime_modify[0x1];\n\tu8         reserved_at_6c[0x2];\n\tu8         pci_status_and_power[0x1];\n\tu8         reserved_at_6f[0x5];\n\tu8         mark_tx_action_cnp[0x1];\n\tu8         mark_tx_action_cqe[0x1];\n\tu8         dynamic_tx_overflow[0x1];\n\tu8         reserved_at_77[0x4];\n\tu8         pcie_outbound_stalled[0x1];\n\tu8         tx_overflow_buffer_pkt[0x1];\n\tu8         mtpps_enh_out_per_adj[0x1];\n\tu8         mtpps_fs[0x1];\n\tu8         pcie_performance_group[0x1];\n};\n\nstruct mlx5_ifc_mcam_access_reg_bits {\n\tu8         reserved_at_0[0x1c];\n\tu8         mcda[0x1];\n\tu8         mcc[0x1];\n\tu8         mcqi[0x1];\n\tu8         mcqs[0x1];\n\n\tu8         regs_95_to_87[0x9];\n\tu8         mpegc[0x1];\n\tu8         mtutc[0x1];\n\tu8         regs_84_to_68[0x11];\n\tu8         tracer_registers[0x4];\n\n\tu8         regs_63_to_46[0x12];\n\tu8         mrtc[0x1];\n\tu8         regs_44_to_32[0xd];\n\n\tu8         regs_31_to_10[0x16];\n\tu8         mtmp[0x1];\n\tu8         regs_8_to_0[0x9];\n};\n\nstruct mlx5_ifc_mcam_access_reg_bits1 {\n\tu8         regs_127_to_96[0x20];\n\n\tu8         regs_95_to_64[0x20];\n\n\tu8         regs_63_to_32[0x20];\n\n\tu8         regs_31_to_0[0x20];\n};\n\nstruct mlx5_ifc_mcam_access_reg_bits2 {\n\tu8         regs_127_to_99[0x1d];\n\tu8         mirc[0x1];\n\tu8         regs_97_to_96[0x2];\n\n\tu8         regs_95_to_64[0x20];\n\n\tu8         regs_63_to_32[0x20];\n\n\tu8         regs_31_to_0[0x20];\n};\n\nstruct mlx5_ifc_mcam_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         feature_group[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         access_reg_group[0x8];\n\n\tu8         reserved_at_20[0x20];\n\n\tunion {\n\t\tstruct mlx5_ifc_mcam_access_reg_bits access_regs;\n\t\tstruct mlx5_ifc_mcam_access_reg_bits1 access_regs1;\n\t\tstruct mlx5_ifc_mcam_access_reg_bits2 access_regs2;\n\t\tu8         reserved_at_0[0x80];\n\t} mng_access_reg_cap_mask;\n\n\tu8         reserved_at_c0[0x80];\n\n\tunion {\n\t\tstruct mlx5_ifc_mcam_enhanced_features_bits enhanced_features;\n\t\tu8         reserved_at_0[0x80];\n\t} mng_feature_cap_mask;\n\n\tu8         reserved_at_1c0[0x80];\n};\n\nstruct mlx5_ifc_qcam_access_reg_cap_mask {\n\tu8         qcam_access_reg_cap_mask_127_to_20[0x6C];\n\tu8         qpdpm[0x1];\n\tu8         qcam_access_reg_cap_mask_18_to_4[0x0F];\n\tu8         qdpm[0x1];\n\tu8         qpts[0x1];\n\tu8         qcap[0x1];\n\tu8         qcam_access_reg_cap_mask_0[0x1];\n};\n\nstruct mlx5_ifc_qcam_qos_feature_cap_mask {\n\tu8         qcam_qos_feature_cap_mask_127_to_1[0x7F];\n\tu8         qpts_trust_both[0x1];\n};\n\nstruct mlx5_ifc_qcam_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         feature_group[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         access_reg_group[0x8];\n\tu8         reserved_at_20[0x20];\n\n\tunion {\n\t\tstruct mlx5_ifc_qcam_access_reg_cap_mask reg_cap;\n\t\tu8  reserved_at_0[0x80];\n\t} qos_access_reg_cap_mask;\n\n\tu8         reserved_at_c0[0x80];\n\n\tunion {\n\t\tstruct mlx5_ifc_qcam_qos_feature_cap_mask feature_cap;\n\t\tu8  reserved_at_0[0x80];\n\t} qos_feature_cap_mask;\n\n\tu8         reserved_at_1c0[0x80];\n};\n\nstruct mlx5_ifc_core_dump_reg_bits {\n\tu8         reserved_at_0[0x18];\n\tu8         core_dump_type[0x8];\n\n\tu8         reserved_at_20[0x30];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x8];\n\tu8         qpn[0x18];\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_pcap_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         port_capability_mask[4][0x20];\n};\n\nstruct mlx5_ifc_paos_reg_bits {\n\tu8         swid[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x4];\n\tu8         admin_status[0x4];\n\tu8         reserved_at_18[0x4];\n\tu8         oper_status[0x4];\n\n\tu8         ase[0x1];\n\tu8         ee[0x1];\n\tu8         reserved_at_22[0x1c];\n\tu8         e[0x2];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_pamp_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         opamp_group[0x8];\n\tu8         reserved_at_10[0xc];\n\tu8         opamp_group_type[0x4];\n\n\tu8         start_index[0x10];\n\tu8         reserved_at_30[0x4];\n\tu8         num_of_indices[0xc];\n\n\tu8         index_data[18][0x10];\n};\n\nstruct mlx5_ifc_pcmr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         entropy_force_cap[0x1];\n\tu8         entropy_calc_cap[0x1];\n\tu8         entropy_gre_calc_cap[0x1];\n\tu8         reserved_at_23[0xf];\n\tu8         rx_ts_over_crc_cap[0x1];\n\tu8         reserved_at_33[0xb];\n\tu8         fcs_cap[0x1];\n\tu8         reserved_at_3f[0x1];\n\n\tu8         entropy_force[0x1];\n\tu8         entropy_calc[0x1];\n\tu8         entropy_gre_calc[0x1];\n\tu8         reserved_at_43[0xf];\n\tu8         rx_ts_over_crc[0x1];\n\tu8         reserved_at_53[0xb];\n\tu8         fcs_chk[0x1];\n\tu8         reserved_at_5f[0x1];\n};\n\nstruct mlx5_ifc_lane_2_module_mapping_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         rx_lane[0x4];\n\tu8         reserved_at_8[0x4];\n\tu8         tx_lane[0x4];\n\tu8         reserved_at_10[0x8];\n\tu8         module[0x8];\n};\n\nstruct mlx5_ifc_bufferx_reg_bits {\n\tu8         reserved_at_0[0x6];\n\tu8         lossy[0x1];\n\tu8         epsb[0x1];\n\tu8         reserved_at_8[0x8];\n\tu8         size[0x10];\n\n\tu8         xoff_threshold[0x10];\n\tu8         xon_threshold[0x10];\n};\n\nstruct mlx5_ifc_set_node_in_bits {\n\tu8         node_description[64][0x8];\n};\n\nstruct mlx5_ifc_register_power_settings_bits {\n\tu8         reserved_at_0[0x18];\n\tu8         power_settings_level[0x8];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_register_host_endianness_bits {\n\tu8         he[0x1];\n\tu8         reserved_at_1[0x1f];\n\n\tu8         reserved_at_20[0x60];\n};\n\nstruct mlx5_ifc_umr_pointer_desc_argument_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         mkey[0x20];\n\n\tu8         addressh_63_32[0x20];\n\n\tu8         addressl_31_0[0x20];\n};\n\nstruct mlx5_ifc_ud_adrs_vector_bits {\n\tu8         dc_key[0x40];\n\n\tu8         ext[0x1];\n\tu8         reserved_at_41[0x7];\n\tu8         destination_qp_dct[0x18];\n\n\tu8         static_rate[0x4];\n\tu8         sl_eth_prio[0x4];\n\tu8         fl[0x1];\n\tu8         mlid[0x7];\n\tu8         rlid_udp_sport[0x10];\n\n\tu8         reserved_at_80[0x20];\n\n\tu8         rmac_47_16[0x20];\n\n\tu8         rmac_15_0[0x10];\n\tu8         tclass[0x8];\n\tu8         hop_limit[0x8];\n\n\tu8         reserved_at_e0[0x1];\n\tu8         grh[0x1];\n\tu8         reserved_at_e2[0x2];\n\tu8         src_addr_index[0x8];\n\tu8         flow_label[0x14];\n\n\tu8         rgid_rip[16][0x8];\n};\n\nstruct mlx5_ifc_pages_req_event_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         function_id[0x10];\n\n\tu8         num_pages[0x20];\n\n\tu8         reserved_at_40[0xa0];\n};\n\nstruct mlx5_ifc_eqe_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         event_type[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         event_sub_type[0x8];\n\n\tu8         reserved_at_20[0xe0];\n\n\tunion mlx5_ifc_event_auto_bits event_data;\n\n\tu8         reserved_at_1e0[0x10];\n\tu8         signature[0x8];\n\tu8         reserved_at_1f8[0x7];\n\tu8         owner[0x1];\n};\n\nenum {\n\tMLX5_CMD_QUEUE_ENTRY_TYPE_PCIE_CMD_IF_TRANSPORT  = 0x7,\n};\n\nstruct mlx5_ifc_cmd_queue_entry_bits {\n\tu8         type[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         input_length[0x20];\n\n\tu8         input_mailbox_pointer_63_32[0x20];\n\n\tu8         input_mailbox_pointer_31_9[0x17];\n\tu8         reserved_at_77[0x9];\n\n\tu8         command_input_inline_data[16][0x8];\n\n\tu8         command_output_inline_data[16][0x8];\n\n\tu8         output_mailbox_pointer_63_32[0x20];\n\n\tu8         output_mailbox_pointer_31_9[0x17];\n\tu8         reserved_at_1b7[0x9];\n\n\tu8         output_length[0x20];\n\n\tu8         token[0x8];\n\tu8         signature[0x8];\n\tu8         reserved_at_1f0[0x8];\n\tu8         status[0x7];\n\tu8         ownership[0x1];\n};\n\nstruct mlx5_ifc_cmd_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         command_output[0x20];\n};\n\nstruct mlx5_ifc_cmd_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         command[][0x20];\n};\n\nstruct mlx5_ifc_cmd_if_box_bits {\n\tu8         mailbox_data[512][0x8];\n\n\tu8         reserved_at_1000[0x180];\n\n\tu8         next_pointer_63_32[0x20];\n\n\tu8         next_pointer_31_10[0x16];\n\tu8         reserved_at_11b6[0xa];\n\n\tu8         block_number[0x20];\n\n\tu8         reserved_at_11e0[0x8];\n\tu8         token[0x8];\n\tu8         ctrl_signature[0x8];\n\tu8         signature[0x8];\n};\n\nstruct mlx5_ifc_mtt_bits {\n\tu8         ptag_63_32[0x20];\n\n\tu8         ptag_31_8[0x18];\n\tu8         reserved_at_38[0x6];\n\tu8         wr_en[0x1];\n\tu8         rd_en[0x1];\n};\n\nstruct mlx5_ifc_query_wol_rol_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         rol_mode[0x8];\n\tu8         wol_mode[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_wol_rol_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_wol_rol_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_wol_rol_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         rol_mode_valid[0x1];\n\tu8         wol_mode_valid[0x1];\n\tu8         reserved_at_42[0xe];\n\tu8         rol_mode[0x8];\n\tu8         wol_mode[0x8];\n\n\tu8         reserved_at_60[0x20];\n};\n\nenum {\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_FULL_DRIVER  = 0x0,\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_DISABLED     = 0x1,\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_NO_DRAM_NIC  = 0x2,\n};\n\nenum {\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_FULL_DRIVER  = 0x0,\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_DISABLED     = 0x1,\n\tMLX5_INITIAL_SEG_NIC_INTERFACE_SUPPORTED_NO_DRAM_NIC  = 0x2,\n};\n\nenum {\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_FW_INTERNAL_ERR              = 0x1,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_DEAD_IRISC                   = 0x7,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_HW_FATAL_ERR                 = 0x8,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_FW_CRC_ERR                   = 0x9,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_ICM_FETCH_PCI_ERR            = 0xa,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_ICM_PAGE_ERR                 = 0xb,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_ASYNCHRONOUS_EQ_BUF_OVERRUN  = 0xc,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_EQ_IN_ERR                    = 0xd,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_EQ_INV                       = 0xe,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_FFSER_ERR                    = 0xf,\n\tMLX5_INITIAL_SEG_HEALTH_SYNDROME_HIGH_TEMP_ERR                = 0x10,\n};\n\nstruct mlx5_ifc_initial_seg_bits {\n\tu8         fw_rev_minor[0x10];\n\tu8         fw_rev_major[0x10];\n\n\tu8         cmd_interface_rev[0x10];\n\tu8         fw_rev_subminor[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         cmdq_phy_addr_63_32[0x20];\n\n\tu8         cmdq_phy_addr_31_12[0x14];\n\tu8         reserved_at_b4[0x2];\n\tu8         nic_interface[0x2];\n\tu8         log_cmdq_size[0x4];\n\tu8         log_cmdq_stride[0x4];\n\n\tu8         command_doorbell_vector[0x20];\n\n\tu8         reserved_at_e0[0xf00];\n\n\tu8         initializing[0x1];\n\tu8         reserved_at_fe1[0x4];\n\tu8         nic_interface_supported[0x3];\n\tu8         embedded_cpu[0x1];\n\tu8         reserved_at_fe9[0x17];\n\n\tstruct mlx5_ifc_health_buffer_bits health_buffer;\n\n\tu8         no_dram_nic_offset[0x20];\n\n\tu8         reserved_at_1220[0x6e40];\n\n\tu8         reserved_at_8060[0x1f];\n\tu8         clear_int[0x1];\n\n\tu8         health_syndrome[0x8];\n\tu8         health_counter[0x18];\n\n\tu8         reserved_at_80a0[0x17fc0];\n};\n\nstruct mlx5_ifc_mtpps_reg_bits {\n\tu8         reserved_at_0[0xc];\n\tu8         cap_number_of_pps_pins[0x4];\n\tu8         reserved_at_10[0x4];\n\tu8         cap_max_num_of_pps_in_pins[0x4];\n\tu8         reserved_at_18[0x4];\n\tu8         cap_max_num_of_pps_out_pins[0x4];\n\n\tu8         reserved_at_20[0x13];\n\tu8         cap_log_min_npps_period[0x5];\n\tu8         reserved_at_38[0x3];\n\tu8         cap_log_min_out_pulse_duration_ns[0x5];\n\n\tu8         reserved_at_40[0x4];\n\tu8         cap_pin_3_mode[0x4];\n\tu8         reserved_at_48[0x4];\n\tu8         cap_pin_2_mode[0x4];\n\tu8         reserved_at_50[0x4];\n\tu8         cap_pin_1_mode[0x4];\n\tu8         reserved_at_58[0x4];\n\tu8         cap_pin_0_mode[0x4];\n\n\tu8         reserved_at_60[0x4];\n\tu8         cap_pin_7_mode[0x4];\n\tu8         reserved_at_68[0x4];\n\tu8         cap_pin_6_mode[0x4];\n\tu8         reserved_at_70[0x4];\n\tu8         cap_pin_5_mode[0x4];\n\tu8         reserved_at_78[0x4];\n\tu8         cap_pin_4_mode[0x4];\n\n\tu8         field_select[0x20];\n\tu8         reserved_at_a0[0x20];\n\n\tu8         npps_period[0x40];\n\n\tu8         enable[0x1];\n\tu8         reserved_at_101[0xb];\n\tu8         pattern[0x4];\n\tu8         reserved_at_110[0x4];\n\tu8         pin_mode[0x4];\n\tu8         pin[0x8];\n\n\tu8         reserved_at_120[0x2];\n\tu8         out_pulse_duration_ns[0x1e];\n\n\tu8         time_stamp[0x40];\n\n\tu8         out_pulse_duration[0x10];\n\tu8         out_periodic_adjustment[0x10];\n\tu8         enhanced_out_periodic_adjustment[0x20];\n\n\tu8         reserved_at_1c0[0x20];\n};\n\nstruct mlx5_ifc_mtppse_reg_bits {\n\tu8         reserved_at_0[0x18];\n\tu8         pin[0x8];\n\tu8         event_arm[0x1];\n\tu8         reserved_at_21[0x1b];\n\tu8         event_generation_mode[0x4];\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_mcqs_reg_bits {\n\tu8         last_index_flag[0x1];\n\tu8         reserved_at_1[0x7];\n\tu8         fw_device[0x8];\n\tu8         component_index[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         identifier[0x10];\n\n\tu8         reserved_at_40[0x17];\n\tu8         component_status[0x5];\n\tu8         component_update_state[0x4];\n\n\tu8         last_update_state_changer_type[0x4];\n\tu8         last_update_state_changer_host_id[0x4];\n\tu8         reserved_at_68[0x18];\n};\n\nstruct mlx5_ifc_mcqi_cap_bits {\n\tu8         supported_info_bitmask[0x20];\n\n\tu8         component_size[0x20];\n\n\tu8         max_component_size[0x20];\n\n\tu8         log_mcda_word_size[0x4];\n\tu8         reserved_at_64[0xc];\n\tu8         mcda_max_write_size[0x10];\n\n\tu8         rd_en[0x1];\n\tu8         reserved_at_81[0x1];\n\tu8         match_chip_id[0x1];\n\tu8         match_psid[0x1];\n\tu8         check_user_timestamp[0x1];\n\tu8         match_base_guid_mac[0x1];\n\tu8         reserved_at_86[0x1a];\n};\n\nstruct mlx5_ifc_mcqi_version_bits {\n\tu8         reserved_at_0[0x2];\n\tu8         build_time_valid[0x1];\n\tu8         user_defined_time_valid[0x1];\n\tu8         reserved_at_4[0x14];\n\tu8         version_string_length[0x8];\n\n\tu8         version[0x20];\n\n\tu8         build_time[0x40];\n\n\tu8         user_defined_time[0x40];\n\n\tu8         build_tool_version[0x20];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         version_string[92][0x8];\n};\n\nstruct mlx5_ifc_mcqi_activation_method_bits {\n\tu8         pending_server_ac_power_cycle[0x1];\n\tu8         pending_server_dc_power_cycle[0x1];\n\tu8         pending_server_reboot[0x1];\n\tu8         pending_fw_reset[0x1];\n\tu8         auto_activate[0x1];\n\tu8         all_hosts_sync[0x1];\n\tu8         device_hw_reset[0x1];\n\tu8         reserved_at_7[0x19];\n};\n\nunion mlx5_ifc_mcqi_reg_data_bits {\n\tstruct mlx5_ifc_mcqi_cap_bits               mcqi_caps;\n\tstruct mlx5_ifc_mcqi_version_bits           mcqi_version;\n\tstruct mlx5_ifc_mcqi_activation_method_bits mcqi_activation_mathod;\n};\n\nstruct mlx5_ifc_mcqi_reg_bits {\n\tu8         read_pending_component[0x1];\n\tu8         reserved_at_1[0xf];\n\tu8         component_index[0x10];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x1b];\n\tu8         info_type[0x5];\n\n\tu8         info_size[0x20];\n\n\tu8         offset[0x20];\n\n\tu8         reserved_at_a0[0x10];\n\tu8         data_size[0x10];\n\n\tunion mlx5_ifc_mcqi_reg_data_bits data[];\n};\n\nstruct mlx5_ifc_mcc_reg_bits {\n\tu8         reserved_at_0[0x4];\n\tu8         time_elapsed_since_last_cmd[0xc];\n\tu8         reserved_at_10[0x8];\n\tu8         instruction[0x8];\n\n\tu8         reserved_at_20[0x10];\n\tu8         component_index[0x10];\n\n\tu8         reserved_at_40[0x8];\n\tu8         update_handle[0x18];\n\n\tu8         handle_owner_type[0x4];\n\tu8         handle_owner_host_id[0x4];\n\tu8         reserved_at_68[0x1];\n\tu8         control_progress[0x7];\n\tu8         error_code[0x8];\n\tu8         reserved_at_78[0x4];\n\tu8         control_state[0x4];\n\n\tu8         component_size[0x20];\n\n\tu8         reserved_at_a0[0x60];\n};\n\nstruct mlx5_ifc_mcda_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         update_handle[0x18];\n\n\tu8         offset[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         size[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         data[][0x20];\n};\n\nenum {\n\tMLX5_MFRL_REG_RESET_STATE_IDLE = 0,\n\tMLX5_MFRL_REG_RESET_STATE_IN_NEGOTIATION = 1,\n\tMLX5_MFRL_REG_RESET_STATE_RESET_IN_PROGRESS = 2,\n\tMLX5_MFRL_REG_RESET_STATE_NEG_TIMEOUT = 3,\n\tMLX5_MFRL_REG_RESET_STATE_NACK = 4,\n\tMLX5_MFRL_REG_RESET_STATE_UNLOAD_TIMEOUT = 5,\n};\n\nenum {\n\tMLX5_MFRL_REG_RESET_TYPE_FULL_CHIP = BIT(0),\n\tMLX5_MFRL_REG_RESET_TYPE_NET_PORT_ALIVE = BIT(1),\n};\n\nenum {\n\tMLX5_MFRL_REG_RESET_LEVEL0 = BIT(0),\n\tMLX5_MFRL_REG_RESET_LEVEL3 = BIT(3),\n\tMLX5_MFRL_REG_RESET_LEVEL6 = BIT(6),\n};\n\nstruct mlx5_ifc_mfrl_reg_bits {\n\tu8         reserved_at_0[0x20];\n\n\tu8         reserved_at_20[0x2];\n\tu8         pci_sync_for_fw_update_start[0x1];\n\tu8         pci_sync_for_fw_update_resp[0x2];\n\tu8         rst_type_sel[0x3];\n\tu8         reserved_at_28[0x4];\n\tu8         reset_state[0x4];\n\tu8         reset_type[0x8];\n\tu8         reset_level[0x8];\n};\n\nstruct mlx5_ifc_mirc_reg_bits {\n\tu8         reserved_at_0[0x18];\n\tu8         status_code[0x8];\n\n\tu8         reserved_at_20[0x20];\n};\n\nstruct mlx5_ifc_pddr_monitor_opcode_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         monitor_opcode[0x10];\n};\n\nunion mlx5_ifc_pddr_troubleshooting_page_status_opcode_auto_bits {\n\tstruct mlx5_ifc_pddr_monitor_opcode_bits pddr_monitor_opcode;\n\tu8         reserved_at_0[0x20];\n};\n\nenum {\n\t \n\tMLX5_PDDR_REG_TRBLSH_GROUP_OPCODE_MONITOR = 0x0,\n};\n\nstruct mlx5_ifc_pddr_troubleshooting_page_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         group_opcode[0x10];\n\n\tunion mlx5_ifc_pddr_troubleshooting_page_status_opcode_auto_bits status_opcode;\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         status_message[59][0x20];\n};\n\nunion mlx5_ifc_pddr_reg_page_data_auto_bits {\n\tstruct mlx5_ifc_pddr_troubleshooting_page_bits pddr_troubleshooting_page;\n\tu8         reserved_at_0[0x7c0];\n};\n\nenum {\n\tMLX5_PDDR_REG_PAGE_SELECT_TROUBLESHOOTING_INFO_PAGE      = 0x1,\n};\n\nstruct mlx5_ifc_pddr_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         pnat[0x2];\n\tu8         reserved_at_12[0xe];\n\n\tu8         reserved_at_20[0x18];\n\tu8         page_select[0x8];\n\n\tunion mlx5_ifc_pddr_reg_page_data_auto_bits page_data;\n};\n\nstruct mlx5_ifc_mrtc_reg_bits {\n\tu8         time_synced[0x1];\n\tu8         reserved_at_1[0x1f];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         time_h[0x20];\n\n\tu8         time_l[0x20];\n};\n\nstruct mlx5_ifc_mtcap_reg_bits {\n\tu8         reserved_at_0[0x19];\n\tu8         sensor_count[0x7];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         sensor_map[0x40];\n};\n\nstruct mlx5_ifc_mtmp_reg_bits {\n\tu8         reserved_at_0[0x14];\n\tu8         sensor_index[0xc];\n\n\tu8         reserved_at_20[0x10];\n\tu8         temperature[0x10];\n\n\tu8         mte[0x1];\n\tu8         mtr[0x1];\n\tu8         reserved_at_42[0xe];\n\tu8         max_temperature[0x10];\n\n\tu8         tee[0x2];\n\tu8         reserved_at_62[0xe];\n\tu8         temp_threshold_hi[0x10];\n\n\tu8         reserved_at_80[0x10];\n\tu8         temp_threshold_lo[0x10];\n\n\tu8         reserved_at_a0[0x20];\n\n\tu8         sensor_name_hi[0x20];\n\tu8         sensor_name_lo[0x20];\n};\n\nunion mlx5_ifc_ports_control_registers_document_bits {\n\tstruct mlx5_ifc_bufferx_reg_bits bufferx_reg;\n\tstruct mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits eth_2819_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits eth_2863_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits eth_3635_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits eth_802_3_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits eth_extended_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_prio_grp_data_layout_bits eth_per_prio_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_tc_prio_grp_data_layout_bits eth_per_tc_prio_grp_data_layout;\n\tstruct mlx5_ifc_eth_per_tc_congest_prio_grp_data_layout_bits eth_per_tc_congest_prio_grp_data_layout;\n\tstruct mlx5_ifc_lane_2_module_mapping_bits lane_2_module_mapping;\n\tstruct mlx5_ifc_pamp_reg_bits pamp_reg;\n\tstruct mlx5_ifc_paos_reg_bits paos_reg;\n\tstruct mlx5_ifc_pcap_reg_bits pcap_reg;\n\tstruct mlx5_ifc_pddr_monitor_opcode_bits pddr_monitor_opcode;\n\tstruct mlx5_ifc_pddr_reg_bits pddr_reg;\n\tstruct mlx5_ifc_pddr_troubleshooting_page_bits pddr_troubleshooting_page;\n\tstruct mlx5_ifc_peir_reg_bits peir_reg;\n\tstruct mlx5_ifc_pelc_reg_bits pelc_reg;\n\tstruct mlx5_ifc_pfcc_reg_bits pfcc_reg;\n\tstruct mlx5_ifc_ib_port_cntrs_grp_data_layout_bits ib_port_cntrs_grp_data_layout;\n\tstruct mlx5_ifc_phys_layer_cntrs_bits phys_layer_cntrs;\n\tstruct mlx5_ifc_pifr_reg_bits pifr_reg;\n\tstruct mlx5_ifc_pipg_reg_bits pipg_reg;\n\tstruct mlx5_ifc_plbf_reg_bits plbf_reg;\n\tstruct mlx5_ifc_plib_reg_bits plib_reg;\n\tstruct mlx5_ifc_plpc_reg_bits plpc_reg;\n\tstruct mlx5_ifc_pmaos_reg_bits pmaos_reg;\n\tstruct mlx5_ifc_pmlp_reg_bits pmlp_reg;\n\tstruct mlx5_ifc_pmlpn_reg_bits pmlpn_reg;\n\tstruct mlx5_ifc_pmpc_reg_bits pmpc_reg;\n\tstruct mlx5_ifc_pmpe_reg_bits pmpe_reg;\n\tstruct mlx5_ifc_pmpr_reg_bits pmpr_reg;\n\tstruct mlx5_ifc_pmtu_reg_bits pmtu_reg;\n\tstruct mlx5_ifc_ppad_reg_bits ppad_reg;\n\tstruct mlx5_ifc_ppcnt_reg_bits ppcnt_reg;\n\tstruct mlx5_ifc_mpein_reg_bits mpein_reg;\n\tstruct mlx5_ifc_mpcnt_reg_bits mpcnt_reg;\n\tstruct mlx5_ifc_pplm_reg_bits pplm_reg;\n\tstruct mlx5_ifc_pplr_reg_bits pplr_reg;\n\tstruct mlx5_ifc_ppsc_reg_bits ppsc_reg;\n\tstruct mlx5_ifc_pqdr_reg_bits pqdr_reg;\n\tstruct mlx5_ifc_pspa_reg_bits pspa_reg;\n\tstruct mlx5_ifc_ptas_reg_bits ptas_reg;\n\tstruct mlx5_ifc_ptys_reg_bits ptys_reg;\n\tstruct mlx5_ifc_mlcr_reg_bits mlcr_reg;\n\tstruct mlx5_ifc_pude_reg_bits pude_reg;\n\tstruct mlx5_ifc_pvlc_reg_bits pvlc_reg;\n\tstruct mlx5_ifc_slrg_reg_bits slrg_reg;\n\tstruct mlx5_ifc_sltp_reg_bits sltp_reg;\n\tstruct mlx5_ifc_mtpps_reg_bits mtpps_reg;\n\tstruct mlx5_ifc_mtppse_reg_bits mtppse_reg;\n\tstruct mlx5_ifc_fpga_access_reg_bits fpga_access_reg;\n\tstruct mlx5_ifc_fpga_ctrl_bits fpga_ctrl_bits;\n\tstruct mlx5_ifc_fpga_cap_bits fpga_cap_bits;\n\tstruct mlx5_ifc_mcqi_reg_bits mcqi_reg;\n\tstruct mlx5_ifc_mcc_reg_bits mcc_reg;\n\tstruct mlx5_ifc_mcda_reg_bits mcda_reg;\n\tstruct mlx5_ifc_mirc_reg_bits mirc_reg;\n\tstruct mlx5_ifc_mfrl_reg_bits mfrl_reg;\n\tstruct mlx5_ifc_mtutc_reg_bits mtutc_reg;\n\tstruct mlx5_ifc_mrtc_reg_bits mrtc_reg;\n\tstruct mlx5_ifc_mtcap_reg_bits mtcap_reg;\n\tstruct mlx5_ifc_mtmp_reg_bits mtmp_reg;\n\tu8         reserved_at_0[0x60e0];\n};\n\nunion mlx5_ifc_debug_enhancements_document_bits {\n\tstruct mlx5_ifc_health_buffer_bits health_buffer;\n\tu8         reserved_at_0[0x200];\n};\n\nunion mlx5_ifc_uplink_pci_interface_document_bits {\n\tstruct mlx5_ifc_initial_seg_bits initial_seg;\n\tu8         reserved_at_0[0x20060];\n};\n\nstruct mlx5_ifc_set_flow_table_root_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_set_flow_table_root_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x7];\n\tu8         table_of_other_vport[0x1];\n\tu8         table_vport_number[0x10];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         underlay_qpn[0x18];\n\tu8         table_eswitch_owner_vhca_id_valid[0x1];\n\tu8         reserved_at_e1[0xf];\n\tu8         table_eswitch_owner_vhca_id[0x10];\n\tu8         reserved_at_100[0x100];\n};\n\nenum {\n\tMLX5_MODIFY_FLOW_TABLE_MISS_TABLE_ID     = (1UL << 0),\n\tMLX5_MODIFY_FLOW_TABLE_LAG_NEXT_TABLE_ID = (1UL << 15),\n};\n\nstruct mlx5_ifc_modify_flow_table_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_flow_table_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         other_vport[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vport_number[0x10];\n\n\tu8         reserved_at_60[0x10];\n\tu8         modify_field_select[0x10];\n\n\tu8         table_type[0x8];\n\tu8         reserved_at_88[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         table_id[0x18];\n\n\tstruct mlx5_ifc_flow_table_context_bits flow_table_context;\n};\n\nstruct mlx5_ifc_ets_tcn_config_reg_bits {\n\tu8         g[0x1];\n\tu8         b[0x1];\n\tu8         r[0x1];\n\tu8         reserved_at_3[0x9];\n\tu8         group[0x4];\n\tu8         reserved_at_10[0x9];\n\tu8         bw_allocation[0x7];\n\n\tu8         reserved_at_20[0xc];\n\tu8         max_bw_units[0x4];\n\tu8         reserved_at_30[0x8];\n\tu8         max_bw_value[0x8];\n};\n\nstruct mlx5_ifc_ets_global_config_reg_bits {\n\tu8         reserved_at_0[0x2];\n\tu8         r[0x1];\n\tu8         reserved_at_3[0x1d];\n\n\tu8         reserved_at_20[0xc];\n\tu8         max_bw_units[0x4];\n\tu8         reserved_at_30[0x8];\n\tu8         max_bw_value[0x8];\n};\n\nstruct mlx5_ifc_qetc_reg_bits {\n\tu8                                         reserved_at_0[0x8];\n\tu8                                         port_number[0x8];\n\tu8                                         reserved_at_10[0x30];\n\n\tstruct mlx5_ifc_ets_tcn_config_reg_bits    tc_configuration[0x8];\n\tstruct mlx5_ifc_ets_global_config_reg_bits global_configuration;\n};\n\nstruct mlx5_ifc_qpdpm_dscp_reg_bits {\n\tu8         e[0x1];\n\tu8         reserved_at_01[0x0b];\n\tu8         prio[0x04];\n};\n\nstruct mlx5_ifc_qpdpm_reg_bits {\n\tu8                                     reserved_at_0[0x8];\n\tu8                                     local_port[0x8];\n\tu8                                     reserved_at_10[0x10];\n\tstruct mlx5_ifc_qpdpm_dscp_reg_bits    dscp[64];\n};\n\nstruct mlx5_ifc_qpts_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x2d];\n\tu8         trust_state[0x3];\n};\n\nstruct mlx5_ifc_pptb_reg_bits {\n\tu8         reserved_at_0[0x2];\n\tu8         mm[0x2];\n\tu8         reserved_at_4[0x4];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x6];\n\tu8         cm[0x1];\n\tu8         um[0x1];\n\tu8         pm[0x8];\n\n\tu8         prio_x_buff[0x20];\n\n\tu8         pm_msb[0x8];\n\tu8         reserved_at_48[0x10];\n\tu8         ctrl_buff[0x4];\n\tu8         untagged_buff[0x4];\n};\n\nstruct mlx5_ifc_sbcam_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         feature_group[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         access_reg_group[0x8];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         sb_access_reg_cap_mask[4][0x20];\n\n\tu8         reserved_at_c0[0x80];\n\n\tu8         sb_feature_cap_mask[4][0x20];\n\n\tu8         reserved_at_1c0[0x40];\n\n\tu8         cap_total_buffer_size[0x20];\n\n\tu8         cap_cell_size[0x10];\n\tu8         cap_max_pg_buffers[0x8];\n\tu8         cap_num_pool_supported[0x8];\n\n\tu8         reserved_at_240[0x8];\n\tu8         cap_sbsr_stat_size[0x8];\n\tu8         cap_max_tclass_data[0x8];\n\tu8         cap_max_cpu_ingress_tclass_sb[0x8];\n};\n\nstruct mlx5_ifc_pbmc_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         local_port[0x8];\n\tu8         reserved_at_10[0x10];\n\n\tu8         xoff_timer_value[0x10];\n\tu8         xoff_refresh[0x10];\n\n\tu8         reserved_at_40[0x9];\n\tu8         fullness_threshold[0x7];\n\tu8         port_buffer_size[0x10];\n\n\tstruct mlx5_ifc_bufferx_reg_bits buffer[10];\n\n\tu8         reserved_at_2e0[0x80];\n};\n\nstruct mlx5_ifc_sbpr_reg_bits {\n\tu8         desc[0x1];\n\tu8         snap[0x1];\n\tu8         reserved_at_2[0x4];\n\tu8         dir[0x2];\n\tu8         reserved_at_8[0x14];\n\tu8         pool[0x4];\n\n\tu8         infi_size[0x1];\n\tu8         reserved_at_21[0x7];\n\tu8         size[0x18];\n\n\tu8         reserved_at_40[0x1c];\n\tu8         mode[0x4];\n\n\tu8         reserved_at_60[0x8];\n\tu8         buff_occupancy[0x18];\n\n\tu8         clr[0x1];\n\tu8         reserved_at_81[0x7];\n\tu8         max_buff_occupancy[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         ext_buff_occupancy[0x18];\n};\n\nstruct mlx5_ifc_sbcm_reg_bits {\n\tu8         desc[0x1];\n\tu8         snap[0x1];\n\tu8         reserved_at_2[0x6];\n\tu8         local_port[0x8];\n\tu8         pnat[0x2];\n\tu8         pg_buff[0x6];\n\tu8         reserved_at_18[0x6];\n\tu8         dir[0x2];\n\n\tu8         reserved_at_20[0x1f];\n\tu8         exc[0x1];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         reserved_at_80[0x8];\n\tu8         buff_occupancy[0x18];\n\n\tu8         clr[0x1];\n\tu8         reserved_at_a1[0x7];\n\tu8         max_buff_occupancy[0x18];\n\n\tu8         reserved_at_c0[0x8];\n\tu8         min_buff[0x18];\n\n\tu8         infi_max[0x1];\n\tu8         reserved_at_e1[0x7];\n\tu8         max_buff[0x18];\n\n\tu8         reserved_at_100[0x20];\n\n\tu8         reserved_at_120[0x1c];\n\tu8         pool[0x4];\n};\n\nstruct mlx5_ifc_qtct_reg_bits {\n\tu8         reserved_at_0[0x8];\n\tu8         port_number[0x8];\n\tu8         reserved_at_10[0xd];\n\tu8         prio[0x3];\n\n\tu8         reserved_at_20[0x1d];\n\tu8         tclass[0x3];\n};\n\nstruct mlx5_ifc_mcia_reg_bits {\n\tu8         l[0x1];\n\tu8         reserved_at_1[0x7];\n\tu8         module[0x8];\n\tu8         reserved_at_10[0x8];\n\tu8         status[0x8];\n\n\tu8         i2c_device_address[0x8];\n\tu8         page_number[0x8];\n\tu8         device_address[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         size[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         dword_0[0x20];\n\tu8         dword_1[0x20];\n\tu8         dword_2[0x20];\n\tu8         dword_3[0x20];\n\tu8         dword_4[0x20];\n\tu8         dword_5[0x20];\n\tu8         dword_6[0x20];\n\tu8         dword_7[0x20];\n\tu8         dword_8[0x20];\n\tu8         dword_9[0x20];\n\tu8         dword_10[0x20];\n\tu8         dword_11[0x20];\n};\n\nstruct mlx5_ifc_dcbx_param_bits {\n\tu8         dcbx_cee_cap[0x1];\n\tu8         dcbx_ieee_cap[0x1];\n\tu8         dcbx_standby_cap[0x1];\n\tu8         reserved_at_3[0x5];\n\tu8         port_number[0x8];\n\tu8         reserved_at_10[0xa];\n\tu8         max_application_table_size[6];\n\tu8         reserved_at_20[0x15];\n\tu8         version_oper[0x3];\n\tu8         reserved_at_38[5];\n\tu8         version_admin[0x3];\n\tu8         willing_admin[0x1];\n\tu8         reserved_at_41[0x3];\n\tu8         pfc_cap_oper[0x4];\n\tu8         reserved_at_48[0x4];\n\tu8         pfc_cap_admin[0x4];\n\tu8         reserved_at_50[0x4];\n\tu8         num_of_tc_oper[0x4];\n\tu8         reserved_at_58[0x4];\n\tu8         num_of_tc_admin[0x4];\n\tu8         remote_willing[0x1];\n\tu8         reserved_at_61[3];\n\tu8         remote_pfc_cap[4];\n\tu8         reserved_at_68[0x14];\n\tu8         remote_num_of_tc[0x4];\n\tu8         reserved_at_80[0x18];\n\tu8         error[0x8];\n\tu8         reserved_at_a0[0x160];\n};\n\nenum {\n\tMLX5_LAG_PORT_SELECT_MODE_QUEUE_AFFINITY = 0,\n\tMLX5_LAG_PORT_SELECT_MODE_PORT_SELECT_FT = 1,\n\tMLX5_LAG_PORT_SELECT_MODE_PORT_SELECT_MPESW = 2,\n};\n\nstruct mlx5_ifc_lagc_bits {\n\tu8         fdb_selection_mode[0x1];\n\tu8         reserved_at_1[0x14];\n\tu8         port_select_mode[0x3];\n\tu8         reserved_at_18[0x5];\n\tu8         lag_state[0x3];\n\n\tu8         reserved_at_20[0xc];\n\tu8         active_port[0x4];\n\tu8         reserved_at_30[0x4];\n\tu8         tx_remap_affinity_2[0x4];\n\tu8         reserved_at_38[0x4];\n\tu8         tx_remap_affinity_1[0x4];\n};\n\nstruct mlx5_ifc_create_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_create_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tstruct mlx5_ifc_lagc_bits ctx;\n};\n\nstruct mlx5_ifc_modify_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_modify_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\tu8         field_select[0x20];\n\n\tstruct mlx5_ifc_lagc_bits ctx;\n};\n\nstruct mlx5_ifc_query_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tstruct mlx5_ifc_lagc_bits ctx;\n};\n\nstruct mlx5_ifc_query_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_create_vport_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_create_vport_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_vport_lag_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_destroy_vport_lag_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_MODIFY_MEMIC_OP_MOD_ALLOC,\n\tMLX5_MODIFY_MEMIC_OP_MOD_DEALLOC,\n};\n\nstruct mlx5_ifc_modify_memic_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x20];\n\n\tu8         reserved_at_60[0x18];\n\tu8         memic_operation_type[0x8];\n\n\tu8         memic_start_addr[0x40];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_modify_memic_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         memic_operation_addr[0x40];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_alloc_memic_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_30[0x20];\n\n\tu8\t   reserved_at_40[0x18];\n\tu8\t   log_memic_addr_alignment[0x8];\n\n\tu8         range_start_addr[0x40];\n\n\tu8         range_size[0x20];\n\n\tu8         memic_size[0x20];\n};\n\nstruct mlx5_ifc_alloc_memic_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         memic_start_addr[0x40];\n};\n\nstruct mlx5_ifc_dealloc_memic_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         memic_start_addr[0x40];\n\n\tu8         memic_size[0x20];\n\n\tu8         reserved_at_e0[0x20];\n};\n\nstruct mlx5_ifc_dealloc_memic_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_umem_bits {\n\tu8         reserved_at_0[0x80];\n\n\tu8         ats[0x1];\n\tu8         reserved_at_81[0x1a];\n\tu8         log_page_size[0x5];\n\n\tu8         page_offset[0x20];\n\n\tu8         num_of_mtt[0x40];\n\n\tstruct mlx5_ifc_mtt_bits  mtt[];\n};\n\nstruct mlx5_ifc_uctx_bits {\n\tu8         cap[0x20];\n\n\tu8         reserved_at_20[0x160];\n};\n\nstruct mlx5_ifc_sw_icm_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8\t   reserved_at_40[0x18];\n\tu8         log_sw_icm_size[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         sw_icm_start_addr[0x40];\n\n\tu8         reserved_at_c0[0x140];\n};\n\nstruct mlx5_ifc_geneve_tlv_option_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         reserved_at_40[0x18];\n\tu8         geneve_option_fte_index[0x8];\n\n\tu8         option_class[0x10];\n\tu8         option_type[0x8];\n\tu8         reserved_at_78[0x3];\n\tu8         option_data_length[0x5];\n\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_create_umem_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_umem_bits  umem;\n};\n\nstruct mlx5_ifc_create_umem_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x8];\n\tu8         umem_id[0x18];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_umem_in_bits {\n\tu8        opcode[0x10];\n\tu8        uid[0x10];\n\n\tu8        reserved_at_20[0x10];\n\tu8        op_mod[0x10];\n\n\tu8        reserved_at_40[0x8];\n\tu8        umem_id[0x18];\n\n\tu8        reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_umem_out_bits {\n\tu8        status[0x8];\n\tu8        reserved_at_8[0x18];\n\n\tu8        syndrome[0x20];\n\n\tu8        reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_create_uctx_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_uctx_bits  uctx;\n};\n\nstruct mlx5_ifc_create_uctx_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_uctx_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_destroy_uctx_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8          reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_create_sw_icm_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits   hdr;\n\tstruct mlx5_ifc_sw_icm_bits\t\t      sw_icm;\n};\n\nstruct mlx5_ifc_create_geneve_tlv_option_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits   hdr;\n\tstruct mlx5_ifc_geneve_tlv_option_bits        geneve_tlv_opt;\n};\n\nstruct mlx5_ifc_mtrc_string_db_param_bits {\n\tu8         string_db_base_address[0x20];\n\n\tu8         reserved_at_20[0x8];\n\tu8         string_db_size[0x18];\n};\n\nstruct mlx5_ifc_mtrc_cap_bits {\n\tu8         trace_owner[0x1];\n\tu8         trace_to_memory[0x1];\n\tu8         reserved_at_2[0x4];\n\tu8         trc_ver[0x2];\n\tu8         reserved_at_8[0x14];\n\tu8         num_string_db[0x4];\n\n\tu8         first_string_trace[0x8];\n\tu8         num_string_trace[0x8];\n\tu8         reserved_at_30[0x28];\n\n\tu8         log_max_trace_buffer_size[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_mtrc_string_db_param_bits string_db_param[8];\n\n\tu8         reserved_at_280[0x180];\n};\n\nstruct mlx5_ifc_mtrc_conf_bits {\n\tu8         reserved_at_0[0x1c];\n\tu8         trace_mode[0x4];\n\tu8         reserved_at_20[0x18];\n\tu8         log_trace_buffer_size[0x8];\n\tu8         trace_mkey[0x20];\n\tu8         reserved_at_60[0x3a0];\n};\n\nstruct mlx5_ifc_mtrc_stdb_bits {\n\tu8         string_db_index[0x4];\n\tu8         reserved_at_4[0x4];\n\tu8         read_size[0x18];\n\tu8         start_offset[0x20];\n\tu8         string_db_data[];\n};\n\nstruct mlx5_ifc_mtrc_ctrl_bits {\n\tu8         trace_status[0x2];\n\tu8         reserved_at_2[0x2];\n\tu8         arm_event[0x1];\n\tu8         reserved_at_5[0xb];\n\tu8         modify_field_select[0x10];\n\tu8         reserved_at_20[0x2b];\n\tu8         current_timestamp52_32[0x15];\n\tu8         current_timestamp31_0[0x20];\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_host_params_context_bits {\n\tu8         host_number[0x8];\n\tu8         reserved_at_8[0x7];\n\tu8         host_pf_disabled[0x1];\n\tu8         host_num_of_vfs[0x10];\n\n\tu8         host_total_vfs[0x10];\n\tu8         host_pci_bus[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         host_pci_device[0x10];\n\n\tu8         reserved_at_60[0x10];\n\tu8         host_pci_function[0x10];\n\n\tu8         reserved_at_80[0x180];\n};\n\nstruct mlx5_ifc_query_esw_functions_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_query_esw_functions_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tstruct mlx5_ifc_host_params_context_bits host_params_context;\n\n\tu8         reserved_at_280[0x180];\n\tu8         host_sf_enable[][0x40];\n};\n\nstruct mlx5_ifc_sf_partition_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         log_num_sf[0x8];\n\tu8         log_sf_bar_size[0x8];\n};\n\nstruct mlx5_ifc_query_sf_partitions_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x18];\n\tu8         num_sf_partitions[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tstruct mlx5_ifc_sf_partition_bits sf_partition[];\n};\n\nstruct mlx5_ifc_query_sf_partitions_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_sf_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_dealloc_sf_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_alloc_sf_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_alloc_sf_in_bits {\n\tu8         opcode[0x10];\n\tu8         reserved_at_10[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         function_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_affiliated_event_header_bits {\n\tu8         reserved_at_0[0x10];\n\tu8         obj_type[0x10];\n\n\tu8         obj_id[0x20];\n};\n\nenum {\n\tMLX5_HCA_CAP_GENERAL_OBJECT_TYPES_ENCRYPTION_KEY = BIT_ULL(0xc),\n\tMLX5_HCA_CAP_GENERAL_OBJECT_TYPES_IPSEC = BIT_ULL(0x13),\n\tMLX5_HCA_CAP_GENERAL_OBJECT_TYPES_SAMPLER = BIT_ULL(0x20),\n\tMLX5_HCA_CAP_GENERAL_OBJECT_TYPES_FLOW_METER_ASO = BIT_ULL(0x24),\n};\n\nenum {\n\tMLX5_GENERAL_OBJECT_TYPES_ENCRYPTION_KEY = 0xc,\n\tMLX5_GENERAL_OBJECT_TYPES_IPSEC = 0x13,\n\tMLX5_GENERAL_OBJECT_TYPES_SAMPLER = 0x20,\n\tMLX5_GENERAL_OBJECT_TYPES_FLOW_METER_ASO = 0x24,\n\tMLX5_GENERAL_OBJECT_TYPES_MACSEC = 0x27,\n\tMLX5_GENERAL_OBJECT_TYPES_INT_KEK = 0x47,\n};\n\nenum {\n\tMLX5_IPSEC_OBJECT_ICV_LEN_16B,\n};\n\nenum {\n\tMLX5_IPSEC_ASO_REG_C_0_1 = 0x0,\n\tMLX5_IPSEC_ASO_REG_C_2_3 = 0x1,\n\tMLX5_IPSEC_ASO_REG_C_4_5 = 0x2,\n\tMLX5_IPSEC_ASO_REG_C_6_7 = 0x3,\n};\n\nenum {\n\tMLX5_IPSEC_ASO_MODE              = 0x0,\n\tMLX5_IPSEC_ASO_REPLAY_PROTECTION = 0x1,\n\tMLX5_IPSEC_ASO_INC_SN            = 0x2,\n};\n\nenum {\n\tMLX5_IPSEC_ASO_REPLAY_WIN_32BIT  = 0x0,\n\tMLX5_IPSEC_ASO_REPLAY_WIN_64BIT  = 0x1,\n\tMLX5_IPSEC_ASO_REPLAY_WIN_128BIT = 0x2,\n\tMLX5_IPSEC_ASO_REPLAY_WIN_256BIT = 0x3,\n};\n\nstruct mlx5_ifc_ipsec_aso_bits {\n\tu8         valid[0x1];\n\tu8         reserved_at_201[0x1];\n\tu8         mode[0x2];\n\tu8         window_sz[0x2];\n\tu8         soft_lft_arm[0x1];\n\tu8         hard_lft_arm[0x1];\n\tu8         remove_flow_enable[0x1];\n\tu8         esn_event_arm[0x1];\n\tu8         reserved_at_20a[0x16];\n\n\tu8         remove_flow_pkt_cnt[0x20];\n\n\tu8         remove_flow_soft_lft[0x20];\n\n\tu8         reserved_at_260[0x80];\n\n\tu8         mode_parameter[0x20];\n\n\tu8         replay_protection_window[0x100];\n};\n\nstruct mlx5_ifc_ipsec_obj_bits {\n\tu8         modify_field_select[0x40];\n\tu8         full_offload[0x1];\n\tu8         reserved_at_41[0x1];\n\tu8         esn_en[0x1];\n\tu8         esn_overlap[0x1];\n\tu8         reserved_at_44[0x2];\n\tu8         icv_length[0x2];\n\tu8         reserved_at_48[0x4];\n\tu8         aso_return_reg[0x4];\n\tu8         reserved_at_50[0x10];\n\n\tu8         esn_msb[0x20];\n\n\tu8         reserved_at_80[0x8];\n\tu8         dekn[0x18];\n\n\tu8         salt[0x20];\n\n\tu8         implicit_iv[0x40];\n\n\tu8         reserved_at_100[0x8];\n\tu8         ipsec_aso_access_pd[0x18];\n\tu8         reserved_at_120[0xe0];\n\n\tstruct mlx5_ifc_ipsec_aso_bits ipsec_aso;\n};\n\nstruct mlx5_ifc_create_ipsec_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_ipsec_obj_bits ipsec_object;\n};\n\nenum {\n\tMLX5_MODIFY_IPSEC_BITMASK_ESN_OVERLAP = BIT(0),\n\tMLX5_MODIFY_IPSEC_BITMASK_ESN_MSB = BIT(1),\n};\n\nstruct mlx5_ifc_query_ipsec_obj_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n\tstruct mlx5_ifc_ipsec_obj_bits ipsec_object;\n};\n\nstruct mlx5_ifc_modify_ipsec_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_ipsec_obj_bits ipsec_object;\n};\n\nenum {\n\tMLX5_MACSEC_ASO_REPLAY_PROTECTION = 0x1,\n};\n\nenum {\n\tMLX5_MACSEC_ASO_REPLAY_WIN_32BIT  = 0x0,\n\tMLX5_MACSEC_ASO_REPLAY_WIN_64BIT  = 0x1,\n\tMLX5_MACSEC_ASO_REPLAY_WIN_128BIT = 0x2,\n\tMLX5_MACSEC_ASO_REPLAY_WIN_256BIT = 0x3,\n};\n\n#define MLX5_MACSEC_ASO_INC_SN  0x2\n#define MLX5_MACSEC_ASO_REG_C_4_5 0x2\n\nstruct mlx5_ifc_macsec_aso_bits {\n\tu8    valid[0x1];\n\tu8    reserved_at_1[0x1];\n\tu8    mode[0x2];\n\tu8    window_size[0x2];\n\tu8    soft_lifetime_arm[0x1];\n\tu8    hard_lifetime_arm[0x1];\n\tu8    remove_flow_enable[0x1];\n\tu8    epn_event_arm[0x1];\n\tu8    reserved_at_a[0x16];\n\n\tu8    remove_flow_packet_count[0x20];\n\n\tu8    remove_flow_soft_lifetime[0x20];\n\n\tu8    reserved_at_60[0x80];\n\n\tu8    mode_parameter[0x20];\n\n\tu8    replay_protection_window[8][0x20];\n};\n\nstruct mlx5_ifc_macsec_offload_obj_bits {\n\tu8    modify_field_select[0x40];\n\n\tu8    confidentiality_en[0x1];\n\tu8    reserved_at_41[0x1];\n\tu8    epn_en[0x1];\n\tu8    epn_overlap[0x1];\n\tu8    reserved_at_44[0x2];\n\tu8    confidentiality_offset[0x2];\n\tu8    reserved_at_48[0x4];\n\tu8    aso_return_reg[0x4];\n\tu8    reserved_at_50[0x10];\n\n\tu8    epn_msb[0x20];\n\n\tu8    reserved_at_80[0x8];\n\tu8    dekn[0x18];\n\n\tu8    reserved_at_a0[0x20];\n\n\tu8    sci[0x40];\n\n\tu8    reserved_at_100[0x8];\n\tu8    macsec_aso_access_pd[0x18];\n\n\tu8    reserved_at_120[0x60];\n\n\tu8    salt[3][0x20];\n\n\tu8    reserved_at_1e0[0x20];\n\n\tstruct mlx5_ifc_macsec_aso_bits macsec_aso;\n};\n\nstruct mlx5_ifc_create_macsec_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_macsec_offload_obj_bits macsec_object;\n};\n\nstruct mlx5_ifc_modify_macsec_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_macsec_offload_obj_bits macsec_object;\n};\n\nenum {\n\tMLX5_MODIFY_MACSEC_BITMASK_EPN_OVERLAP = BIT(0),\n\tMLX5_MODIFY_MACSEC_BITMASK_EPN_MSB = BIT(1),\n};\n\nstruct mlx5_ifc_query_macsec_obj_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n\tstruct mlx5_ifc_macsec_offload_obj_bits macsec_object;\n};\n\nstruct mlx5_ifc_wrapped_dek_bits {\n\tu8         gcm_iv[0x60];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         const0[0x1];\n\tu8         key_size[0x1];\n\tu8         reserved_at_82[0x2];\n\tu8         key2_invalid[0x1];\n\tu8         reserved_at_85[0x3];\n\tu8         pd[0x18];\n\n\tu8         key_purpose[0x5];\n\tu8         reserved_at_a5[0x13];\n\tu8         kek_id[0x8];\n\n\tu8         reserved_at_c0[0x40];\n\n\tu8         key1[0x8][0x20];\n\n\tu8         key2[0x8][0x20];\n\n\tu8         reserved_at_300[0x40];\n\n\tu8         const1[0x1];\n\tu8         reserved_at_341[0x1f];\n\n\tu8         reserved_at_360[0x20];\n\n\tu8         auth_tag[0x80];\n};\n\nstruct mlx5_ifc_encryption_key_obj_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         state[0x8];\n\tu8         sw_wrapped[0x1];\n\tu8         reserved_at_49[0xb];\n\tu8         key_size[0x4];\n\tu8         reserved_at_58[0x4];\n\tu8         key_purpose[0x4];\n\n\tu8         reserved_at_60[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_80[0x100];\n\n\tu8         opaque[0x40];\n\n\tu8         reserved_at_1c0[0x40];\n\n\tu8         key[8][0x80];\n\n\tu8         sw_wrapped_dek[8][0x80];\n\n\tu8         reserved_at_a00[0x600];\n};\n\nstruct mlx5_ifc_create_encryption_key_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_encryption_key_obj_bits encryption_key_object;\n};\n\nstruct mlx5_ifc_modify_encryption_key_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_encryption_key_obj_bits encryption_key_object;\n};\n\nenum {\n\tMLX5_FLOW_METER_MODE_BYTES_IP_LENGTH\t\t= 0x0,\n\tMLX5_FLOW_METER_MODE_BYTES_CALC_WITH_L2\t\t= 0x1,\n\tMLX5_FLOW_METER_MODE_BYTES_CALC_WITH_L2_IPG\t= 0x2,\n\tMLX5_FLOW_METER_MODE_NUM_PACKETS\t\t= 0x3,\n};\n\nstruct mlx5_ifc_flow_meter_parameters_bits {\n\tu8         valid[0x1];\n\tu8         bucket_overflow[0x1];\n\tu8         start_color[0x2];\n\tu8         both_buckets_on_green[0x1];\n\tu8         reserved_at_5[0x1];\n\tu8         meter_mode[0x2];\n\tu8         reserved_at_8[0x18];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         reserved_at_40[0x3];\n\tu8         cbs_exponent[0x5];\n\tu8         cbs_mantissa[0x8];\n\tu8         reserved_at_50[0x3];\n\tu8         cir_exponent[0x5];\n\tu8         cir_mantissa[0x8];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         reserved_at_80[0x3];\n\tu8         ebs_exponent[0x5];\n\tu8         ebs_mantissa[0x8];\n\tu8         reserved_at_90[0x3];\n\tu8         eir_exponent[0x5];\n\tu8         eir_mantissa[0x8];\n\n\tu8         reserved_at_a0[0x60];\n};\n\nstruct mlx5_ifc_flow_meter_aso_obj_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         reserved_at_80[0x8];\n\tu8         meter_aso_access_pd[0x18];\n\n\tu8         reserved_at_a0[0x160];\n\n\tstruct mlx5_ifc_flow_meter_parameters_bits flow_meter_parameters[2];\n};\n\nstruct mlx5_ifc_create_flow_meter_aso_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n\tstruct mlx5_ifc_flow_meter_aso_obj_bits flow_meter_aso_obj;\n};\n\nstruct mlx5_ifc_int_kek_obj_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         state[0x8];\n\tu8         auto_gen[0x1];\n\tu8         reserved_at_49[0xb];\n\tu8         key_size[0x4];\n\tu8         reserved_at_58[0x8];\n\n\tu8         reserved_at_60[0x8];\n\tu8         pd[0x18];\n\n\tu8         reserved_at_80[0x180];\n\tu8         key[8][0x80];\n\n\tu8         reserved_at_600[0x200];\n};\n\nstruct mlx5_ifc_create_int_kek_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_int_kek_obj_bits int_kek_object;\n};\n\nstruct mlx5_ifc_create_int_kek_obj_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n\tstruct mlx5_ifc_int_kek_obj_bits int_kek_object;\n};\n\nstruct mlx5_ifc_sampler_obj_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         table_type[0x8];\n\tu8         level[0x8];\n\tu8         reserved_at_50[0xf];\n\tu8         ignore_flow_level[0x1];\n\n\tu8         sample_ratio[0x20];\n\n\tu8         reserved_at_80[0x8];\n\tu8         sample_table_id[0x18];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         default_table_id[0x18];\n\n\tu8         sw_steering_icm_address_rx[0x40];\n\tu8         sw_steering_icm_address_tx[0x40];\n\n\tu8         reserved_at_140[0xa0];\n};\n\nstruct mlx5_ifc_create_sampler_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_sampler_obj_bits sampler_object;\n};\n\nstruct mlx5_ifc_query_sampler_obj_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n\tstruct mlx5_ifc_sampler_obj_bits sampler_object;\n};\n\nenum {\n\tMLX5_GENERAL_OBJECT_TYPE_ENCRYPTION_KEY_KEY_SIZE_128 = 0x0,\n\tMLX5_GENERAL_OBJECT_TYPE_ENCRYPTION_KEY_KEY_SIZE_256 = 0x1,\n};\n\nenum {\n\tMLX5_GENERAL_OBJECT_TYPE_ENCRYPTION_KEY_PURPOSE_TLS = 0x1,\n\tMLX5_GENERAL_OBJECT_TYPE_ENCRYPTION_KEY_PURPOSE_IPSEC = 0x2,\n\tMLX5_GENERAL_OBJECT_TYPE_ENCRYPTION_KEY_PURPOSE_MACSEC = 0x4,\n};\n\nstruct mlx5_ifc_tls_static_params_bits {\n\tu8         const_2[0x2];\n\tu8         tls_version[0x4];\n\tu8         const_1[0x2];\n\tu8         reserved_at_8[0x14];\n\tu8         encryption_standard[0x4];\n\n\tu8         reserved_at_20[0x20];\n\n\tu8         initial_record_number[0x40];\n\n\tu8         resync_tcp_sn[0x20];\n\n\tu8         gcm_iv[0x20];\n\n\tu8         implicit_iv[0x40];\n\n\tu8         reserved_at_100[0x8];\n\tu8         dek_index[0x18];\n\n\tu8         reserved_at_120[0xe0];\n};\n\nstruct mlx5_ifc_tls_progress_params_bits {\n\tu8         next_record_tcp_sn[0x20];\n\n\tu8         hw_resync_tcp_sn[0x20];\n\n\tu8         record_tracker_state[0x2];\n\tu8         auth_state[0x2];\n\tu8         reserved_at_44[0x4];\n\tu8         hw_offset_record_number[0x18];\n};\n\nenum {\n\tMLX5_MTT_PERM_READ\t= 1 << 0,\n\tMLX5_MTT_PERM_WRITE\t= 1 << 1,\n\tMLX5_MTT_PERM_RW\t= MLX5_MTT_PERM_READ | MLX5_MTT_PERM_WRITE,\n};\n\nenum {\n\tMLX5_SUSPEND_VHCA_IN_OP_MOD_SUSPEND_INITIATOR  = 0x0,\n\tMLX5_SUSPEND_VHCA_IN_OP_MOD_SUSPEND_RESPONDER  = 0x1,\n};\n\nstruct mlx5_ifc_suspend_vhca_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_suspend_vhca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nenum {\n\tMLX5_RESUME_VHCA_IN_OP_MOD_RESUME_RESPONDER  = 0x0,\n\tMLX5_RESUME_VHCA_IN_OP_MOD_RESUME_INITIATOR  = 0x1,\n};\n\nstruct mlx5_ifc_resume_vhca_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_resume_vhca_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_query_vhca_migration_state_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         incremental[0x1];\n\tu8         reserved_at_41[0xf];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_query_vhca_migration_state_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n\n\tu8         required_umem_size[0x20];\n\n\tu8         reserved_at_a0[0x160];\n};\n\nstruct mlx5_ifc_save_vhca_state_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         incremental[0x1];\n\tu8         set_track[0x1];\n\tu8         reserved_at_42[0xe];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         va[0x40];\n\n\tu8         mkey[0x20];\n\n\tu8         size[0x20];\n};\n\nstruct mlx5_ifc_save_vhca_state_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         actual_image_size[0x20];\n\n\tu8         reserved_at_60[0x20];\n};\n\nstruct mlx5_ifc_load_vhca_state_in_bits {\n\tu8         opcode[0x10];\n\tu8         uid[0x10];\n\n\tu8         reserved_at_20[0x10];\n\tu8         op_mod[0x10];\n\n\tu8         reserved_at_40[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         va[0x40];\n\n\tu8         mkey[0x20];\n\n\tu8         size[0x20];\n};\n\nstruct mlx5_ifc_load_vhca_state_out_bits {\n\tu8         status[0x8];\n\tu8         reserved_at_8[0x18];\n\n\tu8         syndrome[0x20];\n\n\tu8         reserved_at_40[0x40];\n};\n\nstruct mlx5_ifc_adv_virtualization_cap_bits {\n\tu8         reserved_at_0[0x3];\n\tu8         pg_track_log_max_num[0x5];\n\tu8         pg_track_max_num_range[0x8];\n\tu8         pg_track_log_min_addr_space[0x8];\n\tu8         pg_track_log_max_addr_space[0x8];\n\n\tu8         reserved_at_20[0x3];\n\tu8         pg_track_log_min_msg_size[0x5];\n\tu8         reserved_at_28[0x3];\n\tu8         pg_track_log_max_msg_size[0x5];\n\tu8         reserved_at_30[0x3];\n\tu8         pg_track_log_min_page_size[0x5];\n\tu8         reserved_at_38[0x3];\n\tu8         pg_track_log_max_page_size[0x5];\n\n\tu8         reserved_at_40[0x7c0];\n};\n\nstruct mlx5_ifc_page_track_report_entry_bits {\n\tu8         dirty_address_high[0x20];\n\n\tu8         dirty_address_low[0x20];\n};\n\nenum {\n\tMLX5_PAGE_TRACK_STATE_TRACKING,\n\tMLX5_PAGE_TRACK_STATE_REPORTING,\n\tMLX5_PAGE_TRACK_STATE_ERROR,\n};\n\nstruct mlx5_ifc_page_track_range_bits {\n\tu8         start_address[0x40];\n\n\tu8         length[0x40];\n};\n\nstruct mlx5_ifc_page_track_bits {\n\tu8         modify_field_select[0x40];\n\n\tu8         reserved_at_40[0x10];\n\tu8         vhca_id[0x10];\n\n\tu8         reserved_at_60[0x20];\n\n\tu8         state[0x4];\n\tu8         track_type[0x4];\n\tu8         log_addr_space_size[0x8];\n\tu8         reserved_at_90[0x3];\n\tu8         log_page_size[0x5];\n\tu8         reserved_at_98[0x3];\n\tu8         log_msg_size[0x5];\n\n\tu8         reserved_at_a0[0x8];\n\tu8         reporting_qpn[0x18];\n\n\tu8         reserved_at_c0[0x18];\n\tu8         num_ranges[0x8];\n\n\tu8         reserved_at_e0[0x20];\n\n\tu8         range_start_address[0x40];\n\n\tu8         length[0x40];\n\n\tstruct     mlx5_ifc_page_track_range_bits track_range[0];\n};\n\nstruct mlx5_ifc_create_page_track_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_page_track_bits obj_context;\n};\n\nstruct mlx5_ifc_modify_page_track_obj_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\tstruct mlx5_ifc_page_track_bits obj_context;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}