{
  "name": "write",
  "signal": [
    {"name": "clk", "wave": "p..|."  , "node": "....b" },

    {"name": "psel", "wave": "01.|0"},
    {"name": "penable", "wave": "0.1|0"},
    {"name": "paddr", "wave": "x=.|x", "data": ["addr"] },
    {"name": "pwrite", "wave": "x1.|x"},
    {"name": "pwdata", "wave": "x=.|x", "data": ["data"] },
    {"name": "pready", "wave": "0..10", "input": "True", "node": "...a."}
  ],
  "input": [
    {"name": "addr", "type": "logic [7:0]"},
    {"name": "data", "type": "logic [31:0]"}
  ],
  "edge": ["a->b pready==1"]
}
