// Generated by CIRCT firtool-1.62.0
module osmc_axi_read_burst_clip(	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
  input          clock,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
                 reset,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
  output         io_fifol1_arrio_ren,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input  [53:0]  io_fifol1_arrio_rdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_fifol1_arrio_empty,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_fifol2_arwio_wen,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output [45:0]  io_fifol2_arwio_wdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_fifol2_arwio_full,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_fifol1_rwio_wen,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output [256:0] io_fifol1_rwio_wdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_fifol1_rwio_full,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input  [9:0]   io_token_inio_artoken,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_token_countio_token_aren,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
                 io_cmd_fifo_wio_wen,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output [10:0]  io_cmd_fifo_wio_wdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_cmd_fifo_wio_full,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_cmd_fifo_rio_ren,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input  [10:0]  io_cmd_fifo_rio_rdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_cmd_fifo_rio_empty,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_token_fifo_wio_wen,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output [9:0]   io_token_fifo_wio_wdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_token_fifo_wio_full,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input  [511:0] io_rrob_io_rdata,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  input          io_rrob_io_rvalid,	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
  output         io_rrob_io_rready	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
);

  wire              data_decond;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:191:53
  wire              io_rrob_io_rready_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:190:50
  wire              io_fifol1_arrio_ren_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:123:145
  reg  [7:0]        arlen;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22
  reg  [2:0]        arsize;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:89:22
  reg  [35:0]       burst_addr_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_3;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_4;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_5;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_6;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_7;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_8;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_9;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_10;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_11;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_12;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_13;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_14;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [35:0]       burst_addr_15;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30
  reg  [7:0]        ui_cmd_counter;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:111:29
  reg               ui_cmd_counter_en;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32
  wire              cmd_counter_add_cond = ui_cmd_counter_en | io_fifol1_arrio_ren_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32, :115:50, :123:145
  wire [7:0]        _io_token_countio_token_aren_T_1 = ui_cmd_counter % 8'h2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:111:29, :120:74
  assign io_fifol1_arrio_ren_0 =
    ui_cmd_counter == 8'h0 & ~io_fifol2_arwio_full & ~io_fifol1_arrio_empty
    & ~ui_cmd_counter_en & ~io_cmd_fifo_wio_full & ~io_token_fifo_wio_full;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22, :111:29, :113:32, :120:{33,119}, :123:{41,76,101,123,145}
  wire [7:0]        _io_fifol2_arwio_wen_T_3 = (ui_cmd_counter + 8'h1) % 8'h2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:96:23, :111:29, :120:74, :126:{69,74}
  wire              io_fifol2_arwio_wen_0 =
    ~io_fifol2_arwio_full & _io_fifol2_arwio_wen_T_3[1:0] == 2'h0 & ui_cmd_counter_en
    & ~io_token_fifo_wio_full;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:87:22, :113:32, :120:{33,119}, :126:{74,87,116}
  wire [7:0]        _io_fifol2_arwio_wdata_T = ui_cmd_counter / 8'h2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:111:29, :120:74, :128:77
  wire [15:0][35:0] _GEN =
    {{burst_addr_15},
     {burst_addr_14},
     {burst_addr_13},
     {burst_addr_12},
     {burst_addr_11},
     {burst_addr_10},
     {burst_addr_9},
     {burst_addr_8},
     {burst_addr_7},
     {burst_addr_6},
     {burst_addr_5},
     {burst_addr_4},
     {burst_addr_3},
     {burst_addr_2},
     {burst_addr_1},
     {burst_addr_0}};	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :128:29
  reg               delay1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:131:26
  reg               delay2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:132:26
  reg  [255:0]      data_reg_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:28
  reg  [255:0]      data_reg_1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:28
  reg  [8:0]        burst_counter;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:146:32
  reg  [1:0]        data_counter;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:153:36
  wire              _data_last_T = burst_counter == 9'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:146:32, :160:46
  wire              io_cmd_fifo_rio_ren_0 = _data_last_T & ~io_cmd_fifo_rio_empty;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:160:{46,55,57}
  wire              _io_fifol1_rwio_wen_T_2 = io_rrob_io_rready_0 & io_rrob_io_rvalid;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:185:43, :190:50
  wire              data_last = data_decond & _data_last_T;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:160:46, :187:41, :191:53
  assign io_rrob_io_rready_0 = ~io_fifol1_rwio_full & data_counter == 2'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:87:22, :153:36, :190:{29,50,68}
  assign data_decond = ~io_fifol1_rwio_full & ((|data_counter) | _io_fifol1_rwio_wen_T_2);	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:153:36, :185:43, :190:29, :191:{53,73,81}
  wire [15:0]       _UiCmdNum_T = {arlen + 8'h1, 8'h0} - 16'h1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22, :96:23, :97:37
  always @(posedge clock) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
    if (reset) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
      arlen <= 8'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22
      arsize <= 3'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:89:22
      burst_addr_0 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_1 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_2 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_3 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_4 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_5 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_6 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_7 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_8 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_9 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_10 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_11 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_12 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_13 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_14 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      burst_addr_15 <= 36'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:86:22, :92:30
      ui_cmd_counter <= 8'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22, :111:29
      ui_cmd_counter_en <= 1'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:97:19, :113:32
      data_reg_0 <= 256'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:{28,53}
      data_reg_1 <= 256'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:{28,53}
      burst_counter <= 9'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:146:32
      data_counter <= 2'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:87:22, :153:36
    end
    else begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
      if (io_fifol1_arrio_ren_0) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:123:145
        arlen <= io_fifol1_arrio_rdata[14:7];	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22, :102:58
        arsize <= io_fifol1_arrio_rdata[6:4];	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:89:22, :103:58
        burst_addr_0 <= io_fifol1_arrio_rdata[52:17];	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58
        burst_addr_1 <= io_fifol1_arrio_rdata[52:17] + 36'h40;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_2 <= io_fifol1_arrio_rdata[52:17] + 36'h80;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_3 <= io_fifol1_arrio_rdata[52:17] + 36'hC0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_4 <= io_fifol1_arrio_rdata[52:17] + 36'h100;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_5 <= io_fifol1_arrio_rdata[52:17] + 36'h140;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_6 <= io_fifol1_arrio_rdata[52:17] + 36'h180;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_7 <= io_fifol1_arrio_rdata[52:17] + 36'h1C0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_8 <= io_fifol1_arrio_rdata[52:17] + 36'h200;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_9 <= io_fifol1_arrio_rdata[52:17] + 36'h240;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_10 <= io_fifol1_arrio_rdata[52:17] + 36'h280;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_11 <= io_fifol1_arrio_rdata[52:17] + 36'h2C0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_12 <= io_fifol1_arrio_rdata[52:17] + 36'h300;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_13 <= io_fifol1_arrio_rdata[52:17] + 36'h340;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_14 <= io_fifol1_arrio_rdata[52:17] + 36'h380;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
        burst_addr_15 <= io_fifol1_arrio_rdata[52:17] + 36'h3C0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:92:30, :100:58, :109:173
      end
      if ({2'h0, ui_cmd_counter} == {1'h0, {1'h0, _UiCmdNum_T[15:9]} + 8'h1, 1'h0} - 10'h1
          & cmd_counter_add_cond)	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:87:22, :96:23, :97:{19,37,44,66}, :111:29, :115:50, :117:{48,72,79}
        ui_cmd_counter <= 8'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:88:22, :111:29
      else	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:117:79
        ui_cmd_counter <= ui_cmd_counter + {7'h0, cmd_counter_add_cond};	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:111:29, :115:50, :118:78
      if (ui_cmd_counter_en)	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32
        ui_cmd_counter_en <= ~io_fifol2_arwio_wen_0 & ui_cmd_counter_en;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32, :114:47, :126:116
      else	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32
        ui_cmd_counter_en <= io_fifol1_arrio_ren_0 | ui_cmd_counter_en;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:113:32, :114:98, :123:145
      if (io_rrob_io_rvalid) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:52:12
        data_reg_0 <= io_rrob_io_rdata[255:0];	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:28, :163:45
        data_reg_1 <= io_rrob_io_rdata[511:256];	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:141:28, :163:45
        data_counter <= 2'h1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:153:36, :180:42
      end
      else if (data_decond) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:191:53
        if (data_last)	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:187:41
          data_counter <= 2'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:87:22, :153:36
        else	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:187:41
          data_counter <= data_counter - 2'h1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:153:36, :178:71
      end
      if (io_cmd_fifo_rio_ren_0)	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:160:55
        burst_counter <= {1'h0, io_cmd_fifo_rio_rdata[10:3]};	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:97:19, :146:32, :166:{24,51}
      else if (data_decond) begin	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:191:53
        if (_data_last_T)	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:160:46
          burst_counter <= 9'h0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:146:32
        else	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:160:46
          burst_counter <= burst_counter - 9'h1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:146:32, :170:93
      end
    end
    delay1 <= io_fifol1_arrio_ren_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:123:145, :131:26
    delay2 <= delay1;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:131:26, :132:26
  end // always @(posedge)
  assign io_fifol1_arrio_ren = io_fifol1_arrio_ren_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :123:145
  assign io_fifol2_arwio_wen = io_fifol2_arwio_wen_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :126:116
  assign io_fifol2_arwio_wdata =
    {io_token_inio_artoken, _GEN[_io_fifol2_arwio_wdata_T[3:0]]};	// <stdin>:1431:39, src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :128:{29,77}
  assign io_fifol1_rwio_wen = data_decond;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :191:53
  assign io_fifol1_rwio_wdata =
    {data_last,
     _io_fifol1_rwio_wen_T_2
       ? io_rrob_io_rdata[255:0]
       : data_counter[0] ? data_reg_1 : data_reg_0};	// <stdin>:1508:26, src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :141:28, :153:36, :163:45, :185:{24,43}, :187:41, :192:32
  assign io_token_countio_token_aren =
    ~io_fifol2_arwio_full & _io_token_countio_token_aren_T_1[1:0] == 2'h0
    & cmd_counter_add_cond & ~io_token_fifo_wio_full;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :87:22, :115:50, :120:{33,74,87,117,119}
  assign io_cmd_fifo_wio_wen = delay2;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :132:26
  assign io_cmd_fifo_wio_wdata = {arlen, arsize};	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :88:22, :89:22, :134:36
  assign io_cmd_fifo_rio_ren = io_cmd_fifo_rio_ren_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :160:55
  assign io_token_fifo_wio_wen = io_fifol2_arwio_wen_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :126:116
  assign io_token_fifo_wio_wdata = io_token_inio_artoken;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7
  assign io_rrob_io_rready = io_rrob_io_rready_0;	// src/main/scala/AXI2UI/osmc_axi_read_burst_clip.scala:11:7, :190:50
endmodule

