# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_4.gen/sources_1/bd/zynq7000_preset/ipshared/ec67/hdl" --include "../../../../project_4.gen/sources_1/bd/zynq7000_preset/ipshared/ee60/hdl" --include "D:/programas/vivado/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_processing_system7_0_0/sim/zynq7000_preset_processing_system7_0_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_xbar_0/sim/zynq7000_preset_xbar_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_axi_bram_ctrl_0_bram_0/sim/zynq7000_preset_axi_bram_ctrl_0_bram_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/sim/zynq7000_preset.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_lmb_bram_0/sim/zynq7000_preset_lmb_bram_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_microblaze_0_xlconcat_0/sim/zynq7000_preset_microblaze_0_xlconcat_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_5/sim/zynq7000_preset_auto_pc_5.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_6/sim/zynq7000_preset_auto_pc_6.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_0/sim/zynq7000_preset_auto_pc_0.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_1/sim/zynq7000_preset_auto_pc_1.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_2/sim/zynq7000_preset_auto_pc_2.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_3/sim/zynq7000_preset_auto_pc_3.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_auto_pc_4/sim/zynq7000_preset_auto_pc_4.v" \
"../../../../project_4.ip_user_files/bd/zynq7000_preset/ip/zynq7000_preset_s00_mmu_0/sim/zynq7000_preset_s00_mmu_0.v" \
"../../../../project_4.srcs/sources_1/imports/hdl/zynq7000_preset_wrapper.v" \
"../../../../project_4.srcs/sim_1/imports/zynq7000_preset/zynq_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
