// Seed: 1708854009
module module_0 (
    input wand id_0,
    input wor  id_1
);
  assign id_3 = 1;
  supply0 id_4 = 1'h0;
  tri0 id_5 = id_1;
  assign module_1.id_0 = 0;
  assign id_4 = id_0;
  assign id_3 = id_5;
  id_6(
      .id_0(1'd0), .id_1(1), .id_2(1'h0)
  );
  assign #1 id_4 = id_4;
  assign id_4 = 1;
  assign id_5 = id_4 ? 1 : 1;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output logic id_10,
    input tri id_11,
    output tri0 id_12,
    input wor id_13,
    input tri id_14
);
  wire id_16;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  wire id_19;
  initial begin : LABEL_0
    id_10 <= (id_1);
  end
  xnor primCall (id_12, id_14, id_0, id_1, id_4, id_13, id_18, id_5, id_7, id_3);
endmodule
