

================================================================
== Vivado HLS Report for 'voicerec_classifySound'
================================================================
* Date:           Fri Dec 11 15:33:54 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        voicerec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  249327|  249327|  249327|  249327|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1890|  1890|        30|          -|          -|    63|    no    |
        | + Loop 1.1  |    28|    28|         2|          -|          -|    14|    no    |
        |- Loop 2     |    16|    16|         4|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: flatInput [1/1] 0.00ns
:0  %flatInput = alloca [882 x float], align 16

ST_1: stg_11 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 1.94ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i6 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.94ns
.loopexit:1  %exitcond1 = icmp eq i6 %i, -1

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

ST_2: i_1 [1/1] 1.72ns
.loopexit:3  %i_1 = add i6 %i, 1

ST_2: stg_16 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: p_shl [1/1] 0.00ns
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i, i4 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

ST_2: p_shl2 [1/1] 0.00ns
.preheader.preheader:2  %p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i, i1 false)

ST_2: p_shl2_cast [1/1] 0.00ns
.preheader.preheader:3  %p_shl2_cast = zext i7 %p_shl2 to i11

ST_2: tmp_8 [1/1] 1.84ns
.preheader.preheader:4  %tmp_8 = sub i11 %p_shl_cast, %p_shl2_cast

ST_2: result_addr1_cast [1/1] 0.00ns
.preheader.preheader:5  %result_addr1_cast = sext i11 %tmp_8 to i12

ST_2: stg_23 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader

ST_2: stg_24 [2/2] 0.00ns
:0  call fastcc void @voicerec_feedForward([882 x float]* %flatInput)


 <State 3>: 4.55ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast3 [1/1] 0.00ns
.preheader:1  %j_cast3 = zext i4 %j to i11

ST_3: exitcond [1/1] 1.88ns
.preheader:2  %exitcond = icmp eq i4 %j, -2

ST_3: empty_7 [1/1] 0.00ns
.preheader:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

ST_3: j_1 [1/1] 0.80ns
.preheader:4  %j_1 = add i4 %j, 1

ST_3: stg_30 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_9_trn_cast [1/1] 0.00ns
:0  %tmp_9_trn_cast = zext i4 %j to i12

ST_3: result_addr2 [1/1] 1.84ns
:1  %result_addr2 = add i12 %tmp_9_trn_cast, %result_addr1_cast

ST_3: result_addr2_cast [1/1] 0.00ns
:2  %result_addr2_cast = sext i12 %result_addr2 to i32

ST_3: tmp_11 [1/1] 0.00ns
:3  %tmp_11 = zext i32 %result_addr2_cast to i64

ST_3: result_addr [1/1] 0.00ns
:4  %result_addr = getelementptr [882 x float]* @result, i64 0, i64 %tmp_11

ST_3: result_load [2/2] 2.71ns
:5  %result_load = load float* %result_addr, align 4

ST_3: tmp_1 [1/1] 1.84ns
:6  %tmp_1 = add i11 %tmp_8, %j_cast3


 <State 4>: 5.42ns
ST_4: result_load [1/2] 2.71ns
:5  %result_load = load float* %result_addr, align 4

ST_4: tmp_1_cast [1/1] 0.00ns
:7  %tmp_1_cast = sext i11 %tmp_1 to i32

ST_4: tmp_2 [1/1] 0.00ns
:8  %tmp_2 = zext i32 %tmp_1_cast to i64

ST_4: flatInput_addr [1/1] 0.00ns
:9  %flatInput_addr = getelementptr inbounds [882 x float]* %flatInput, i64 0, i64 %tmp_2

ST_4: stg_42 [1/1] 2.71ns
:10  store float %result_load, float* %flatInput_addr, align 4

ST_4: stg_43 [1/1] 0.00ns
:11  br label %.preheader


 <State 5>: 1.57ns
ST_5: stg_44 [1/2] 0.00ns
:0  call fastcc void @voicerec_feedForward([882 x float]* %flatInput)

ST_5: stg_45 [1/1] 1.57ns
:1  br label %3


 <State 6>: 2.39ns
ST_6: guess [1/1] 0.00ns
:0  %guess = phi i3 [ 0, %2 ], [ %j_2, %._crit_edge.i ]

ST_6: guess_i [1/1] 0.00ns
:1  %guess_i = phi i32 [ undef, %2 ], [ %guess_1, %._crit_edge.i ]

ST_6: second_max [1/1] 0.00ns
:2  %second_max = phi float [ 0.000000e+00, %2 ], [ %max_1, %._crit_edge.i ]

ST_6: guess_cast1 [1/1] 0.00ns
:3  %guess_cast1 = zext i3 %guess to i32

ST_6: exitcond_i [1/1] 1.62ns
:4  %exitcond_i = icmp eq i3 %guess, -4

ST_6: empty_8 [1/1] 0.00ns
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_6: j_2 [1/1] 0.80ns
:6  %j_2 = add i3 %guess, 1

ST_6: stg_53 [1/1] 0.00ns
:7  br i1 %exitcond_i, label %guessClassification.exit, label %._crit_edge.i

ST_6: tmp_i [1/1] 0.00ns
._crit_edge.i:0  %tmp_i = zext i3 %guess to i64

ST_6: output_addr [1/1] 0.00ns
._crit_edge.i:1  %output_addr = getelementptr inbounds [4 x float]* @output_r, i64 0, i64 %tmp_i

ST_6: max [2/2] 2.39ns
._crit_edge.i:2  %max = load float* %output_addr, align 4

ST_6: stg_57 [1/1] 0.00ns
guessClassification.exit:0  ret i32 %guess_i


 <State 7>: 2.39ns
ST_7: max [1/2] 2.39ns
._crit_edge.i:2  %max = load float* %output_addr, align 4


 <State 8>: 6.79ns
ST_8: tmp_9 [1/1] 6.79ns
._crit_edge.i:16  %tmp_9 = fcmp ogt float %max, %second_max


 <State 9>: 7.87ns
ST_9: max_to_int [1/1] 0.00ns
._crit_edge.i:3  %max_to_int = bitcast float %max to i32

ST_9: tmp [1/1] 0.00ns
._crit_edge.i:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_to_int, i32 23, i32 30)

ST_9: tmp_3 [1/1] 0.00ns
._crit_edge.i:5  %tmp_3 = trunc i32 %max_to_int to i23

ST_9: second_max_to_int [1/1] 0.00ns
._crit_edge.i:6  %second_max_to_int = bitcast float %second_max to i32

ST_9: tmp_4 [1/1] 0.00ns
._crit_edge.i:7  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %second_max_to_int, i32 23, i32 30)

ST_9: tmp_5 [1/1] 0.00ns
._crit_edge.i:8  %tmp_5 = trunc i32 %second_max_to_int to i23

ST_9: notlhs [1/1] 2.00ns
._crit_edge.i:9  %notlhs = icmp ne i8 %tmp, -1

ST_9: notrhs [1/1] 2.39ns
._crit_edge.i:10  %notrhs = icmp eq i23 %tmp_3, 0

ST_9: tmp_6 [1/1] 1.37ns
._crit_edge.i:11  %tmp_6 = or i1 %notrhs, %notlhs

ST_9: notlhs6 [1/1] 2.00ns
._crit_edge.i:12  %notlhs6 = icmp ne i8 %tmp_4, -1

ST_9: notrhs7 [1/1] 2.39ns
._crit_edge.i:13  %notrhs7 = icmp eq i23 %tmp_5, 0

ST_9: tmp_7 [1/1] 1.37ns
._crit_edge.i:14  %tmp_7 = or i1 %notrhs7, %notlhs6

ST_9: tmp_s [1/1] 1.37ns
._crit_edge.i:15  %tmp_s = and i1 %tmp_6, %tmp_7

ST_9: tmp_10 [1/1] 1.37ns
._crit_edge.i:17  %tmp_10 = and i1 %tmp_s, %tmp_9

ST_9: guess_1 [1/1] 1.37ns
._crit_edge.i:18  %guess_1 = select i1 %tmp_10, i32 %guess_cast1, i32 %guess_i

ST_9: max_1 [1/1] 1.37ns
._crit_edge.i:19  %max_1 = select i1 %tmp_10, float %max, float %second_max

ST_9: stg_76 [1/1] 0.00ns
._crit_edge.i:20  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
