// Seed: 773939044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign {id_4, 1'b0, 1} = {1{1}};
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    inout tri1 id_6,
    input wor id_7
);
  genvar id_9;
  xor (id_2, id_7, id_4, id_5, id_6);
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
