xpm_cdc.sv,systemverilog,xil_defaultlib,D:/learn/vivado1/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/learn/vivado1/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/learn/vivado1/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Wave_Ram.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v,
Clk_Division.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Clk_Division.v,
Freq_Cal.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v,
Driver_ADC.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v,
Driver_ADC_0.v,verilog,xil_defaultlib,../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
