#SPF : $SPF_ROOT/bin/spf --tapSpecFile $TAPSPFSPEC --testSeqFile bscan_extest_input_all1.spf --itppFile bscan_extest_input_all1.itpp

label "Start_BSCAN_VIX_ALL1";
cycle 10;

label "Start_Releasing_pins";
cycle 10;
pass itpp "rem: release_signal pcd_tb.pcd.xxboothalt_b;" ;
pass itpp "rem: release_signal pcd_tb.pcd.xxgpp_d_13_hda_sdi_0_i2s0_rxd_hdacpu_sdi;" ;

focus_tap CLTAP;
set TAPCR->RST_AND_ISOLATION_EN = 'h1; #bit[30]
set TAPCR->CNVI_FUNC_BSCAN_EN = 'h1; #bit[22]
set TAPCR->TCSS_FUNC_BSCAN_EN = 'h1; #bit[9]
set BSCANBYPASS->DFX_PARXDCI_CPU_TDO_REPEATER = 'h1;
set CLTCR3 = 33'h1FF9FFFFF; #BYPASS DDRIO and LEGCIO
flush;

cycle 100;

pass itpp "label: LONG_CHAIN: START_SAMPLEPRE;";
pass itpp "scani: 000000000001;";
pass itpp "to_state: Run-Test/Idle ;";
label "DRSHIFT_657";
pass itpp "scand: 010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010110000000000000000000000000000000001110110101110110110110101000000011001001001000111100100101111001001011110010010111100100101100000010001000100010001000100010001000100001101101011101101101101011101101101101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000, XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;";
pass itpp "to_state: Run-Test/Idle ;";
cycle 10;

label "Force_signals";
cycle 10;

comment rem "force_signal pcd_tb.pcd.xxjtag_mbpb0 1;";
comment rem "force_signal pcd_tb.pcd.xxjtag_mbpb1 1;";
comment rem "force_signal pcd_tb.pcd.xxjtag_mbpb2 1;";
comment rem "force_signal pcd_tb.pcd.xxjtag_mbpb3 1;";
comment rem "force_signal pcd_tb.pcd.xxprdy_b 1;";
comment rem "force_signal pcd_tb.pcd.xxpreq_b 1;";
comment rem "force_signal pcd_tb.pcd.xxddsp_hpdalv 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_3_mic_mute 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_4_i2c2_sda_cnv_mfuart2_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_5_i2c2_scl_cnv_mfuart2_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_6_i2c3_sda_uart1_rxd_a_ish_uart1_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_7_i2c3_scl_uart1_txd_a_ish_uart1_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_8_uart0_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_9_uart0_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_10_uart0_rts_b_a_i3c1_sda_a_ish_gp_10 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_11_uart0_cts_b_a_i3c1_scl_a_ish_gp_11 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_12 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_13_cpu_c10_gate_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_14_ish_uart1_rxd_a_uart1_rxd_ish_i2c1_sda_ish_i3c1_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_15_ish_uart1_txd_a_uart1_txd_ish_i2c1_scl_ish_i3c1_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_16_tbt_lsx2_oe_pcie_lnk_down 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_17_mic_mute_led 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_18 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_19_i2c0_sda_i3c0_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_20_i2c0_scl_i3c0_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_21_i2c1_sda_i3c1_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_22_i2c1_scl_i3c1_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_23_espi_cs4_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_h_24_espi_alert4_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_0_espi_io_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_1_espi_io_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_2_espi_io_2_pripwrdnack 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_3_espi_io_3_priack_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_4_espi_cs0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_5_espi_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_6_espi_reset_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_7 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_8_osse_smlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_9_osse_smldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_10_osse_smlalert_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_11 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_12 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_13_espi_cs1_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_14_adr_complete 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_15_dnx_force_reload 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_16_espi_cs2_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_a_17_espi_cs3_b 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_io_2 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_io_3 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_mosi_io_0 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_miso_io_1 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_tpm_cs_b 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_flash_0_cs_b 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_flash_1_cs_b 1;";
comment rem "force_signal pcd_tb.pcd.xxspi0_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_0_usbc_smlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_1_usbc_smldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_2_ish_i2c0_sda_ish_i3c0_sda_a_i2c2_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_3_ish_i2c0_scl_ish_i3c0_scl_a_i2c2_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_4_bk_0_sbk_0_ish_gp_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_5_bk_1_sbk_1_ish_gp_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_6_bk_2_sbk_2_ish_gp_2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_7_bk_3_sbk_3_ish_gp_3 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_8_bk_4_sbk_4_ish_gp_4 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_9_ddsp_hpd1_disp_misc1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_10_ddsp_hpd2_disp_misc2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_11_usb2_oc1_b_ddsp_hpd3_disp_misc3 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_12_slp_s0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_13_pltrst_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_14_usb2_oc2_b_ddsp_hpd4_disp_misc4 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_15_usb2_oc3_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_16_tbt_lsx1_oe 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_17_tbt_lsx0_oe_l_vdden2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_18_ish_i2c2_sda_a_i2c4_sda_cnv_mfuart0_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_19_ish_i2c2_scl_a_i2c4_scl_cnv_mfuart0_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_20_a_i2c5_sda_cnv_mfuart0_rts_b_ish_gp_8 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_21_a_i2c5_scl_cnv_mfuart0_cts_b_ish_gp_9 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_22_time_sync_0_ish_gp_5 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_23_time_sync_1_ish_gp_6 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_24_espi_alert0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_b_25_espi_alert1_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_0_imgclkout_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_1_a_i2c3_sda_l_bklten2_a_ish_i2c2_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_2_a_i2c3_scl_l_bkltctl2_a_ish_i2c2_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_3_cpu_gp_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_4_imgclkout_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_5_ish_uart0_rxd_ish_spi_cs_b_sml0bdata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_6_ish_uart0_txd_ish_spi_clk_sml0bclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_7_ish_uart0_rts_b_ish_spi_miso 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_8_ish_uart0_cts_b_ish_spi_mosi_sml0balert_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_9_i2s_mclk1_out 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_10_hda_bclk_i2s0_sclk_hdacpu_bclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_11_hda_sync_i2s0_sfrm 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_12_hda_sdo_i2s0_txd_hdacpu_sdo 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_13_hda_sdi_0_i2s0_rxd_hdacpu_sdi 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_14_tbt_lsx3_oe 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_15 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_16_hda_rst_b_dmic_clk_a_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_17_hda_sdi_1_dmic_data_1 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_18_srcclkreq6_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_19_tbt_lsx0_oe 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_20_srcclkreq7_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_21_ufs_refclk_srcclkreq8_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_22_bpki3c_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_23_bpki3c_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_24_espi_alert2_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_d_25_espi_alert3_b 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_1 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_1 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_2 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_2 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_3 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_3 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_4 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_4 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_5 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_5 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_6 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_6 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_7 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_7 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2p_8 1;";
comment rem "force_signal pcd_tb.pcd.xxusb2n_8 1;";
comment rem "force_signal pcd_tb.pcd.xxusb32_1_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxusb32_1_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxusb32_2_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxusb32_2_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a1_lan_0_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a1_lan_0_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a2_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a2_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a3_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a3_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a4_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_a4_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxmlk_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxmlk_data 1;";
#comment rem "force_signal pcd_tb.pcd.mlk_rstb_unused 1;";
comment rem "force_signal pcd_tb.pcd.xxufs_00_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxufs_00_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxufs_01_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxufs_01_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b1_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b1_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b2_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b2_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b3_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b3_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b4_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_b4_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c1_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c1_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c2_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c2_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c3_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c3_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c4_rxp 1;";
comment rem "force_signal pcd_tb.pcd.xxpcie_c4_rxn 0;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_0_sndw3_clk_i2s1_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_1_sndw3_data0_i2s1_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_2_sndw3_data1_sndw0_clk_dmic_clk_a_0_i2s1_sclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_3_sndw3_data2_sndw2_data1_sndw0_data0_dmic_data_0_i2s1_sfrm 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_4_sndw2_clk_dmic_clk_a_0_i2s2_sclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_5_sndw2_data0_dmic_data_0_i2s2_sfrm 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_6_sndw2_data1_sndw1_clk_dmic_clk_a_1_i2s2_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_s_7_sndw3_data3_sndw2_data2_sndw1_data0_dmic_data_1_i2s2_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxintruder_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_0_cnv_bri_dt_uart2_rts_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_1_cnv_bri_rsp_uart2_rxd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_2_cnv_rgi_dt_uart2_txd 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_3_cnv_rgi_rsp_uart2_cts_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_4_cnv_rf_reset_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_5_crf_clkreq 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_6_cnv_pa_blanking 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_7_fusa_diagtest_en_imgclkout_2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_8_fusa_diagtest_mode 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_9_sx_exit_holdoff_b_ish_gp_11_ieh_fatal_err2_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_10_a_ish_gp_6 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_11_thc1_spi2_clk_a_ish_spi_clk_gspi1_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_12_thc_i2c1_scl_i3c2_scl_thc1_spi2_io_0_a_ish_spi_miso_gspi1_mosi_i2c5_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_13_thc_i2c1_sda_i3c2_sda_thc1_spi2_io_1_a_ish_spi_mosi_gspi1_miso_i2c5_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_14_thc1_spi2_io_2_a_gspi0_mosi 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_15_thc1_spi2_io_3_a_gspi0_miso 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_16_thc1_spi2_rst_b_a_gspi0_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_17_thc1_spi2_cs_b_a_ish_spi_cs_b_gspi1_cs0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_18_thc1_spi2_int_b_a_gspi0_cs0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_19 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_20 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_21 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_22_thc1_spi2_dsync_ieh_corr_err0_b_a_ish_gp_8 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_f_23_ieh_nonfatal_err1_b_a_ish_gp_9 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_1_cpu_gp_2_slp_dram_b_a_ish_gp_5 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_2_cpu_gp_3_vralert_b_ish_gp_10 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_3_cpu_gp_0 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_4 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_5_ish_gp_7 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_6 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_7_ddpa_ctrlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_8_ddpa_ctrldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_9_usb2_oc0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_10 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_11_thc0_spi1_clk_gspi0_clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_12_thc_i2c0_scl_thc0_spi1_io_0_gspi0_mosi_i2c4_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_13_thc_i2c0_sda_thc0_spi1_io_1_gspi0_miso_i2c4_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_14_thc0_spi1_io_2 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_15_thc0_spi1_io_3 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_16_thc0_spi1_rst_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_17_thc0_spi1_cs_b_gspi0_cs0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_18_thc0_spi1_int_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_19_pmc_i2c_sda 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_20_pmc_i2c_scl 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_21_pmcalert_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_e_22_thc0_spi1_dsync 1;";
comment rem "force_signal pcd_tb.pcd.xxboothalt_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_0_batlow_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_1_ac_present 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_2_soc_wake_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_3_pwrbtn_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_4_slp_s3_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_5_slp_s4_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_6_slp_a_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_7_susclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_8_slp_wlan_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_9_slp_s5_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_10_lanphypc 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_11_slp_lan_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_12_wake_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_13_caterr_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_14_forcepr_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_15_thermtrip_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_16_vccst_en 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_v_17 1;";
comment rem "force_signal pcd_tb.pcd.xxsys_reset_b 1;";
comment rem "force_signal pcd_tb.pcd.xxl_bklten 1;";
comment rem "force_signal pcd_tb.pcd.xxl_bkltctl 1;";
comment rem "force_signal pcd_tb.pcd.xxl_vdden 1;";
comment rem "force_signal pcd_tb.pcd.xxmlk_rst_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_0_smbclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_1_smbdata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_2_smbalert_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_3_sml0clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_4_sml0data 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_5_sml0alert_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_6_sml1clk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_7_sml1data 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_8_sml1alert_b_pchhot_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_9_srcclkreq0_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_10_srcclkreq1_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_11_srcclkreq2_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_12_srcclkreq3_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_13_srcclkreq4_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_14_srcclkreq5_b 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_15 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_16_tbt_lsx0_a_ddp1_ctrlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_17_tbt_lsx0_b_ddp1_ctrldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_18_tbt_lsx1_a_ddp2_ctrlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_19_tbt_lsx1_b_ddp2_ctrldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_20_tbt_lsx2_a_ddp3_ctrlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_21_tbt_lsx2_b_ddp3_ctrldata 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_22_tbt_lsx3_a_ddp4_ctrlclk 1;";
comment rem "force_signal pcd_tb.pcd.xxgpp_c_23_tbt_lsx3_b_ddp4_ctrldata 1;";


pass itpp "label: LONG_CHAIN: START_EXTEST;";
pass itpp "scani: 000000001001;";
pass itpp "to_state: Run-Test/Idle ;";
label "DRSHIFT_657";
pass itpp "scand: 010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010110000000000000000000000000000000001110110101110110110110101000000011001001001000111100100101111001001011110010010111100100101100000010001000100010001000100010001000100001101101011101101101101011101101101101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101000, XXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXXXHLXHLXXXXHLXHLXHLXHLXXHXHXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXHLXHLXXXXHLXHLXHLXHLXXXXHLXHLXHLXHLXXHXHXHXHXHXHXHXHXXXHXXXXXXXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXHXXXX ;";
pass itpp "to_state: Run-Test/Idle ;";
cycle 10;

label "End_Test";
cycle 20;


