$date
	Tue Nov 16 13:43:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec4_16_tb $end
$var wire 16 ! o [15:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 & a0 $end
$var wire 1 # b $end
$var wire 1 ' b0 $end
$var wire 1 $ c $end
$var wire 1 ( c0 $end
$var wire 1 % d $end
$var wire 1 ) d0 $end
$var wire 16 * o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
1)
1(
1'
1&
0%
0$
0#
0"
b1 !
$end
#10
b0 !
b0 *
0)
1%
#20
b10 !
b10 *
1)
0(
0%
1$
#30
0)
b1111111100000000 !
b1111111100000000 *
1%
#40
1)
1(
b100 !
b100 *
0'
0%
0$
1#
#50
b0 !
b0 *
0)
1%
#60
b1000 !
b1000 *
1)
0(
0%
1$
#70
b0 !
b0 *
0)
1%
#80
b10000 !
b10000 *
1)
1(
1'
0&
0%
0$
0#
1"
#90
b0 !
b0 *
0)
1%
#100
b100000 !
b100000 *
1)
0(
0%
1$
#110
b0 !
b0 *
0)
1%
#120
b1000000 !
b1000000 *
1)
1(
0'
0%
0$
1#
#130
b0 !
b0 *
0)
1%
#140
b10000000 !
b10000000 *
1)
0(
0%
1$
#150
b0 !
b0 *
0)
1%
#160
