verilog work "state_machine.v"
verilog work "signal_generation_unit.v"
verilog work "reg_file_interface_unit.v"
verilog work "decode_unit.v"
verilog work "bus_interface_unit.v"
verilog work "sram.v"
verilog work "rom.v"
verilog work "register_file.v"
verilog work "control_unit.v"
verilog work "alu.v"
verilog work "cpu.v"
verilog work "unitTest.v"
verilog work "unitTestCpu.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
