Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 14 11:10:37 2018
| Host         : lin12-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_drc
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U1/FSM_sequential_nextState_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin U1/FSM_sequential_nextState_reg[2]_i_2/O, cell U1/FSM_sequential_nextState_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


