// Seed: 1449531393
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2
    , id_12,
    output tri0 id_3,
    input wand id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10
);
  wire id_13;
  id_14(
      id_9 && id_1, ~1, 1, 1
  );
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    output uwire id_6,
    inout tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input supply1 id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    output uwire id_15,
    output tri0 id_16,
    input wor id_17
);
  wire id_19, id_20;
  assign id_7 = 1'b0 !=? 0;
  module_0(
      id_5, id_1, id_6, id_4, id_10, id_6, id_13, id_9, id_9, id_9, id_12
  );
  wire id_21;
endmodule
