
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/axis-to-aximm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/mire'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/sobel'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/broad'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/c_grav'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/switch_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/video_crop'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/axis-to-aximm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/mire'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/sobel'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/broad'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/c_grav'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/switch_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/video_crop'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/axis-to-aximm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/mire'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/sobel'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/broad'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/c_grav'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/switch_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/video_crop'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/axis-to-aximm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/mire'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/sobel'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/broad'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/c_grav'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/switch_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/video_crop'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/axis-to-aximm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/mire'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/sobel'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/broad'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/c_grav'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/switch_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/formation_hls/video_vga_7511_zed/hls/video_crop'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 470.664 ; gain = 7.336
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.191 ; gain = 233.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:394' bound to instance 'design_1_i' of component 'design_1' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:427]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:551]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 75 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.53475 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:563]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (15#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (16#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-3491] module 'design_1_im_load_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_im_load_0_0/synth/design_1_im_load_0_0.vhd:56' bound to instance 'im_load_0' of component 'design_1_im_load_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:572]
INFO: [Synth 8-638] synthesizing module 'design_1_im_load_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_im_load_0_0/synth/design_1_im_load_0_0.vhd:75]
INFO: [Synth 8-3491] module 'im_load' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:12' bound to instance 'U0' of component 'im_load' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_im_load_0_0/synth/design_1_im_load_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'im_load' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:83]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_video_data_p_V_U' of component 'regslice_both' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:131]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (17#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (18#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (19#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_video_user_V_U' of component 'regslice_both' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:145]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (19#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (19#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (19#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_video_last_V_U' of component 'regslice_both' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'im_load' (20#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/29f0/hdl/vhdl/im_load.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_im_load_0_0' (21#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_im_load_0_0/synth/design_1_im_load_0_0.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ov7670_imp_1MMGF2C' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:100]
INFO: [Synth 8-3491] module 'design_1_debounce_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/synth/design_1_debounce_0_0.vhd:56' bound to instance 'debounce_0' of component 'design_1_debounce_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'design_1_debounce_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/synth/design_1_debounce_0_0.vhd:64]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/debounce.vhd:11' bound to instance 'U0' of component 'debounce' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/synth/design_1_debounce_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (22#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_debounce_0_0' (23#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/synth/design_1_debounce_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_1_ov7670_capture_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/synth/design_1_ov7670_capture_0_0.vhd:56' bound to instance 'ov7670_capture_0' of component 'design_1_ov7670_capture_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_capture_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/synth/design_1_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_capture.vhd:21' bound to instance 'U0' of component 'ov7670_capture' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/synth/design_1_ov7670_capture_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_capture.vhd:31]
INFO: [Synth 8-4471] merging register 'state_reg' into 'we_reg' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_capture.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_capture.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (24#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_capture.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_capture_0_0' (25#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/synth/design_1_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_1_ov7670_controller_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/synth/design_1_ov7670_controller_0_0.vhd:56' bound to instance 'ov7670_controller_0' of component 'design_1_ov7670_controller_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'design_1_ov7670_controller_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/synth/design_1_ov7670_controller_0_0.vhd:69]
INFO: [Synth 8-3491] module 'ov7670_controller' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_controller.vhd:11' bound to instance 'U0' of component 'ov7670_controller' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/synth/design_1_ov7670_controller_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_controller.vhd:23]
INFO: [Synth 8-3491] module 'i2c_sender' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender.vhd:11' bound to instance 'Inst_i2c_sender' of component 'i2c_sender' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (26#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender.vhd:22]
INFO: [Synth 8-3491] module 'ov7670_registers' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_registers.vhd:21' bound to instance 'Inst_ov7670_registers' of component 'ov7670_registers' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_controller.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_registers.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (27#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_registers.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (28#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/ov7670_controller.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_ov7670_controller_0_0' (29#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/synth/design_1_ov7670_controller_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ov7670_imp_1MMGF2C' (30#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'video_ctrl_imp_JPOEXX' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:214]
INFO: [Synth 8-638] synthesizing module 'adv_7511_imp_1KAVXTE' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_i2c_sender_adv7511_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/synth/design_1_i2c_sender_adv7511_0_0.vhd:56' bound to instance 'i2c_sender_adv7511_0' of component 'design_1_i2c_sender_adv7511_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:59]
INFO: [Synth 8-638] synthesizing module 'design_1_i2c_sender_adv7511_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/synth/design_1_i2c_sender_adv7511_0_0.vhd:65]
INFO: [Synth 8-3491] module 'i2c_sender_adv7511' declared at 'C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender_adv7511.vhd:5' bound to instance 'U0' of component 'i2c_sender_adv7511' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/synth/design_1_i2c_sender_adv7511_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'i2c_sender_adv7511' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender_adv7511.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender_adv7511' (31#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/new/i2c_sender_adv7511.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_i2c_sender_adv7511_0_0' (32#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/synth/design_1_i2c_sender_adv7511_0_0.vhd:65]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (33#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (34#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1_xlconstant_5_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/synth/design_1_xlconstant_5_0.v:57' bound to instance 'xlconstant_5' of component 'design_1_xlconstant_5_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_5_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/synth/design_1_xlconstant_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 127 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (35#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_5_0' (36#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_5_0/synth/design_1_xlconstant_5_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'adv_7511_imp_1KAVXTE' (37#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_v_axi4s_vid_out_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58' bound to instance 'v_axi4s_vid_out_0' of component 'design_1_v_axi4s_vid_out_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:333]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2107]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 1 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10_cdc_single' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (38#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10_cdc_single' (39#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:207]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10_coupler' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 1 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 1 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10_fifo_async' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 11264 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 11264 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (40#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (41#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (42#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (42#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (42#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (42#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (43#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (44#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1574]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1580]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (45#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (46#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (46#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (46#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (46#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (47#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (48#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:108]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10_fifo_async' (49#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10_coupler' (50#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:294]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10_sync' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:506]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000010000000000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:820]
INFO: [Synth 8-155] case statement is not full and has no default [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:648]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:675]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:702]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10_sync' (51#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:506]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_10_formatter' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1142]
	Parameter C_NATIVE_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10_formatter' (52#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1142]
WARNING: [Synth 8-6014] Unused sequential element locked_from_sync_dly_reg was removed.  [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2325]
WARNING: [Synth 8-6014] Unused sequential element aclk_reset_pulse_reg was removed.  [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2240]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net fifo_underflow_from_remap in module/entity v_axi4s_vid_out_v4_0_10 does not have driver. [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2227]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_10' (53#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/a87e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2107]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (54#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:59' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:367]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:74]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 640 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 480 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 800 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 525 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 525 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 656 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 752 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 640 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 640 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 489 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 491 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 695 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 695 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 640 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 640 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 489 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 491 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 695 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 695 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 524 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/111e/hdl/v_tc_v6_2_vh_rfs.vhd:7218' bound to instance 'U0' of component 'v_tc' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (59#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:380]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (59#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (60#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57' bound to instance 'xlslice_1' of component 'design_1_xlslice_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:384]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (61#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (62#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'video_ctrl_imp_JPOEXX' (63#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:214]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:625]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (63#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (64#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_1' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_1' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:629]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_1' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_1' (65#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-3491] module 'design_1_xlconstant_2_0' declared at 'c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:57' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_2_0' [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:633]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_0' [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_0' (66#1) [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1' (67#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd:427]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (68#1) [C:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v0chroma_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1total[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1sync_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1bp_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1active_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1chroma_start[0]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[11]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[10]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[9]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[8]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[7]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[6]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[5]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[4]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[3]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[2]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[1]
WARNING: [Synth 8-3331] design tc_generator has unconnected port gen_v1fp_start_hori[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1361.637 ; gain = 585.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.637 ; gain = 585.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1361.637 ; gain = 585.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1361.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/formation_hls/video_vga_7511_zed/zed_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[*]'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/formation_hls/video_vga_7511_zed/zed_board.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/formation_hls/video_vga_7511_zed/zed_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/formation_hls/video_vga_7511_zed/zed_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/video_ctrl/v_tc_0/U0'
Finished Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/video_ctrl/v_tc_0/U0'
Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/formation_hls/tp3_p1/tp3_p1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1389.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1389.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_tc_0/U0. (constraint file  C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst. (constraint file  C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/im_load_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/adv_7511/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/adv_7511/xlconstant_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670/ov7670_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670/ov7670_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5587] ROM size for "sreg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_value_pairs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_10_sync'
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_10_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 76    
+---RAMs : 
	              11K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 19    
	   4 Input     29 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  65 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 16    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 10    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 10    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 354   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module im_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_sender_adv7511 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 19    
	   4 Input     29 Bit        Muxes := 1     
	   6 Input     29 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	  65 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 5     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_10_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_axi4s_vid_out_v4_0_10_formatter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 11 bits, new ram width 10 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_axi4s_vid_out_0 /inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst /i_1_2/\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[9]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[10]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[11]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[12]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[13]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[14]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[15]' (FDE) to 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[14]' (FDE) to 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/im_load_0/U0/shl_ln42_1_reg_230_reg[15]' (FDE) to 'design_1_i/im_load_0/U0/zext_ln42_1_reg_225_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\ov7670/ov7670_controller_0 /\U0/Inst_i2c_sender/data_sr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/adv_7511/i2c_sender_adv7511_0 /\U0/tristate_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[15]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[26]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[27]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[28]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[29]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[30]' (FDRE) to 'design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_axi4s_vid_out_0 /inst/\SYNC_INST/status_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[0]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[1]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[2]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[0]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[1]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[2]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/all_lock_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[3]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[4]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[5]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[6]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[7]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[8]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[9]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[10]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_reg[11]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_int_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[3]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[4]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[5]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[6]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[7]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[8]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[9]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[10]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hactive_start_reg[11] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[8]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[6]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[7]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[10]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[9]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[2]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[0]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[1]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[5]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[3]' (FDRE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[0]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[1]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[2]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[3]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[4]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[5]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[6]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_chroma_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/GEN_GENERATOR.U_TC_GEN/field_id_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_error_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_status_int_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_status_int_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[14]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_status_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[17]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[18]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[19]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[20]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[21]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[22]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[23]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[24]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[25]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[26]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[27]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[28]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[29]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[30]' (FDE) to 'design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\video_ctrl/v_tc_0 /U0/\U_TC_TOP/intr_status_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\video_ctrl/adv_7511/i2c_sender_adv7511_0 /\U0/clk_last_quarter_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[0]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[1]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[2]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[3]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[4]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[5]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[6]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[7]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[8]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[9]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[10]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[11]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[12]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[13]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[14]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[15]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[16]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[17]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[18]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[19]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[20]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[21]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[22]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[23]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[24]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[25]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[26]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_first_quarter_reg[27]' (FDE) to 'design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[28]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------+-------------------------------+---------------+----------------+
|Module Name                    | RTL Object                    | Depth x Width | Implemented As | 
+-------------------------------+-------------------------------+---------------+----------------+
|design_1_ov7670_controller_0_0 | U0/Inst_ov7670_registers/sreg | 32x16         | LUT            | 
+-------------------------------+-------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/\video_ctrl/v_axi4s_vid_out_0 /inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 11(NO_CHANGE)    | W |   | 1 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/\video_ctrl/v_axi4s_vid_out_0 /inst/\COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 11(NO_CHANGE)    | W |   | 1 K x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/tristate_sr_reg[28] is being inverted and renamed to U0/tristate_sr_reg[28]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_i2c_sender_adv7511_0_0 | U0/tristate_sr_reg[28]        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_i2c_sender_adv7511_0_0 | U0/tristate_sr_reg[18]        | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|v_tc                            | U_TC_TOP/detect_en_d_reg[3]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc                            | U_TC_TOP/generate_en_d_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |    99|
|3     |LUT1       |    76|
|4     |LUT2       |   234|
|5     |LUT3       |   164|
|6     |LUT4       |    98|
|7     |LUT5       |   111|
|8     |LUT6       |   531|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    80|
|11    |MUXF8      |    32|
|12    |RAMB18E1_1 |     1|
|13    |RAMB36E1   |    75|
|14    |SRL16E     |     5|
|15    |FDRE       |  1081|
|16    |FDSE       |   110|
|17    |IBUF       |    13|
|18    |OBUF       |    39|
|19    |OBUFT      |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+----------------------------------------------+------+
|      |Instance                                               |Module                                        |Cells |
+------+-------------------------------------------------------+----------------------------------------------+------+
|1     |top                                                    |                                              |  2757|
|2     |  design_1_i                                           |design_1                                      |  2701|
|3     |    blk_mem_gen_0                                      |design_1_blk_mem_gen_0_0                      |   541|
|4     |      U0                                               |blk_mem_gen_v8_4_4                            |   541|
|5     |        inst_blk_mem_gen                               |blk_mem_gen_v8_4_4_synth                      |   541|
|6     |          \gnbram.gnativebmg.native_blk_mem_gen        |blk_mem_gen_top                               |   541|
|7     |            \valid.cstr                                |blk_mem_gen_generic_cstr                      |   541|
|8     |              \has_mux_b.B                             |blk_mem_gen_mux__parameterized0               |   294|
|9     |              \ramloop[0].ram.r                        |blk_mem_gen_prim_width                        |     3|
|10    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper                      |     3|
|11    |              \ramloop[10].ram.r                       |blk_mem_gen_prim_width__parameterized9        |     3|
|12    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized9      |     3|
|13    |              \ramloop[11].ram.r                       |blk_mem_gen_prim_width__parameterized10       |     4|
|14    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized10     |     4|
|15    |              \ramloop[12].ram.r                       |blk_mem_gen_prim_width__parameterized11       |     3|
|16    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized11     |     3|
|17    |              \ramloop[13].ram.r                       |blk_mem_gen_prim_width__parameterized12       |     3|
|18    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized12     |     3|
|19    |              \ramloop[14].ram.r                       |blk_mem_gen_prim_width__parameterized13       |     3|
|20    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized13     |     3|
|21    |              \ramloop[15].ram.r                       |blk_mem_gen_prim_width__parameterized14       |     3|
|22    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized14     |     3|
|23    |              \ramloop[16].ram.r                       |blk_mem_gen_prim_width__parameterized15       |     3|
|24    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized15     |     3|
|25    |              \ramloop[17].ram.r                       |blk_mem_gen_prim_width__parameterized16       |     3|
|26    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized16     |     3|
|27    |              \ramloop[18].ram.r                       |blk_mem_gen_prim_width__parameterized17       |     3|
|28    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized17     |     3|
|29    |              \ramloop[19].ram.r                       |blk_mem_gen_prim_width__parameterized18       |     3|
|30    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized18     |     3|
|31    |              \ramloop[1].ram.r                        |blk_mem_gen_prim_width__parameterized0        |     3|
|32    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized0      |     3|
|33    |              \ramloop[20].ram.r                       |blk_mem_gen_prim_width__parameterized19       |     3|
|34    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized19     |     3|
|35    |              \ramloop[21].ram.r                       |blk_mem_gen_prim_width__parameterized20       |     3|
|36    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized20     |     3|
|37    |              \ramloop[22].ram.r                       |blk_mem_gen_prim_width__parameterized21       |     3|
|38    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized21     |     3|
|39    |              \ramloop[23].ram.r                       |blk_mem_gen_prim_width__parameterized22       |     3|
|40    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized22     |     3|
|41    |              \ramloop[24].ram.r                       |blk_mem_gen_prim_width__parameterized23       |     3|
|42    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized23     |     3|
|43    |              \ramloop[25].ram.r                       |blk_mem_gen_prim_width__parameterized24       |     3|
|44    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized24     |     3|
|45    |              \ramloop[26].ram.r                       |blk_mem_gen_prim_width__parameterized25       |     3|
|46    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized25     |     3|
|47    |              \ramloop[27].ram.r                       |blk_mem_gen_prim_width__parameterized26       |     4|
|48    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized26     |     4|
|49    |              \ramloop[28].ram.r                       |blk_mem_gen_prim_width__parameterized27       |     3|
|50    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized27     |     3|
|51    |              \ramloop[29].ram.r                       |blk_mem_gen_prim_width__parameterized28       |     3|
|52    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized28     |     3|
|53    |              \ramloop[2].ram.r                        |blk_mem_gen_prim_width__parameterized1        |     3|
|54    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized1      |     3|
|55    |              \ramloop[30].ram.r                       |blk_mem_gen_prim_width__parameterized29       |     3|
|56    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized29     |     3|
|57    |              \ramloop[31].ram.r                       |blk_mem_gen_prim_width__parameterized30       |     3|
|58    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized30     |     3|
|59    |              \ramloop[32].ram.r                       |blk_mem_gen_prim_width__parameterized31       |     3|
|60    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized31     |     3|
|61    |              \ramloop[33].ram.r                       |blk_mem_gen_prim_width__parameterized32       |     3|
|62    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized32     |     3|
|63    |              \ramloop[34].ram.r                       |blk_mem_gen_prim_width__parameterized33       |     3|
|64    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized33     |     3|
|65    |              \ramloop[35].ram.r                       |blk_mem_gen_prim_width__parameterized34       |     3|
|66    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized34     |     3|
|67    |              \ramloop[36].ram.r                       |blk_mem_gen_prim_width__parameterized35       |     4|
|68    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized35     |     4|
|69    |              \ramloop[37].ram.r                       |blk_mem_gen_prim_width__parameterized36       |     4|
|70    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized36     |     4|
|71    |              \ramloop[38].ram.r                       |blk_mem_gen_prim_width__parameterized37       |     4|
|72    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized37     |     4|
|73    |              \ramloop[39].ram.r                       |blk_mem_gen_prim_width__parameterized38       |     3|
|74    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized38     |     3|
|75    |              \ramloop[3].ram.r                        |blk_mem_gen_prim_width__parameterized2        |     4|
|76    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized2      |     4|
|77    |              \ramloop[40].ram.r                       |blk_mem_gen_prim_width__parameterized39       |     3|
|78    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized39     |     3|
|79    |              \ramloop[41].ram.r                       |blk_mem_gen_prim_width__parameterized40       |     3|
|80    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized40     |     3|
|81    |              \ramloop[42].ram.r                       |blk_mem_gen_prim_width__parameterized41       |     3|
|82    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized41     |     3|
|83    |              \ramloop[43].ram.r                       |blk_mem_gen_prim_width__parameterized42       |     4|
|84    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized42     |     4|
|85    |              \ramloop[44].ram.r                       |blk_mem_gen_prim_width__parameterized43       |     3|
|86    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized43     |     3|
|87    |              \ramloop[45].ram.r                       |blk_mem_gen_prim_width__parameterized44       |     3|
|88    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized44     |     3|
|89    |              \ramloop[46].ram.r                       |blk_mem_gen_prim_width__parameterized45       |     3|
|90    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized45     |     3|
|91    |              \ramloop[47].ram.r                       |blk_mem_gen_prim_width__parameterized46       |     3|
|92    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized46     |     3|
|93    |              \ramloop[48].ram.r                       |blk_mem_gen_prim_width__parameterized47       |     4|
|94    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized47     |     4|
|95    |              \ramloop[49].ram.r                       |blk_mem_gen_prim_width__parameterized48       |     4|
|96    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized48     |     4|
|97    |              \ramloop[4].ram.r                        |blk_mem_gen_prim_width__parameterized3        |     3|
|98    |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized3      |     3|
|99    |              \ramloop[50].ram.r                       |blk_mem_gen_prim_width__parameterized49       |     4|
|100   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized49     |     4|
|101   |              \ramloop[51].ram.r                       |blk_mem_gen_prim_width__parameterized50       |     5|
|102   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized50     |     5|
|103   |              \ramloop[52].ram.r                       |blk_mem_gen_prim_width__parameterized51       |     3|
|104   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized51     |     3|
|105   |              \ramloop[53].ram.r                       |blk_mem_gen_prim_width__parameterized52       |     3|
|106   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized52     |     3|
|107   |              \ramloop[54].ram.r                       |blk_mem_gen_prim_width__parameterized53       |     3|
|108   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized53     |     3|
|109   |              \ramloop[55].ram.r                       |blk_mem_gen_prim_width__parameterized54       |     4|
|110   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized54     |     4|
|111   |              \ramloop[56].ram.r                       |blk_mem_gen_prim_width__parameterized55       |     4|
|112   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized55     |     4|
|113   |              \ramloop[57].ram.r                       |blk_mem_gen_prim_width__parameterized56       |     4|
|114   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized56     |     4|
|115   |              \ramloop[58].ram.r                       |blk_mem_gen_prim_width__parameterized57       |     3|
|116   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized57     |     3|
|117   |              \ramloop[59].ram.r                       |blk_mem_gen_prim_width__parameterized58       |     4|
|118   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized58     |     4|
|119   |              \ramloop[5].ram.r                        |blk_mem_gen_prim_width__parameterized4        |     3|
|120   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized4      |     3|
|121   |              \ramloop[60].ram.r                       |blk_mem_gen_prim_width__parameterized59       |     4|
|122   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized59     |     4|
|123   |              \ramloop[61].ram.r                       |blk_mem_gen_prim_width__parameterized60       |     4|
|124   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized60     |     4|
|125   |              \ramloop[62].ram.r                       |blk_mem_gen_prim_width__parameterized61       |     3|
|126   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized61     |     3|
|127   |              \ramloop[63].ram.r                       |blk_mem_gen_prim_width__parameterized62       |     4|
|128   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized62     |     4|
|129   |              \ramloop[64].ram.r                       |blk_mem_gen_prim_width__parameterized63       |     3|
|130   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized63     |     3|
|131   |              \ramloop[65].ram.r                       |blk_mem_gen_prim_width__parameterized64       |     3|
|132   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized64     |     3|
|133   |              \ramloop[66].ram.r                       |blk_mem_gen_prim_width__parameterized65       |     3|
|134   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized65     |     3|
|135   |              \ramloop[67].ram.r                       |blk_mem_gen_prim_width__parameterized66       |     4|
|136   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized66     |     4|
|137   |              \ramloop[68].ram.r                       |blk_mem_gen_prim_width__parameterized67       |     3|
|138   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized67     |     3|
|139   |              \ramloop[69].ram.r                       |blk_mem_gen_prim_width__parameterized68       |     3|
|140   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized68     |     3|
|141   |              \ramloop[6].ram.r                        |blk_mem_gen_prim_width__parameterized5        |     3|
|142   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized5      |     3|
|143   |              \ramloop[70].ram.r                       |blk_mem_gen_prim_width__parameterized69       |     4|
|144   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized69     |     4|
|145   |              \ramloop[71].ram.r                       |blk_mem_gen_prim_width__parameterized70       |     3|
|146   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized70     |     3|
|147   |              \ramloop[72].ram.r                       |blk_mem_gen_prim_width__parameterized71       |     3|
|148   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized71     |     3|
|149   |              \ramloop[73].ram.r                       |blk_mem_gen_prim_width__parameterized72       |     3|
|150   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized72     |     3|
|151   |              \ramloop[74].ram.r                       |blk_mem_gen_prim_width__parameterized73       |     4|
|152   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized73     |     4|
|153   |              \ramloop[7].ram.r                        |blk_mem_gen_prim_width__parameterized6        |     3|
|154   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized6      |     3|
|155   |              \ramloop[8].ram.r                        |blk_mem_gen_prim_width__parameterized7        |     3|
|156   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized7      |     3|
|157   |              \ramloop[9].ram.r                        |blk_mem_gen_prim_width__parameterized8        |     3|
|158   |                \prim_noinit.ram                       |blk_mem_gen_prim_wrapper__parameterized8      |     3|
|159   |    clk_wiz_0                                          |design_1_clk_wiz_0_0                          |     6|
|160   |      inst                                             |design_1_clk_wiz_0_0_clk_wiz                  |     6|
|161   |    im_load_0                                          |design_1_im_load_0_0                          |   170|
|162   |      U0                                               |im_load                                       |   170|
|163   |        regslice_both_video_data_p_V_U                 |regslice_both                                 |    45|
|164   |          ibuf_inst                                    |xil_defaultlib_ibuf                           |    25|
|165   |          obuf_inst                                    |xil_defaultlib_obuf                           |    12|
|166   |        regslice_both_video_last_V_U                   |regslice_both__parameterized1                 |     9|
|167   |          ibuf_inst                                    |xil_defaultlib_ibuf__parameterized0_5         |     4|
|168   |          obuf_inst                                    |xil_defaultlib_obuf__parameterized0_6         |     5|
|169   |        regslice_both_video_user_V_U                   |regslice_both__parameterized1_4               |     9|
|170   |          ibuf_inst                                    |xil_defaultlib_ibuf__parameterized0           |     4|
|171   |          obuf_inst                                    |xil_defaultlib_obuf__parameterized0           |     5|
|172   |    xlconstant_0                                       |design_1_xlconstant_0_0                       |     0|
|173   |    xlconstant_1                                       |design_1_xlconstant_1_1                       |     0|
|174   |    xlconstant_2                                       |design_1_xlconstant_2_0                       |     0|
|175   |    ov7670                                             |ov7670_imp_1MMGF2C                            |   280|
|176   |      debounce_0                                       |design_1_debounce_0_0                         |    38|
|177   |        U0                                             |debounce                                      |    38|
|178   |      ov7670_capture_0                                 |design_1_ov7670_capture_0_0                   |    37|
|179   |        U0                                             |ov7670_capture                                |    37|
|180   |      ov7670_controller_0                              |design_1_ov7670_controller_0_0                |   204|
|181   |        U0                                             |ov7670_controller                             |   204|
|182   |          Inst_i2c_sender                              |i2c_sender                                    |   145|
|183   |          Inst_ov7670_registers                        |ov7670_registers                              |    57|
|184   |    video_ctrl                                         |video_ctrl_imp_JPOEXX                         |  1704|
|185   |      v_axi4s_vid_out_0                                |design_1_v_axi4s_vid_out_0_0                  |  1001|
|186   |        inst                                           |v_axi4s_vid_out_v4_0_10                       |  1001|
|187   |          CDC_SINGLE_LOCKED_INST                       |v_axi4s_vid_out_v4_0_10_cdc_single            |     4|
|188   |            xpm_cdc_single_inst                        |xpm_cdc_single                                |     4|
|189   |          CDC_SINGLE_REMAP_UNDERFLOW_INST              |v_axi4s_vid_out_v4_0_10_cdc_single__xdcDup__1 |     4|
|190   |            xpm_cdc_single_inst                        |xpm_cdc_single__2                             |     4|
|191   |          COUPLER_INST                                 |v_axi4s_vid_out_v4_0_10_coupler               |   665|
|192   |            \generate_async_fifo.FIFO_INST             |v_axi4s_vid_out_v4_0_10_fifo_async            |   663|
|193   |              XPM_FIFO_ASYNC_INST                      |xpm_fifo_async                                |   657|
|194   |                \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                                 |   657|
|195   |                  \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base                               |     1|
|196   |                  \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__2                               |    68|
|197   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0                  |    97|
|198   |                  \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                                  |    68|
|199   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1                  |    75|
|200   |                  \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                              |    19|
|201   |                  \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0              |    11|
|202   |                  \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_0                            |    22|
|203   |                  \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_1            |    22|
|204   |                  \gen_fwft.rdpp1_inst                 |xpm_counter_updn                              |     8|
|205   |                  rdp_inst                             |xpm_counter_updn__parameterized0              |    49|
|206   |                  rdpp1_inst                           |xpm_counter_updn__parameterized1              |    24|
|207   |                  rst_d1_inst                          |xpm_fifo_reg_bit                              |     4|
|208   |                  wrp_inst                             |xpm_counter_updn__parameterized0_2            |    28|
|209   |                  wrpp1_inst                           |xpm_counter_updn__parameterized1_3            |    36|
|210   |                  wrpp2_inst                           |xpm_counter_updn__parameterized2              |    23|
|211   |                  xpm_fifo_rst_inst                    |xpm_fifo_rst                                  |    44|
|212   |                    \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__2                           |     4|
|213   |                    \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                              |     4|
|214   |          FORMATTER_INST                               |v_axi4s_vid_out_v4_0_10_formatter             |    22|
|215   |          SYNC_INST                                    |v_axi4s_vid_out_v4_0_10_sync                  |   306|
|216   |      v_tc_0                                           |design_1_v_tc_0_0                             |   386|
|217   |        U0                                             |v_tc                                          |   386|
|218   |          U_VIDEO_CTRL                                 |video_ctrl                                    |     0|
|219   |          U_TC_TOP                                     |tc_top                                        |   384|
|220   |            \GEN_GENERATOR.U_TC_GEN                    |tc_generator                                  |   357|
|221   |      xlconstant_1                                     |design_1_xlconstant_1_0                       |     0|
|222   |      xlslice_1                                        |design_1_xlslice_0_0                          |     0|
|223   |      adv_7511                                         |adv_7511_imp_1KAVXTE                          |   317|
|224   |        i2c_sender_adv7511_0                           |design_1_i2c_sender_adv7511_0_0               |   316|
|225   |          U0                                           |i2c_sender_adv7511                            |   316|
|226   |        xlconcat_0                                     |design_1_xlconcat_0_0                         |     0|
|227   |        xlconstant_5                                   |design_1_xlconstant_5_0                       |     0|
+------+-------------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2504 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:38 . Memory (MB): peak = 1389.352 ; gain = 585.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 1389.352 ; gain = 613.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1389.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1389.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
426 Infos, 125 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1389.352 ; gain = 918.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1389.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/formation_hls/tp3_p1/tp3_p1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 00:31:15 2022...
