{
  "design": {
    "design_info": {
      "boundary_crc": "0xF3E8B8B7D66DD5DB",
      "device": "xc7z020clg400-1",
      "name": "COUNTER",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_data": "",
      "axi_gpio_util": "",
      "DIG_TIMER_0": "",
      "c_counter_binary_0": "",
      "CTR_CTL_0": ""
    },
    "interface_ports": {
      "S_AXI_0_tlm": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axi_1_tlm": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_tlm:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "9",
            "value_src": "const_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "const_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "TCLK": {
        "direction": "I"
      },
      "PCLK": {
        "direction": "I"
      },
      "P_SIG_EX": {
        "direction": "I"
      },
      "s_axi_rst": {
        "direction": "I"
      },
      "s_axi_clk": {
        "direction": "I"
      }
    },
    "components": {
      "axi_gpio_data": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "COUNTER_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_util": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "COUNTER_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "DIG_TIMER_0": {
        "vlnv": "xilinx.com:module_ref:DIG_TIMER:1.0",
        "xci_name": "COUNTER_DIG_TIMER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DIG_TIMER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RST": {
            "type": "rst",
            "direction": "I"
          },
          "MCLK": {
            "direction": "I"
          },
          "LIM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CUR_VAL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CARRY": {
            "direction": "O"
          },
          "DATA_IND": {
            "direction": "O"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "COUNTER_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Output_Width": {
            "value": "32"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "CTR_CTL_0": {
        "vlnv": "xilinx.com:module_ref:CTR_CTL:1.0",
        "xci_name": "COUNTER_CTR_CTL_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CTR_CTL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RST": {
            "type": "rst",
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "O_CLK": {
            "type": "clk",
            "direction": "O"
          },
          "P_SIG_IN": {
            "direction": "I"
          },
          "SCLR_O": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0_tlm",
          "axi_gpio_data/S_AXI"
        ]
      },
      "s_axi_1_1": {
        "interface_ports": [
          "s_axi_1_tlm",
          "axi_gpio_util/S_AXI"
        ]
      }
    },
    "nets": {
      "TCLK_1": {
        "ports": [
          "TCLK",
          "DIG_TIMER_0/MCLK",
          "CTR_CTL_0/CLK"
        ]
      },
      "axi_gpio_data_gpio2_io_o": {
        "ports": [
          "axi_gpio_data/gpio2_io_o",
          "DIG_TIMER_0/LIM"
        ]
      },
      "s_axi_clk_1": {
        "ports": [
          "s_axi_clk",
          "axi_gpio_data/s_axi_aclk",
          "axi_gpio_util/s_axi_aclk"
        ]
      },
      "s_axi_rst_1": {
        "ports": [
          "s_axi_rst",
          "axi_gpio_data/s_axi_aresetn",
          "axi_gpio_util/s_axi_aresetn"
        ]
      },
      "DIG_TIMER_0_DATA_IND": {
        "ports": [
          "DIG_TIMER_0/DATA_IND",
          "axi_gpio_util/gpio2_io_i",
          "c_counter_binary_0/CE"
        ]
      },
      "P_SIG_EX_1": {
        "ports": [
          "P_SIG_EX",
          "CTR_CTL_0/P_SIG_IN"
        ]
      },
      "Net": {
        "ports": [
          "axi_gpio_util/gpio_io_o",
          "DIG_TIMER_0/RST",
          "CTR_CTL_0/RST"
        ]
      },
      "CTR_CTL_0_O_CLK": {
        "ports": [
          "CTR_CTL_0/O_CLK",
          "c_counter_binary_0/CLK"
        ]
      },
      "CTR_CTL_0_SCLR_O": {
        "ports": [
          "CTR_CTL_0/SCLR_O",
          "c_counter_binary_0/SCLR"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "axi_gpio_data/gpio_io_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0_tlm": {
            "range": "64K",
            "width": "32"
          },
          "s_axi_1_tlm": {
            "range": "64K",
            "width": "32"
          }
        }
      }
    }
  }
}