# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Maven Learning/Practicals/Lab1/Half_Adder_Data_flow_Abs/half_adder_sim.mpf}
# Loading project half_adder_sim
