Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 31 20:46:44 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.078     -366.916                     43                 1039        0.107        0.000                      0                 1039        4.500        0.000                       0                   393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.078     -366.916                     43                  679        0.107        0.000                      0                  679        4.500        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.198        0.000                      0                  360        0.272        0.000                      0                  360  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack      -11.078ns,  Total Violation     -366.916ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.078ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.943ns  (logic 10.758ns (51.369%)  route 10.185ns (48.631%))
  Logic Levels:           36  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.024 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.710    22.734    nums1[5]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    23.037 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.037    money[7]_i_5_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.680 r  money_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.869    24.549    money0[7]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.307    24.856 f  money_10[1]_i_3/O
                         net (fo=4, routed)           0.621    25.477    money_10[1]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.601 r  money_1[1]_i_3/O
                         net (fo=2, routed)           0.305    25.906    key_de/money_10_reg[0]
    SLICE_X39Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.030 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    26.030    key_de_n_29
    SLICE_X39Y56         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.032    14.952    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -26.030    
  -------------------------------------------------------------------
                         slack                                -11.078    

Slack (VIOLATED) :        -10.908ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 10.758ns (51.666%)  route 10.064ns (48.334%))
  Logic Levels:           36  (CARRY4=22 LUT2=1 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.024 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.710    22.734    nums1[5]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    23.037 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.037    money[7]_i_5_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.680 r  money_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.869    24.549    money0[7]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.307    24.856 r  money_10[1]_i_3/O
                         net (fo=4, routed)           0.643    25.500    money_10[1]_i_3_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.624 r  money_1[3]_i_6/O
                         net (fo=1, routed)           0.162    25.786    key_de/money_1_reg[3]_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I3_O)        0.124    25.910 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.910    key_de_n_27
    SLICE_X38Y54         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y54         FDCE (Setup_fdce_C_D)        0.081    15.001    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -25.910    
  -------------------------------------------------------------------
                         slack                                -10.908    

Slack (VIOLATED) :        -10.905ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.815ns  (logic 10.758ns (51.685%)  route 10.057ns (48.315%))
  Logic Levels:           36  (CARRY4=22 LUT2=1 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.024 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.710    22.734    nums1[5]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    23.037 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.037    money[7]_i_5_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.680 r  money_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.869    24.549    money0[7]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.307    24.856 r  money_10[1]_i_3/O
                         net (fo=4, routed)           0.621    25.477    money_10[1]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    25.601 f  money_1[1]_i_3/O
                         net (fo=2, routed)           0.177    25.778    key_de/money_10_reg[0]
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.124    25.902 r  key_de/money_10[0]_i_1/O
                         net (fo=1, routed)           0.000    25.902    key_de_n_5
    SLICE_X38Y55         FDCE                                         r  money_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  money_10_reg[0]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.077    14.997    money_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -25.902    
  -------------------------------------------------------------------
                         slack                                -10.905    

Slack (VIOLATED) :        -10.866ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.730ns  (logic 10.758ns (51.895%)  route 9.972ns (48.105%))
  Logic Levels:           36  (CARRY4=22 LUT2=1 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.024 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.710    22.734    nums1[5]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    23.037 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.037    money[7]_i_5_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.680 r  money_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.869    24.549    money0[7]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.307    24.856 r  money_10[1]_i_3/O
                         net (fo=4, routed)           0.431    25.287    money_10[1]_i_3_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    25.411 r  money_1[2]_i_3/O
                         net (fo=1, routed)           0.282    25.693    key_de/money_1_reg[2]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.124    25.817 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.817    key_de_n_28
    SLICE_X39Y56         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.031    14.951    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -25.817    
  -------------------------------------------------------------------
                         slack                                -10.866    

Slack (VIOLATED) :        -10.703ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.566ns  (logic 10.939ns (53.191%)  route 9.627ns (46.809%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.437 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.685    23.122    nums1[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.306    23.428 f  pay_10[1]_i_2/O
                         net (fo=7, routed)           0.450    23.878    pay_10[1]_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.002 r  pay_1[3]_i_4/O
                         net (fo=1, routed)           0.358    24.361    pay_1[3]_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    24.898 r  pay_1_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.453    25.351    nums0[3]
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.302    25.653 r  pay_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.653    pay_1[3]_i_2_n_0
    SLICE_X43Y57         FDCE                                         r  pay_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  pay_1_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.029    14.950    pay_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -25.653    
  -------------------------------------------------------------------
                         slack                                -10.703    

Slack (VIOLATED) :        -10.695ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.556ns  (logic 10.939ns (53.214%)  route 9.617ns (46.786%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.437 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.685    23.122    nums1[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.306    23.428 f  pay_10[1]_i_2/O
                         net (fo=7, routed)           0.450    23.878    pay_10[1]_i_2_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.002 r  pay_1[3]_i_4/O
                         net (fo=1, routed)           0.358    24.361    pay_1[3]_i_4_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    24.898 r  pay_1_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.444    25.342    key_de/O[2]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.302    25.644 r  key_de/nums[3]_P_i_1_comp/O
                         net (fo=1, routed)           0.000    25.644    p_3_out[3]
    SLICE_X37Y59         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X37Y59         FDPE (Setup_fdpe_C_D)        0.031    14.949    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                -10.695    

Slack (VIOLATED) :        -10.507ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.416ns  (logic 10.770ns (52.752%)  route 9.646ns (47.248%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.437 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.658    23.095    nums1[7]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.306    23.401 r  pay_10[0]_i_4/O
                         net (fo=6, routed)           0.654    24.054    pay_10[0]_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    24.178 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.178    pay_1[3]_i_7_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.425 r  pay_1_reg[3]_i_3/O[0]
                         net (fo=2, routed)           0.490    24.916    key_de/O[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.299    25.215 f  key_de/nums[1]_P_i_5/O
                         net (fo=1, routed)           0.165    25.380    key_de/nums[1]_P_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124    25.504 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    25.504    p_3_out[1]
    SLICE_X38Y58         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y58         FDPE (Setup_fdpe_C_D)        0.077    14.996    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -25.504    
  -------------------------------------------------------------------
                         slack                                -10.507    

Slack (VIOLATED) :        -10.420ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.281ns  (logic 10.634ns (52.433%)  route 9.647ns (47.567%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.024 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.710    22.734    nums1[5]
    SLICE_X38Y57         LUT2 (Prop_lut2_I1_O)        0.303    23.037 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.037    money[7]_i_5_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.680 r  money_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.854    24.534    money0[7]
    SLICE_X37Y57         LUT4 (Prop_lut4_I0_O)        0.307    24.841 r  money_10[3]_i_3/O
                         net (fo=1, routed)           0.403    25.244    key_de/money_10_reg[3]
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.368 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    25.368    key_de_n_2
    SLICE_X37Y57         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X37Y57         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X37Y57         FDCE (Setup_fdce_C_D)        0.029    14.948    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -25.368    
  -------------------------------------------------------------------
                         slack                                -10.420    

Slack (VIOLATED) :        -10.417ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.280ns  (logic 10.827ns (53.388%)  route 9.453ns (46.612%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.437 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.658    23.095    nums1[7]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.306    23.401 r  pay_10[0]_i_4/O
                         net (fo=6, routed)           0.654    24.054    pay_10[0]_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    24.178 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.178    pay_1[3]_i_7_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.602 r  pay_1_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.462    25.064    nums0[2]
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.303    25.367 r  pay_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.367    pay_1[2]_i_1_n_0
    SLICE_X41Y57         FDCE                                         r  pay_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  pay_1_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X41Y57         FDCE (Setup_fdce_C_D)        0.029    14.950    pay_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -25.367    
  -------------------------------------------------------------------
                         slack                                -10.417    

Slack (VIOLATED) :        -10.387ns  (required time - arrival time)
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.250ns  (logic 10.827ns (53.467%)  route 9.423ns (46.533%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  money_reg[7]/Q
                         net (fo=14, routed)          0.854     6.397    money__0[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  item_num[3]_i_37/O
                         net (fo=22, routed)          0.397     6.918    item_num[3]_i_37_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I1_O)        0.124     7.042 r  item_num[3]_i_111/O
                         net (fo=4, routed)           0.659     7.702    item_num[3]_i_111_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.252 r  item_num_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.252    item_num_reg[3]_i_63_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.506 r  item_num_reg[3]_i_62/CO[0]
                         net (fo=11, routed)          0.661     9.166    item_num_reg[3]_i_62_n_3
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.367     9.533 r  item_num[3]_i_73/O
                         net (fo=1, routed)           0.000     9.533    item_num[3]_i_73_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.083 r  item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.083    item_num_reg[3]_i_32_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  item_num_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.197    item_num_reg[3]_i_29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  item_num_reg[3]_i_28/CO[1]
                         net (fo=11, routed)          0.533    10.888    item_num_reg[3]_i_28_n_2
    SLICE_X36Y51         LUT3 (Prop_lut3_I0_O)        0.329    11.217 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000    11.217    item_num[3]_i_61_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.767 r  item_num_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.767    item_num_reg[3]_i_23_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.881 r  item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.881    item_num_reg[3]_i_10_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.038 r  item_num_reg[3]_i_9/CO[1]
                         net (fo=11, routed)          0.555    12.593    item_num_reg[3]_i_9_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.378 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.378    item_num_reg[3]_i_22_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  item_num_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.492    item_num_reg[3]_i_8_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.649 r  item_num_reg[3]_i_4/CO[1]
                         net (fo=19, routed)          0.683    14.332    item_num_reg[3]_i_4_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.329    14.661 r  item_num[3]_i_105/O
                         net (fo=1, routed)           0.000    14.661    item_num[3]_i_105_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.211 r  item_num_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    15.211    item_num_reg[3]_i_51_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.325 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.325    item_num_reg[3]_i_19_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.482 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=25, routed)          0.567    16.049    item_num_reg[3]_i_6_n_2
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.378 r  item_num[2]_i_16/O
                         net (fo=1, routed)           0.000    16.378    item_num[2]_i_16_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.928 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.928    item_num_reg[2]_i_9_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  item_num_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.042    item_num_reg[2]_i_6_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.199 r  item_num_reg[2]_i_5/CO[1]
                         net (fo=17, routed)          0.653    17.852    item_num_reg[2]_i_5_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.329    18.181 r  item_num[1]_i_15/O
                         net (fo=1, routed)           0.000    18.181    item_num[1]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.694 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.694    item_num_reg[1]_i_7_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.811 r  item_num_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.811    item_num_reg[1]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.065 r  item_num_reg[1]_i_4/CO[0]
                         net (fo=15, routed)          0.779    19.844    item_num_reg[1]_i_4_n_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.367    20.211 f  item_num[2]_i_3_comp_1/O
                         net (fo=12, routed)          0.588    20.799    item_num[2]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.923 r  pay_10[3]_i_10/O
                         net (fo=3, routed)           0.750    21.673    pay_10[3]_i_10_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.797 r  pay_10[3]_i_8/O
                         net (fo=1, routed)           0.000    21.797    pay_10[3]_i_8_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.437 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.658    23.095    nums1[7]
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.306    23.401 r  pay_10[0]_i_4/O
                         net (fo=6, routed)           0.654    24.054    pay_10[0]_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    24.178 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.178    pay_1[3]_i_7_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.602 r  pay_1_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.432    25.034    key_de/O[1]
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.303    25.337 r  key_de/nums[2]_C_i_1_comp/O
                         net (fo=1, routed)           0.000    25.337    p_3_out[2]
    SLICE_X37Y59         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.032    14.950    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -25.337    
  -------------------------------------------------------------------
                         slack                                -10.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.037%)  route 0.266ns (55.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y67         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.602 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.266     1.868    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X35Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.913    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.820     1.948    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.107     1.806    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            side_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.084%)  route 0.290ns (60.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    key_de/clk_IBUF_BUFG
    SLICE_X32Y59         FDCE                                         r  key_de/key_down_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/key_down_reg[41]/Q
                         net (fo=5, routed)           0.290     1.874    key_de/key_down[41]
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  key_de/side[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    key_de_n_57
    SLICE_X37Y60         FDCE                                         r  side_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X37Y60         FDCE                                         r  side_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y60         FDCE (Hold_fdce_C_D)         0.092     1.798    side_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.037%)  route 0.266ns (55.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y67         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.602 f  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.266     1.868    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X35Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.913 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.820     1.948    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y67         FDCE (Hold_fdce_C_D)         0.092     1.791    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            release_space_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.084%)  route 0.290ns (60.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    key_de/clk_IBUF_BUFG
    SLICE_X32Y59         FDCE                                         r  key_de/key_down_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  key_de/key_down_reg[41]/Q
                         net (fo=5, routed)           0.290     1.874    key_de/key_down[41]
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  key_de/release_space[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    key_de_n_55
    SLICE_X37Y60         FDPE                                         r  release_space_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X37Y60         FDPE                                         r  release_space_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y60         FDPE (Hold_fdpe_C_D)         0.091     1.797    release_space_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 b1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.440    b1/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  b1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  b1/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.099     1.680    b1/shift_reg[0]
    SLICE_X38Y63         LUT5 (Prop_lut5_I1_O)        0.048     1.728 r  b1/pb_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    b2/pb_out_reg_0
    SLICE_X38Y63         FDRE                                         r  b2/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     1.952    b2/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  b2/pb_out_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.131     1.584    b2/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.100     1.679    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.724 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.724    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X30Y67         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.821     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y67         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.498     1.451    
    SLICE_X30Y67         FDPE (Hold_fdpe_C_D)         0.121     1.572    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 b1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.440    b1/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  b1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  b1/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.099     1.680    b1/shift_reg[0]
    SLICE_X38Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.725 r  b1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.725    b2/btnR1
    SLICE_X38Y63         FDRE                                         r  b2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     1.952    b2/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  b2/pb_in_delay_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.120     1.573    b2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.087%)  route 0.326ns (60.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y67         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.602 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.326     1.928    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.973    key_de/inst/inst/Ps2Interface_i/p_1_in[10]
    SLICE_X34Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.818     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y69         FDCE (Hold_fdce_C_D)         0.120     1.817    key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.498%)  route 0.082ns (30.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.082     1.661    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.706 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.706    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X32Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.821     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.543    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.200%)  route 0.083ns (30.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.555     1.438    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.083     1.662    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.707 r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.707    key_de/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X32Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.821     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y67         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.543    key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   flash_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y61   flash_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   flash_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   flash_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   flash_sec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y62   flash_sec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   flash_sec_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   flash_sec_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y63   flash_sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y68   key_de/inst/inst/Ps2Interface_i/err_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   money_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   money_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   item_price_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   key_de/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y67   key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   flash_sec_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y61   flash_sec_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   flash_sec_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y57   item_num_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y67   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[104]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X31Y57         FDCE                                         f  key_de/key_down_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  key_de/key_down_reg[104]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[104]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X31Y57         FDCE                                         f  key_de/key_down_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  key_de/key_down_reg[26]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[26]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X31Y57         FDCE                                         f  key_de/key_down_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  key_de/key_down_reg[45]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[45]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[46]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X31Y57         FDCE                                         f  key_de/key_down_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  key_de/key_down_reg[46]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[33]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.456ns (8.767%)  route 4.745ns (91.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.745    10.288    key_de/btnC2
    SLICE_X32Y57         FDCE                                         f  key_de/key_down_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X32Y57         FDCE                                         r  key_de/key_down_reg[33]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X32Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.456ns (8.767%)  route 4.745ns (91.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.745    10.288    key_de/btnC2
    SLICE_X32Y57         FDCE                                         f  key_de/key_down_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X32Y57         FDCE                                         r  key_de/key_down_reg[35]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X32Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.456ns (8.767%)  route 4.745ns (91.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.745    10.288    key_de/btnC2
    SLICE_X32Y57         FDCE                                         f  key_de/key_down_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X32Y57         FDCE                                         r  key_de/key_down_reg[36]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X32Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[36]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[40]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.456ns (8.767%)  route 4.745ns (91.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.745    10.288    key_de/btnC2
    SLICE_X32Y57         FDCE                                         f  key_de/key_down_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X32Y57         FDCE                                         r  key_de/key_down_reg[40]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X32Y57         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/key_down_reg[40]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[72]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X30Y57         FDCE                                         f  key_de/key_down_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X30Y57         FDCE                                         r  key_de/key_down_reg[72]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.600    key_de/key_down_reg[72]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[78]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.456ns (8.720%)  route 4.773ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.566     5.087    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         4.773    10.317    key_de/btnC2
    SLICE_X30Y57         FDCE                                         f  key_de/key_down_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/clk_IBUF_BUFG
    SLICE_X30Y57         FDCE                                         r  key_de/key_down_reg[78]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.319    14.600    key_de/key_down_reg[78]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.800%)  route 0.302ns (68.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.302     1.891    btnC2
    SLICE_X36Y50         FDPE                                         f  item_price_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X36Y50         FDPE                                         r  item_price_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.619    item_price_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.452%)  route 0.322ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.322     1.910    btnC2
    SLICE_X41Y51         FDCE                                         f  item_price_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  item_price_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    item_price_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.405%)  route 0.437ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.437     2.025    btnC2
    SLICE_X38Y53         FDCE                                         f  money_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  money_reg[2]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    money_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.405%)  route 0.437ns (75.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.437     2.025    btnC2
    SLICE_X38Y53         FDCE                                         f  money_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  money_reg[3]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    money_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.933%)  route 0.474ns (77.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.474     2.062    btnC2
    SLICE_X38Y55         FDCE                                         f  money_10_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  money_10_reg[0]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    money_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.141ns (22.933%)  route 0.474ns (77.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.474     2.062    btnC2
    SLICE_X38Y55         FDCE                                         f  money_10_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.316%)  route 0.464ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.464     2.052    btnC2
    SLICE_X40Y54         FDCE                                         f  item_price_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  item_price_1_reg[2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    item_price_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.256     1.844    btnC2
    SLICE_X38Y49         FDCE                                         f  money_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  money_reg[6]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.396    money_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.402%)  route 0.236ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.236     1.824    btnC2
    SLICE_X37Y49         FDCE                                         f  money_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_reg[7]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    money_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.304%)  route 0.491ns (77.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    c2/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  c2/pb_out_reg/Q
                         net (fo=384, routed)         0.491     2.079    btnC2
    SLICE_X39Y52         FDCE                                         f  item_price_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  item_price_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    item_price_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.457    





