==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 209.805 ; gain = 142.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 209.805 ; gain = 142.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 209.805 ; gain = 142.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_1' into 'pg_conv1x1_tile' (./pgconv.h:205) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 226.656 ; gain = 159.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_engine_32_1' (./pgconv.h:44:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:185) in function 'pg_conv1x1_tile' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./pgconv.h:46) in function 'compute_engine_32_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:202) in function 'pg_conv1x1_tile' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs.V' (./pgconv.h:167) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:185:43) to (./pgconv.h:185:35) in function 'pg_conv1x1_tile'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pg_conv1x1_tile' (./pgconv.h:165)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_32_1' (./pgconv.h:44:2)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 274.672 ; gain = 207.410
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:184:33) in function 'pg_conv1x1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[6].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[0].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[2].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[7].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[9].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[10].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[11].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[12].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[15].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[4].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[8].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[14].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[5].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[3].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[17].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[18].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[13].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[19].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[16].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[20].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[1].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[25].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[28].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[31].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[27].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[21].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[24].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[29].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[26].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[22].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[23].V' (./pgconv.h:167).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outputs[30].V' (./pgconv.h:167).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 282.211 ; gain = 214.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pg_conv1x1_tile' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.93 seconds; current allocated memory: 222.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 222.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 224.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.412 seconds; current allocated memory: 226.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32_1'.
INFO: [HLS 200-111]  Elapsed time: 5.921 seconds; current allocated memory: 229.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/inputs_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/weights_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/outputs_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/c_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/H_fmap_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/row_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv1x1_tile/out_buf_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pg_conv1x1_tile' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pg_conv1x1_tile_mul_32s_32s_32_2_1' to 'pg_conv1x1_tile_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv1x1_tile_mul_4ns_32s_32_2_1' to 'pg_conv1x1_tile_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pg_conv1x1_tile_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pg_conv1x1_tile_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv1x1_tile'.
INFO: [HLS 200-111]  Elapsed time: 2.216 seconds; current allocated memory: 233.263 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 306.23 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv1x1_tile_mbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv1x1_tile_mcud_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 326.145 ; gain = 258.883
INFO: [VHDL 208-304] Generating VHDL RTL for pg_conv1x1_tile.
INFO: [VLOG 209-307] Generating Verilog RTL for pg_conv1x1_tile.
INFO: [HLS 200-112] Total elapsed time: 72.156 seconds; peak allocated memory: 233.263 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.438 ; gain = 118.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.438 ; gain = 118.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 275.156 ; gain = 183.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_3' into 'pg_conv3x3_tile' (./pgconv.h:148) automatically.
WARNING: [SYNCHK 200-23] ./pgconv.h:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 275.156 ; gain = 183.020
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_engine_32_3' (./pgconv.h:64:25).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:111) in function 'pg_conv3x3_tile' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./pgconv.h:66) in function 'compute_engine_32_3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:115) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./pgconv.h:128) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./pgconv.h:138) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (./pgconv.h:141) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1.1' (./pgconv.h:142) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./pgconv.h:155) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_outputs.V' (./pgconv.h:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_partial_out_feature.V' (./pgconv.h:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:111:45) to (./pgconv.h:145:7) in function 'pg_conv3x3_tile'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_32_3' (./pgconv.h:64:2)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 319.941 ; gain = 227.805
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:110:36) in function 'pg_conv3x3_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[9].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[15].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[16].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[17].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[18].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[20].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[21].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[10].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[11].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[12].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[13].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[1].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[14].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[19].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[0].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[4].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[5].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[2].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[3].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[7].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[6].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[8].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[25].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[30].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[27].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[31].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[23].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[22].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[24].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[28].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[29].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[26].V' (./pgconv.h:85).
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_0.V' (./pgconv.h:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_1.V' (./pgconv.h:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 365.305 ; gain = 273.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pg_conv3x3_tile' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.91 seconds; current allocated memory: 287.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 287.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.98 seconds; current allocated memory: 308.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.054 seconds; current allocated memory: 333.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_engine_32_3_lut16_V' to 'compute_engine_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32_3'.
INFO: [HLS 200-111]  Elapsed time: 14.861 seconds; current allocated memory: 337.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_inputs_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/c_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/H_fmap_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/row_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/out_buf_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pg_conv3x3_tile' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_0_V' to 'pg_conv3x3_tile_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_1_V' to 'pg_conv3x3_tile_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_mul_32s_32s_32_2_1' to 'pg_conv3x3_tile_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_mul_32s_4ns_32_2_1' to 'pg_conv3x3_tile_mfYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pg_conv3x3_tile' is 8888 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'pg_conv3x3_tile_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pg_conv3x3_tile_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv3x3_tile'.
INFO: [HLS 200-111]  Elapsed time: 17.041 seconds; current allocated memory: 383.434 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'compute_engine_32bkb_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv3x3_tile_meOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv3x3_tile_mfYi_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'pg_conv3x3_tile_mcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:58 . Memory (MB): peak = 596.773 ; gain = 504.637
INFO: [VHDL 208-304] Generating VHDL RTL for pg_conv3x3_tile.
INFO: [VLOG 209-307] Generating Verilog RTL for pg_conv3x3_tile.
INFO: [HLS 200-112] Total elapsed time: 178.32 seconds; peak allocated memory: 383.434 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 210.363 ; gain = 118.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 210.363 ; gain = 118.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 210.363 ; gain = 118.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_2' into 'pg_conv3x3_tile' (./pgconv.h:148) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 226.766 ; gain = 134.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:111) in function 'pg_conv3x3_tile' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:115) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./pgconv.h:128) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./pgconv.h:138) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (./pgconv.h:141) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1.1' (./pgconv.h:142) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./pgconv.h:155) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_outputs.V' (./pgconv.h:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_partial_out_feature.V' (./pgconv.h:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (./pgconv.h:84) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:111:45) to (./pgconv.h:145:7) in function 'pg_conv3x3_tile'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 300.883 ; gain = 208.641
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:110:36) in function 'pg_conv3x3_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[1].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[7].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[4].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[0].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[3].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[5].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[2].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[6].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[8].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[9].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[10].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[12].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[17].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[21].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[15].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[25].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[19].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[13].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[27].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[26].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[29].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[31].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[18].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[11].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[16].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[28].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[22].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[24].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[14].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[30].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[23].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[20].V' (./pgconv.h:85).
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_0.V' (./pgconv.h:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_1.V' (./pgconv.h:124:31)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 346.211 ; gain = 253.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pg_conv3x3_tile' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.807 seconds; current allocated memory: 261.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 261.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.174 seconds; current allocated memory: 295.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.485 seconds; current allocated memory: 322.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_mul_26ns_28ns_32_2_1' to 'pg_conv3x3_tile_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pg_conv3x3_tile_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32_2'.
INFO: [HLS 200-111]  Elapsed time: 13.364 seconds; current allocated memory: 326.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_inputs_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_0_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_1_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_2_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_3_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_4_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_5_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_6_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_7_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_8_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_9_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_10_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_11_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_12_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_13_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_14_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_15_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_16_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_17_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_18_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_19_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_20_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_21_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_22_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_23_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_24_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_25_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_26_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_27_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_28_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_29_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_30_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_0_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/weights_31_2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/msb_outputs_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/c_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/H_fmap_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/row_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pg_conv3x3_tile/out_buf_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pg_conv3x3_tile' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_0_V' to 'pg_conv3x3_tile_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_1_V' to 'pg_conv3x3_tile_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_mul_32s_32s_32_2_1' to 'pg_conv3x3_tile_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_mul_32s_4ns_32_2_1' to 'pg_conv3x3_tile_mfYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pg_conv3x3_tile' is 12103 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'pg_conv3x3_tile_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pg_conv3x3_tile_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv3x3_tile'.
INFO: [HLS 200-111]  Elapsed time: 15.413 seconds; current allocated memory: 360.657 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv3x3_tile_mbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv3x3_tile_meOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'pg_conv3x3_tile_mfYi_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'pg_conv3x3_tile_mcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:02:56 . Memory (MB): peak = 571.703 ; gain = 479.461
INFO: [VHDL 208-304] Generating VHDL RTL for pg_conv3x3_tile.
INFO: [VLOG 209-307] Generating Verilog RTL for pg_conv3x3_tile.
INFO: [HLS 200-112] Total elapsed time: 176.326 seconds; peak allocated memory: 360.657 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 210.516 ; gain = 118.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 210.516 ; gain = 118.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.516 ; gain = 118.289
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./layer.h:262: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 226.434 ; gain = 134.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:257) in function 'load_shortcut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:260) in function 'load_shortcut' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'out_buf_sc.V' (./layer.h:239) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./layer.h:256:18) in function 'load_shortcut'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 273.809 ; gain = 181.582
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:256:18) in function 'load_shortcut'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 280.688 ; gain = 188.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_shortcut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.832 seconds; current allocated memory: 211.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 212.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_12_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_13_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_14_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_15_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_16_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_17_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_18_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_19_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_20_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_21_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_22_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_25_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_26_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_27_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_28_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_29_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_30_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_buf_sc_31_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/DDR_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/H_fmap_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/in_channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/out_channel_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/row_tile_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_shortcut/switch_bank' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_shortcut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'load_shortcut_mul_mul_23s_9ns_23_1_1' to 'load_shortcut_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'load_shortcut_ama_addmuladd_23s_23ns_9ns_23ns_23_1_1' to 'load_shortcut_amacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'load_shortcut_mac_muladd_8ns_4ns_11ns_11_1_1' to 'load_shortcut_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'load_shortcut_amacud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'load_shortcut_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'load_shortcut_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_shortcut'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 214.535 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 294.520 ; gain = 202.293
INFO: [VHDL 208-304] Generating VHDL RTL for load_shortcut.
INFO: [VLOG 209-307] Generating Verilog RTL for load_shortcut.
INFO: [HLS 200-112] Total elapsed time: 35.719 seconds; peak allocated memory: 214.535 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 209.309 ; gain = 117.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 209.309 ; gain = 117.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:93).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:91).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:81).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:79).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:77).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:67).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:65).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 209.309 ; gain = 117.125
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./layer.h:36: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 221.812 ; gain = 129.629
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 268.082 ; gain = 175.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 273.535 ; gain = 181.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'load_layer_1D_weights_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_1D_weights_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.88 seconds; current allocated memory: 207.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 209.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_1D_weights_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/conv_0_threshold_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/conv_1_weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/conv_1_bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/relu_shift_x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/relu_shift_y_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/relu_weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/bn_weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/bn_bias_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/weights_all_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/weights_all_ptr_start' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/c_out' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/conv_out_channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'load_layer_1D_weights_conv/pw_out_channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'load_layer_1D_weights_conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_1D_weights_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 212.293 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 290.99 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 295.793 ; gain = 203.609
INFO: [VHDL 208-304] Generating VHDL RTL for load_layer_1D_weights_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for load_layer_1D_weights_conv.
INFO: [HLS 200-112] Total elapsed time: 45.453 seconds; peak allocated memory: 212.293 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.020 ; gain = 117.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 210.020 ; gain = 117.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'FracNet' (bnn.cc:404).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'FracNet' (bnn.cc:402).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:160).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:158).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:150).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:148).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:146).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:136).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:134).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_pw' (./layer.h:132).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:93).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:91).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:81).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:79).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:77).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:67).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:65).
INFO: [XFORM 203-603] Inlining function 'load_1D_weights' into 'load_layer_1D_weights_conv' (./layer.h:63).
INFO: [XFORM 203-603] Inlining function 'to2bit' into 'bn_relu_sc_relu' (./layer.h:416).
INFO: [XFORM 203-603] Inlining function 'to2bit' into 'bn_relu_small' (./layer.h:301).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:478).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:632).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:786).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:940).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1018).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1096).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1174).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1253).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s1' into 'FracNet' (bnn.cc:1409).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:509).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:586).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:663).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:740).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:817).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:894).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:971).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1049).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1127).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1206).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1284).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1362).
INFO: [XFORM 203-603] Inlining function 'bundle_pw' into 'FracNet' (bnn.cc:1440).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:555).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:709).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:863).
INFO: [XFORM 203-603] Inlining function 'bundle_conv_s2' into 'FracNet' (bnn.cc:1331).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 283.090 ; gain = 190.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_1' into 'pg_conv3x3_tile' (./pgconv.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'compute_engine_32_1' into 'pg_conv1x1_tile' (./pgconv.h:205) automatically.
WARNING: [SYNCHK 200-23] ./layer.h:267: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 283.090 ; gain = 190.945
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_engine_32_1' (./pgconv.h:44:26).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (bnn.cc:62) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4.1.1' (bnn.cc:73) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5.1.1' (bnn.cc:236) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-27.1' (bnn.cc:235) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-28.1' (bnn.cc:72) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-29.1' (bnn.cc:235) in function 'FracNet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./layer.h:522) in function 'avgpool' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:185) in function 'pg_conv1x1_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./layer.h:230) in function 'load_conv1x1_weights' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:363) in function 'bn_relu_sc_relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:259) in function 'load_shortcut' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./layer.h:292) in function 'bn_relu_small' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./pgconv.h:111) in function 'pg_conv3x3_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./layer.h:182) in function 'load_conv3x3_weights' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./pgconv.h:46) in function 'compute_engine_32_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'FracNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (bnn.cc:62) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (bnn.cc:73) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (bnn.cc:236) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-27.1' (bnn.cc:235) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-28.1' (bnn.cc:72) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-29.1' (bnn.cc:235) in function 'FracNet' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./layer.h:524) in function 'avgpool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./layer.h:530) in function 'avgpool' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:202) in function 'pg_conv1x1_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./layer.h:233) in function 'load_conv1x1_weights' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./layer.h:31) in function 'load_layer_1D_weights_pw' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:374) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./layer.h:379) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./layer.h:387) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./layer.h:392) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (./layer.h:399) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' (./layer.h:404) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' (./layer.h:409) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' (./layer.h:415) in function 'bn_relu_sc_relu' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:262) in function 'load_shortcut' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (./layer.h:31) in function 'load_layer_1D_weights_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./layer.h:294) in function 'bn_relu_small' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./pgconv.h:115) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./pgconv.h:128) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./pgconv.h:138) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (./pgconv.h:141) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1.1' (./pgconv.h:142) in function 'pg_conv3x3_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (./pgconv.h:155) in function 'pg_conv3x3_tile' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./layer.h:186) in function 'load_conv3x3_weights' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'out_buf_sc.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buf_all.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight1x1_tile_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_0_threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv3x3_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_0_threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pw_1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_shift_x.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_shift_y.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_shift_x.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_shift_y.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu2_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn1_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn1_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn2_weight.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bn2_bias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.V' (./layer.h:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_feature_t1.V' (./layer.h:347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_partial_out_feature.V' (./pgconv.h:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'msb_window_buffer.V' (./pgconv.h:102) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight3x3_tile_buffer.V'  in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:111:45) to (./pgconv.h:145:7) in function 'pg_conv3x3_tile'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./pgconv.h:185:43) to (./pgconv.h:185:35) in function 'pg_conv1x1_tile'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./layer.h:258:18) in function 'load_shortcut'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:182:40) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:187:66) to (./layer.h:187:66) in function 'load_conv3x3_weights'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:292:48) to (./layer.h:292:39) in function 'bn_relu_small'... converting 577 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:363:48) to (./layer.h:363:39) in function 'bn_relu_sc_relu'... converting 1601 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:522:38) to (./layer.h:522:30) in function 'avgpool'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:532:2) to (./layer.h:515:37) in function 'avgpool'... converting 129 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pg_conv1x1_tile' (./pgconv.h:165)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_layer_1D_weights_pw' (./layer.h:112)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv3x3_weights' (./layer.h:166)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_32_1' (./pgconv.h:44:2)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bn_relu_sc_relu' (./layer.h:310)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FracNet' (bnn.cc:281)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:14 ; elapsed = 00:06:41 . Memory (MB): peak = 487.602 ; gain = 395.457
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:110:36) in function 'pg_conv3x3_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tile' (./pgconv.h:184:33) in function 'pg_conv1x1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:258:18) in function 'load_shortcut'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./layer.h:181:19) in function 'load_conv3x3_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:180:16) in function 'load_conv3x3_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:291:18) in function 'bn_relu_small'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:362:18) in function 'bn_relu_sc_relu'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./layer.h:521:19) in function 'avgpool'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (./layer.h:515:19) in function 'avgpool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./layer.h:514:18) in function 'avgpool'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_GetImg' (bnn.cc:412:42) in function 'FracNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (bnn.cc:410:20) in function 'FracNet' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_Conv1' (bnn.cc:408:52) in function 'FracNet' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'load_layer_1D_weights_pw' to 'load_layer_1D_weight' (./layer.h:30:1)
WARNING: [XFORM 203-631] Renaming function 'load_layer_1D_weights_conv' to 'load_layer_1D_weight.1' (./layer.h:30:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[2].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[1].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[5].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[15].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[6].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[4].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[3].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[7].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[9].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[11].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[12].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[13].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[8].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[14].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[10].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[0].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[20].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[17].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[31].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[22].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[26].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[16].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[18].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[19].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[21].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[30].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[28].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[25].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[23].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[27].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[29].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'msb_outputs[24].V' (./pgconv.h:85).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'out_buf_all.V.11'.
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'BUS512' (./layer.h:30:50).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'conv_weight_1x1_all.V' (./layer.h:232:54). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'conv_weight_3x3_all.V' (./layer.h:185:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'msb_outputs[0].V' (./pgconv.h:156:5)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_0.V' (./pgconv.h:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'msb_line_buffer_1.V' (./pgconv.h:124:31)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_all.V.0' (./pgconv.h:207:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_sc.V.0' (./layer.h:532:29)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V' (bnn.cc:418:7)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V' (bnn.cc:420:7)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_sc[0].V' (./layer.h:267:45)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_1.V.2' (./layer.h:302:72)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V.2' (./layer.h:303:72)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_1.V' (./layer.h:417:36)
INFO: [HLS 200-472] Inferring partial write operation for 'feat_buf_all_0.V.4' (./layer.h:418:36)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'load_layer_1D_weight_1' is missing or was optimized away (bnn.cc:301:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'matmul32' is missing or was optimized away (bnn.cc:306:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:23 ; elapsed = 00:13:51 . Memory (MB): peak = 1169.441 ; gain = 1077.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FracNet' ...
WARNING: [SYN 201-103] Legalizing function name 'load_layer_1D_weight.1' to 'load_layer_1D_weight_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3x3_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 854.725 seconds; current allocated memory: 1001.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 1004.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_engine_32_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.183 seconds; current allocated memory: 1004.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 1005.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.134 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 36.942 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_relu_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.594 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.942 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_1D_weight_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.677 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.919 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.068 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_relu_sc_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.258 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 66.554 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_layer_1D_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.936 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.027 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1x1_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.093 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Tile_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.429 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.874 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.62 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.154 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GetImg_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.912 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.9844ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ln424', bnn.cc:424) to 'load_conv3x3_weights' (4.98 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 265.474 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3x3_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_urem_5ns_3ns_5_9_1' to 'FracNet_urem_5ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_6ns_7ns_6ns_11_1_1' to 'FracNet_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_urem_5ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3x3_weights'.
INFO: [HLS 200-111]  Elapsed time: 216.569 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_32_1'.
INFO: [HLS 200-111]  Elapsed time: 10.977 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv3x3_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_0_V' to 'pg_conv3x3_tile_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pg_conv3x3_tile_msb_line_buffer_1_V' to 'pg_conv3x3_tile_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_8ns_11ns_12_1_1' to 'FracNet_mac_muladfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_14s_8ns_22_1_1' to 'FracNet_mac_muladg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv3x3_tile'.
INFO: [HLS 200-111]  Elapsed time: 10.571 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_relu_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_32s_40_2_1' to 'FracNet_mul_9ns_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_8ns_32s_32_2_1' to 'FracNet_mul_8ns_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_9ns_4s_10ns_12_1_1' to 'FracNet_mac_muladjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_16s_16s_32_1_1' to 'FracNet_mul_mul_1kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_8ns_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1kbM': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_relu_small'.
INFO: [HLS 200-111]  Elapsed time: 98.907 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_1D_weight_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_1D_weight_1'.
INFO: [HLS 200-111]  Elapsed time: 55.225 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_shortcut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_29s_9ns_36_2_1' to 'FracNet_mul_29s_9lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_36s_44_2_1' to 'FracNet_mul_9ns_3mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_4ns_7ns_11_1_1' to 'FracNet_mac_muladncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_29s_9lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_shortcut'.
INFO: [HLS 200-111]  Elapsed time: 7.236 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_relu_sc_relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_sdiv_32ns_5ns_32_36_seq_1' to 'FracNet_sdiv_32nsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_udiv_4ns_4ns_4_8_seq_1' to 'FracNet_udiv_4ns_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_32s_8ns_32_2_1' to 'FracNet_mul_32s_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_7ns_32s_32_2_1' to 'FracNet_mul_7ns_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_9ns_33s_40_2_1' to 'FracNet_mul_9ns_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_6ns_7ns_32ns_32_1_1' to 'FracNet_mac_muladtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_4ns_3ns_5_1_1' to 'FracNet_mac_muladudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_4ns_7ns_1ns_8_1_1' to 'FracNet_mac_muladvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_7ns_5ns_8ns_12_1_1' to 'FracNet_mac_muladwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_12ns_16s_28_1_1' to 'FracNet_mul_mul_1xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_mul_mul_11ns_16s_27_1_1' to 'FracNet_mul_mul_1yd2' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bn_relu_sc_relu' is 9451 from HDL expression: (1'b1 == ap_CS_fsm_state37)
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_32s_8qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_7ns_3rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_9ns_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1kbM': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1xdS': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mul_mul_1yd2': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_sdiv_32nsocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_udiv_4ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_relu_sc_relu'.
INFO: [HLS 200-111]  Elapsed time: 6.524 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_layer_1D_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_layer_1D_weight'.
INFO: [HLS 200-111]  Elapsed time: 170.863 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1x1_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1x1_weights'.
INFO: [HLS 200-111]  Elapsed time: 8.96 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pg_conv1x1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_13s_15ns_20_1_1' to 'FracNet_mac_muladzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_ama_addmuladd_3ns_3ns_7ns_11ns_11_1_1' to 'FracNet_ama_addmuAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_ama_addmuAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pg_conv1x1_tile'.
INFO: [HLS 200-111]  Elapsed time: 4.915 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_8ns_5s_7ns_11_1_1' to 'FracNet_mac_muladBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladBew': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
INFO: [HLS 200-111]  Elapsed time: 13.341 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FracNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/BUS512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR512' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/image_thermo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_3x3_all_new_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/conv_weight_1x1_all_new_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/weights_all_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FracNet/DDR_buf_pack_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FracNet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn1_bias_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_feat_buf_all_0_V' to 'FracNet_feat_buf_CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight3x3_tile_buffe_54' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_0' to 'FracNet_out_buf_aDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_1' to 'FracNet_out_buf_aEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_2' to 'FracNet_out_buf_aFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_3' to 'FracNet_out_buf_aGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_4' to 'FracNet_out_buf_aHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_5' to 'FracNet_out_buf_aIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_6' to 'FracNet_out_buf_aJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_7' to 'FracNet_out_buf_aKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_8' to 'FracNet_out_buf_aLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_9' to 'FracNet_out_buf_aMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_10' to 'FracNet_out_buf_aNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_11' to 'FracNet_out_buf_aOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_12' to 'FracNet_out_buf_aPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_13' to 'FracNet_out_buf_aQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_14' to 'FracNet_out_buf_aRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_15' to 'FracNet_out_buf_aShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_16' to 'FracNet_out_buf_aThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_17' to 'FracNet_out_buf_aUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_18' to 'FracNet_out_buf_aVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_19' to 'FracNet_out_buf_aWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_20' to 'FracNet_out_buf_aXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_21' to 'FracNet_out_buf_aYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_22' to 'FracNet_out_buf_aZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_23' to 'FracNet_out_buf_a0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_24' to 'FracNet_out_buf_a1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_25' to 'FracNet_out_buf_a2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_26' to 'FracNet_out_buf_a3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_27' to 'FracNet_out_buf_a4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_28' to 'FracNet_out_buf_a5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_29' to 'FracNet_out_buf_a6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_30' to 'FracNet_out_buf_a7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_all_V_31' to 'FracNet_out_buf_a8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_feat_buf_all_1_V' to 'FracNet_feat_buf_9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_0_threshold_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'conv3x3_1_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_x_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_shift_y_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu1_weight_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_0' to 'FracNet_out_buf_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_1' to 'FracNet_out_buf_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_2' to 'FracNet_out_buf_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_3' to 'FracNet_out_buf_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_4' to 'FracNet_out_buf_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_5' to 'FracNet_out_buf_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_6' to 'FracNet_out_buf_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_7' to 'FracNet_out_buf_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_8' to 'FracNet_out_buf_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_9' to 'FracNet_out_buf_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_10' to 'FracNet_out_buf_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_11' to 'FracNet_out_buf_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_12' to 'FracNet_out_buf_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_13' to 'FracNet_out_buf_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_14' to 'FracNet_out_buf_sbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_15' to 'FracNet_out_buf_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_16' to 'FracNet_out_buf_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_17' to 'FracNet_out_buf_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_18' to 'FracNet_out_buf_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_19' to 'FracNet_out_buf_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_20' to 'FracNet_out_buf_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_21' to 'FracNet_out_buf_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_22' to 'FracNet_out_buf_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_23' to 'FracNet_out_buf_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_24' to 'FracNet_out_buf_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_25' to 'FracNet_out_buf_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_26' to 'FracNet_out_buf_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_27' to 'FracNet_out_buf_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_28' to 'FracNet_out_buf_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_29' to 'FracNet_out_buf_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_30' to 'FracNet_out_buf_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FracNet_out_buf_sc_V_31' to 'FracNet_out_buf_sbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_0_threshold_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pw_1_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_x_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_shift_y_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'relu2_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_weight_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bn2_bias_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'weight1x1_tile_buffe_6' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'image_thermo_V', 'conv_weight_3x3_all_new_V', 'conv_weight_1x1_all_new_V', 'weights_all_V' and 'DDR_buf_pack_V' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'FracNet_mac_muladd_10s_9ns_8ns_17_1_1' to 'FracNet_mac_muladbGp' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'FracNet' is 9217 from HDL expression: ((1'b1 == ap_CS_fsm_state341) | (1'b1 == ap_CS_fsm_state339) | (1'b1 == ap_CS_fsm_state316) | (1'b1 == ap_CS_fsm_state314) | (1'b1 == ap_CS_fsm_state291) | (1'b1 == ap_CS_fsm_state289) | (1'b1 == ap_CS_fsm_state266) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state241) | (1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state216) | (1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state191) | (1'b1 == ap_CS_fsm_state189) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state139) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27))
INFO: [RTGEN 206-100] Generating core module 'FracNet_mac_muladbGp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FracNet'.
INFO: [HLS 200-111]  Elapsed time: 95.399 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.63 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_urem_5ns_bkb_div'
INFO: [RTMG 210-278] Implementing memory 'pg_conv3x3_tile_mdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3hbi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_8ns_3ibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_29s_9lbW_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3mb6_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_sdiv_32nsocq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_udiv_4ns_pcA_div'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_32s_8qcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_7ns_3rcU_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'FracNet_mul_9ns_3sc4_MulnS_6'
INFO: [RTMG 210-278] Implementing memory 'FracNet_feat_buf_CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FracNet_out_buf_aDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FracNet_feat_buf_9j0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FracNet_out_buf_sbak_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:34:35 ; elapsed = 00:43:45 . Memory (MB): peak = 3650.152 ; gain = 3558.008
INFO: [VHDL 208-304] Generating VHDL RTL for FracNet.
INFO: [VLOG 209-307] Generating Verilog RTL for FracNet.
INFO: [HLS 200-112] Total elapsed time: 2627.83 seconds; peak allocated memory: 2.154 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
