<stg><name>hwmm_layer4</name>


<trans_list>

<trans id="252" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln75 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.split:0 %j = phi i4 %add_ln75, void, i4 0, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
.split:3 %br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %k = phi i6 %add_ln79, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i6 0, void %.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sum_V_8 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split

]]></Node>
<StgValue><ssdm name="sum_V_8"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %br_ln79 = br i1 %tmp, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %add_ln79 = add i6 %k, i6 2

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %trunc_ln1118 = trunc i6 %k

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118, i3 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %zext_ln1118 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %add_ln1118 = add i8 %tmp_cast, i8 %zext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %zext_ln1118_1 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %add_ln1118_1 = add i8 %add_ln1118, i8 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %zext_ln1118_2 = zext i8 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %weights_layer4_weights_V_addr = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:16 %weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %k_cast5 = zext i6 %k

]]></Node>
<StgValue><ssdm name="k_cast5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %empty_27 = trunc i6 %k

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:13 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast5

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %r_V = load i4 %input_0_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:16 %weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:21 %or_ln79 = or i4 %empty_27, i4 1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:22 %zext_ln77 = zext i4 %or_ln79

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:23 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:24 %zext_ln1118_3 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:25 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:26 %zext_ln1118_4 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:27 %add_ln1118_2 = add i8 %zext_ln1118_3, i8 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:28 %add_ln1118_3 = add i8 %add_ln1118_2, i8 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:29 %zext_ln1118_5 = zext i8 %add_ln1118_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:30 %weights_layer4_weights_V_addr_1 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:31 %input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:32 %r_V_1 = load i4 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:34 %weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:14 %r_V = load i4 %input_0_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:15 %sext_ln1192 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:17 %sext_ln1192_1 = sext i12 %weights_layer4_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:18 %mul_ln1192 = mul i40 %sext_ln1192_1, i40 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:19 %lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_8, i8 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:20 %ret_V = add i40 %lhs_1, i40 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:32 %r_V_1 = load i4 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:33 %sext_ln1192_2 = sext i32 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:34 %weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:35 %sext_ln1192_3 = sext i12 %weights_layer4_weights_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:36 %mul_ln1192_1 = mul i40 %sext_ln1192_3, i40 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:37 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:38 %lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:39 %ret_V_4 = add i40 %lhs_2, i40 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:40 %sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:41 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="4">
<![CDATA[
:0 %j_cast18 = zext i4 %j

]]></Node>
<StgValue><ssdm name="j_cast18"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 %j_cast18

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2 %store_ln83 = store i32 %sum_V_8, i4 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %or_ln75 = or i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
:4 %zext_ln79 = zext i4 %or_ln75

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:5 %zext_ln79_3 = zext i4 %or_ln75

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:0 %k_1 = phi i6 %add_ln79_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i6 0, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:1 %sum_V_9 = phi i32 %sum_V_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:3 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1:5 %br_ln79 = br i1 %tmp_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:0 %add_ln79_1 = add i6 %k_1, i6 2

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:2 %trunc_ln1118_1 = trunc i6 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:3 %tmp_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:4 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:5 %zext_ln1118_6 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:6 %add_ln1118_4 = add i8 %tmp_5_cast, i8 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:7 %add_ln1118_5 = add i8 %add_ln1118_4, i8 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:8 %zext_ln1118_7 = zext i8 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:9 %weights_layer4_weights_V_addr_2 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:15 %weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:1 %k_1_cast6 = zext i6 %k_1

]]></Node>
<StgValue><ssdm name="k_1_cast6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:10 %empty_29 = trunc i6 %k_1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:12 %input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %k_1_cast6

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:13 %r_V_2 = load i4 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:15 %weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:20 %or_ln79_1 = or i4 %empty_29, i4 1

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:21 %zext_ln77_1 = zext i4 %or_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:22 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:23 %zext_ln1118_8 = zext i7 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:24 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:25 %zext_ln1118_9 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:26 %add_ln1118_6 = add i8 %zext_ln1118_8, i8 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1118_6"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:27 %add_ln1118_7 = add i8 %add_ln1118_6, i8 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="add_ln1118_7"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:28 %zext_ln1118_10 = zext i8 %add_ln1118_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:29 %weights_layer4_weights_V_addr_3 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:30 %input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:31 %r_V_3 = load i4 %input_0_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:33 %weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:11 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:13 %r_V_2 = load i4 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:14 %sext_ln1192_4 = sext i32 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:16 %sext_ln1192_5 = sext i12 %weights_layer4_weights_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:17 %mul_ln1192_2 = mul i40 %sext_ln1192_5, i40 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:18 %lhs_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_9, i8 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:19 %ret_V_5 = add i40 %lhs_4, i40 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:31 %r_V_3 = load i4 %input_0_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:32 %sext_ln1192_6 = sext i32 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:33 %weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_3"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:34 %sext_ln1192_7 = sext i12 %weights_layer4_weights_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:35 %mul_ln1192_3 = mul i40 %sext_ln1192_7, i40 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:36 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:37 %lhs_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:38 %ret_V_6 = add i40 %lhs_5, i40 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:39 %sum_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split:40 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="output_0_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1 %store_ln83 = store i32 %sum_V_9, i4 %output_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %or_ln75_1 = or i4 %j, i4 2

]]></Node>
<StgValue><ssdm name="or_ln75_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln79_1 = zext i4 %or_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="4">
<![CDATA[
:4 %zext_ln79_4 = zext i4 %or_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:0 %k_2 = phi i6 %add_ln79_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i6 0, void

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:1 %sum_V_10 = phi i32 %sum_V_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_V_10"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:3 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:4 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2:5 %br_ln79 = br i1 %tmp_10, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:0 %add_ln79_2 = add i6 %k_2, i6 2

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:2 %trunc_ln1118_2 = trunc i6 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:3 %tmp_10_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:4 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:5 %zext_ln1118_11 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:6 %add_ln1118_8 = add i8 %tmp_10_cast, i8 %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:7 %add_ln1118_9 = add i8 %add_ln1118_8, i8 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="add_ln1118_9"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:8 %zext_ln1118_12 = zext i8 %add_ln1118_9

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:9 %weights_layer4_weights_V_addr_4 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:15 %weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:1 %k_2_cast7 = zext i6 %k_2

]]></Node>
<StgValue><ssdm name="k_2_cast7"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:10 %empty_31 = trunc i6 %k_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:12 %input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %k_2_cast7

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:13 %r_V_4 = load i4 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:15 %weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_4"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:20 %or_ln79_2 = or i4 %empty_31, i4 1

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:21 %zext_ln77_2 = zext i4 %or_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:22 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:23 %zext_ln1118_13 = zext i7 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:24 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:25 %zext_ln1118_14 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:26 %add_ln1118_10 = add i8 %zext_ln1118_13, i8 %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln1118_10"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:27 %add_ln1118_11 = add i8 %add_ln1118_10, i8 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="add_ln1118_11"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:28 %zext_ln1118_15 = zext i8 %add_ln1118_11

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:29 %weights_layer4_weights_V_addr_5 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:30 %input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:31 %r_V_5 = load i4 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:33 %weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:11 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:13 %r_V_4 = load i4 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:14 %sext_ln1192_8 = sext i32 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:16 %sext_ln1192_9 = sext i12 %weights_layer4_weights_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:17 %mul_ln1192_4 = mul i40 %sext_ln1192_9, i40 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:18 %lhs_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_10, i8 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:19 %ret_V_7 = add i40 %lhs_7, i40 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:31 %r_V_5 = load i4 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:32 %sext_ln1192_10 = sext i32 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:33 %weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:34 %sext_ln1192_11 = sext i12 %weights_layer4_weights_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:35 %mul_ln1192_5 = mul i40 %sext_ln1192_11, i40 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:36 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:37 %lhs_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:38 %ret_V_8 = add i40 %lhs_8, i40 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:39 %sum_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split:40 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="output_0_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1 %store_ln83 = store i32 %sum_V_10, i4 %output_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %or_ln75_2 = or i4 %j, i4 3

]]></Node>
<StgValue><ssdm name="or_ln75_2"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="4">
<![CDATA[
:3 %zext_ln79_2 = zext i4 %or_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="4">
<![CDATA[
:4 %zext_ln79_5 = zext i4 %or_ln75_2

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:0 %k_3 = phi i6 %add_ln79_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i6 0, void

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:3 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:5 %br_ln79 = br i1 %tmp_14, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:0 %add_ln79_3 = add i6 %k_3, i6 2

]]></Node>
<StgValue><ssdm name="add_ln79_3"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:2 %trunc_ln1118_3 = trunc i6 %k_3

]]></Node>
<StgValue><ssdm name="trunc_ln1118_3"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:3 %tmp_15_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:4 %tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:5 %zext_ln1118_16 = zext i7 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:6 %add_ln1118_12 = add i8 %tmp_15_cast, i8 %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="add_ln1118_12"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:7 %add_ln1118_13 = add i8 %add_ln1118_12, i8 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="add_ln1118_13"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:8 %zext_ln1118_17 = zext i8 %add_ln1118_13

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:9 %weights_layer4_weights_V_addr_6 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_6"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:15 %weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:1 %sum_V_11 = phi i32 %sum_V_7, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void

]]></Node>
<StgValue><ssdm name="sum_V_11"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3:4 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:1 %k_3_cast8 = zext i6 %k_3

]]></Node>
<StgValue><ssdm name="k_3_cast8"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:10 %empty_33 = trunc i6 %k_3

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:12 %input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %k_3_cast8

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:13 %r_V_6 = load i4 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:15 %weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_6"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:20 %or_ln79_3 = or i4 %empty_33, i4 1

]]></Node>
<StgValue><ssdm name="or_ln79_3"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:21 %zext_ln77_3 = zext i4 %or_ln79_3

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:22 %tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:23 %zext_ln1118_18 = zext i7 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:24 %tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:25 %zext_ln1118_19 = zext i5 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:26 %add_ln1118_14 = add i8 %zext_ln1118_18, i8 %zext_ln1118_19

]]></Node>
<StgValue><ssdm name="add_ln1118_14"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:27 %add_ln1118_15 = add i8 %add_ln1118_14, i8 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="add_ln1118_15"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:28 %zext_ln1118_20 = zext i8 %add_ln1118_15

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:29 %weights_layer4_weights_V_addr_7 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_addr_7"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:30 %input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:31 %r_V_7 = load i4 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:33 %weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:11 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:13 %r_V_6 = load i4 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:14 %sext_ln1192_12 = sext i32 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:16 %sext_ln1192_13 = sext i12 %weights_layer4_weights_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:17 %mul_ln1192_6 = mul i40 %sext_ln1192_13, i40 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:18 %lhs_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_11, i8 0

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:19 %ret_V_9 = add i40 %lhs_10, i40 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:31 %r_V_7 = load i4 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:32 %sext_ln1192_14 = sext i32 %r_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:33 %weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_layer4_weights_V_load_7"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="40" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:34 %sext_ln1192_15 = sext i12 %weights_layer4_weights_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:35 %mul_ln1192_7 = mul i40 %sext_ln1192_15, i40 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:36 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:37 %lhs_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:38 %ret_V_10 = add i40 %lhs_11, i40 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:39 %sum_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split:40 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="output_0_addr_3"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1 %store_ln83 = store i32 %sum_V_11, i4 %output_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln75 = add i4 %j, i4 4

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="299" name="input_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="300" name="output_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="301" name="weights_layer4_weights_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="weights_layer4_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="302" from="add_ln75" to="j" fromId="250" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="303" from="br_ln0" to="j" fromId="251" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="305" from="StgValue_304" to="j" fromId="304" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="306" from="br_ln75" to="j" fromId="19" toId="20">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="307" toId="21">
</dataflow>
<dataflow id="310" from="StgValue_309" to="empty" fromId="309" toId="21">
</dataflow>
<dataflow id="311" from="StgValue_309" to="empty" fromId="309" toId="21">
</dataflow>
<dataflow id="312" from="StgValue_309" to="empty" fromId="309" toId="21">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecLoopName" to="specloopname_ln75" fromId="313" toId="22">
</dataflow>
<dataflow id="316" from="empty_2" to="specloopname_ln75" fromId="315" toId="22">
</dataflow>
<dataflow id="317" from="add_ln79" to="k" fromId="30" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="318" from="br_ln0" to="k" fromId="75" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="320" from="StgValue_319" to="k" fromId="319" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="321" from="br_ln79" to="k" fromId="23" toId="24">
</dataflow>
<dataflow id="322" from="sum_V" to="sum_V_8" fromId="74" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="323" from="br_ln0" to="sum_V_8" fromId="75" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="325" from="StgValue_324" to="sum_V_8" fromId="324" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="br_ln79" to="sum_V_8" fromId="23" toId="25">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="327" toId="26">
</dataflow>
<dataflow id="330" from="StgValue_329" to="specpipeline_ln0" fromId="329" toId="26">
</dataflow>
<dataflow id="331" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="26">
</dataflow>
<dataflow id="333" from="StgValue_332" to="specpipeline_ln0" fromId="332" toId="26">
</dataflow>
<dataflow id="334" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="26">
</dataflow>
<dataflow id="336" from="p_str" to="specpipeline_ln0" fromId="335" toId="26">
</dataflow>
<dataflow id="338" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="337" toId="27">
</dataflow>
<dataflow id="339" from="k" to="tmp" fromId="24" toId="27">
</dataflow>
<dataflow id="341" from="StgValue_340" to="tmp" fromId="340" toId="27">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="307" toId="28">
</dataflow>
<dataflow id="344" from="StgValue_343" to="empty_26" fromId="343" toId="28">
</dataflow>
<dataflow id="345" from="StgValue_343" to="empty_26" fromId="343" toId="28">
</dataflow>
<dataflow id="346" from="StgValue_343" to="empty_26" fromId="343" toId="28">
</dataflow>
<dataflow id="347" from="tmp" to="br_ln79" fromId="27" toId="29">
</dataflow>
<dataflow id="348" from="k" to="add_ln79" fromId="24" toId="30">
</dataflow>
<dataflow id="350" from="StgValue_349" to="add_ln79" fromId="349" toId="30">
</dataflow>
<dataflow id="351" from="k" to="trunc_ln1118" fromId="24" toId="31">
</dataflow>
<dataflow id="353" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_cast" fromId="352" toId="32">
</dataflow>
<dataflow id="354" from="trunc_ln1118" to="tmp_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="356" from="StgValue_355" to="tmp_cast" fromId="355" toId="32">
</dataflow>
<dataflow id="358" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_1" fromId="357" toId="33">
</dataflow>
<dataflow id="359" from="k" to="tmp_1" fromId="24" toId="33">
</dataflow>
<dataflow id="361" from="StgValue_360" to="tmp_1" fromId="360" toId="33">
</dataflow>
<dataflow id="362" from="tmp_1" to="zext_ln1118" fromId="33" toId="34">
</dataflow>
<dataflow id="363" from="tmp_cast" to="add_ln1118" fromId="32" toId="35">
</dataflow>
<dataflow id="364" from="zext_ln1118" to="add_ln1118" fromId="34" toId="35">
</dataflow>
<dataflow id="365" from="j" to="zext_ln1118_1" fromId="20" toId="36">
</dataflow>
<dataflow id="366" from="add_ln1118" to="add_ln1118_1" fromId="35" toId="37">
</dataflow>
<dataflow id="367" from="zext_ln1118_1" to="add_ln1118_1" fromId="36" toId="37">
</dataflow>
<dataflow id="368" from="add_ln1118_1" to="zext_ln1118_2" fromId="37" toId="38">
</dataflow>
<dataflow id="369" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr" fromId="301" toId="39">
</dataflow>
<dataflow id="371" from="StgValue_370" to="weights_layer4_weights_V_addr" fromId="370" toId="39">
</dataflow>
<dataflow id="372" from="zext_ln1118_2" to="weights_layer4_weights_V_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="373" from="weights_layer4_weights_V_addr" to="weights_layer4_weights_V_load" fromId="39" toId="40">
</dataflow>
<dataflow id="374" from="k" to="k_cast5" fromId="24" toId="41">
</dataflow>
<dataflow id="375" from="k" to="empty_27" fromId="24" toId="42">
</dataflow>
<dataflow id="376" from="input_0" to="input_0_addr" fromId="299" toId="43">
</dataflow>
<dataflow id="377" from="StgValue_370" to="input_0_addr" fromId="370" toId="43">
</dataflow>
<dataflow id="378" from="k_cast5" to="input_0_addr" fromId="41" toId="43">
</dataflow>
<dataflow id="379" from="input_0_addr" to="r_V" fromId="43" toId="44">
</dataflow>
<dataflow id="380" from="weights_layer4_weights_V_addr" to="weights_layer4_weights_V_load" fromId="39" toId="45">
</dataflow>
<dataflow id="381" from="empty_27" to="or_ln79" fromId="42" toId="46">
</dataflow>
<dataflow id="383" from="StgValue_382" to="or_ln79" fromId="382" toId="46">
</dataflow>
<dataflow id="384" from="or_ln79" to="zext_ln77" fromId="46" toId="47">
</dataflow>
<dataflow id="386" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_2" fromId="385" toId="48">
</dataflow>
<dataflow id="387" from="or_ln79" to="tmp_2" fromId="46" toId="48">
</dataflow>
<dataflow id="388" from="StgValue_355" to="tmp_2" fromId="355" toId="48">
</dataflow>
<dataflow id="389" from="tmp_2" to="zext_ln1118_3" fromId="48" toId="49">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_3" fromId="390" toId="50">
</dataflow>
<dataflow id="392" from="or_ln79" to="tmp_3" fromId="46" toId="50">
</dataflow>
<dataflow id="393" from="StgValue_360" to="tmp_3" fromId="360" toId="50">
</dataflow>
<dataflow id="394" from="tmp_3" to="zext_ln1118_4" fromId="50" toId="51">
</dataflow>
<dataflow id="395" from="zext_ln1118_3" to="add_ln1118_2" fromId="49" toId="52">
</dataflow>
<dataflow id="396" from="zext_ln1118_4" to="add_ln1118_2" fromId="51" toId="52">
</dataflow>
<dataflow id="397" from="add_ln1118_2" to="add_ln1118_3" fromId="52" toId="53">
</dataflow>
<dataflow id="398" from="zext_ln1118_1" to="add_ln1118_3" fromId="36" toId="53">
</dataflow>
<dataflow id="399" from="add_ln1118_3" to="zext_ln1118_5" fromId="53" toId="54">
</dataflow>
<dataflow id="400" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_1" fromId="301" toId="55">
</dataflow>
<dataflow id="401" from="StgValue_370" to="weights_layer4_weights_V_addr_1" fromId="370" toId="55">
</dataflow>
<dataflow id="402" from="zext_ln1118_5" to="weights_layer4_weights_V_addr_1" fromId="54" toId="55">
</dataflow>
<dataflow id="403" from="input_0" to="input_0_addr_1" fromId="299" toId="56">
</dataflow>
<dataflow id="404" from="StgValue_370" to="input_0_addr_1" fromId="370" toId="56">
</dataflow>
<dataflow id="405" from="zext_ln77" to="input_0_addr_1" fromId="47" toId="56">
</dataflow>
<dataflow id="406" from="input_0_addr_1" to="r_V_1" fromId="56" toId="57">
</dataflow>
<dataflow id="407" from="weights_layer4_weights_V_addr_1" to="weights_layer4_weights_V_load_1" fromId="55" toId="58">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="313" toId="59">
</dataflow>
<dataflow id="410" from="empty_1" to="specloopname_ln77" fromId="409" toId="59">
</dataflow>
<dataflow id="411" from="input_0_addr" to="r_V" fromId="43" toId="60">
</dataflow>
<dataflow id="412" from="r_V" to="sext_ln1192" fromId="60" toId="61">
</dataflow>
<dataflow id="413" from="weights_layer4_weights_V_load" to="sext_ln1192_1" fromId="45" toId="62">
</dataflow>
<dataflow id="414" from="sext_ln1192_1" to="mul_ln1192" fromId="62" toId="63">
</dataflow>
<dataflow id="415" from="sext_ln1192" to="mul_ln1192" fromId="61" toId="63">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_1" fromId="416" toId="64">
</dataflow>
<dataflow id="418" from="sum_V_8" to="lhs_1" fromId="25" toId="64">
</dataflow>
<dataflow id="420" from="StgValue_419" to="lhs_1" fromId="419" toId="64">
</dataflow>
<dataflow id="421" from="lhs_1" to="ret_V" fromId="64" toId="65">
</dataflow>
<dataflow id="422" from="mul_ln1192" to="ret_V" fromId="63" toId="65">
</dataflow>
<dataflow id="423" from="input_0_addr_1" to="r_V_1" fromId="56" toId="66">
</dataflow>
<dataflow id="424" from="r_V_1" to="sext_ln1192_2" fromId="66" toId="67">
</dataflow>
<dataflow id="425" from="weights_layer4_weights_V_addr_1" to="weights_layer4_weights_V_load_1" fromId="55" toId="68">
</dataflow>
<dataflow id="426" from="weights_layer4_weights_V_load_1" to="sext_ln1192_3" fromId="68" toId="69">
</dataflow>
<dataflow id="427" from="sext_ln1192_3" to="mul_ln1192_1" fromId="69" toId="70">
</dataflow>
<dataflow id="428" from="sext_ln1192_2" to="mul_ln1192_1" fromId="67" toId="70">
</dataflow>
<dataflow id="430" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="tmp_4" fromId="429" toId="71">
</dataflow>
<dataflow id="431" from="ret_V" to="tmp_4" fromId="65" toId="71">
</dataflow>
<dataflow id="433" from="StgValue_432" to="tmp_4" fromId="432" toId="71">
</dataflow>
<dataflow id="435" from="StgValue_434" to="tmp_4" fromId="434" toId="71">
</dataflow>
<dataflow id="436" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_2" fromId="416" toId="72">
</dataflow>
<dataflow id="437" from="tmp_4" to="lhs_2" fromId="71" toId="72">
</dataflow>
<dataflow id="438" from="StgValue_419" to="lhs_2" fromId="419" toId="72">
</dataflow>
<dataflow id="439" from="lhs_2" to="ret_V_4" fromId="72" toId="73">
</dataflow>
<dataflow id="440" from="mul_ln1192_1" to="ret_V_4" fromId="70" toId="73">
</dataflow>
<dataflow id="441" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="sum_V" fromId="429" toId="74">
</dataflow>
<dataflow id="442" from="ret_V_4" to="sum_V" fromId="73" toId="74">
</dataflow>
<dataflow id="443" from="StgValue_432" to="sum_V" fromId="432" toId="74">
</dataflow>
<dataflow id="444" from="StgValue_434" to="sum_V" fromId="434" toId="74">
</dataflow>
<dataflow id="445" from="j" to="j_cast18" fromId="20" toId="76">
</dataflow>
<dataflow id="446" from="output_0" to="output_0_addr" fromId="300" toId="77">
</dataflow>
<dataflow id="447" from="StgValue_370" to="output_0_addr" fromId="370" toId="77">
</dataflow>
<dataflow id="448" from="j_cast18" to="output_0_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="449" from="sum_V_8" to="store_ln83" fromId="25" toId="78">
</dataflow>
<dataflow id="450" from="output_0_addr" to="store_ln83" fromId="77" toId="78">
</dataflow>
<dataflow id="451" from="j" to="or_ln75" fromId="20" toId="79">
</dataflow>
<dataflow id="452" from="StgValue_382" to="or_ln75" fromId="382" toId="79">
</dataflow>
<dataflow id="453" from="or_ln75" to="zext_ln79" fromId="79" toId="80">
</dataflow>
<dataflow id="454" from="or_ln75" to="zext_ln79_3" fromId="79" toId="81">
</dataflow>
<dataflow id="455" from="add_ln79_1" to="k_1" fromId="89" toId="83">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="456" from="br_ln0" to="k_1" fromId="133" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="457" from="StgValue_319" to="k_1" fromId="319" toId="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="458" from="br_ln79" to="k_1" fromId="82" toId="83">
</dataflow>
<dataflow id="459" from="sum_V_3" to="sum_V_9" fromId="132" toId="84">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="460" from="br_ln0" to="sum_V_9" fromId="133" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="461" from="StgValue_324" to="sum_V_9" fromId="324" toId="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="462" from="br_ln79" to="sum_V_9" fromId="82" toId="84">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="327" toId="85">
</dataflow>
<dataflow id="464" from="StgValue_329" to="specpipeline_ln0" fromId="329" toId="85">
</dataflow>
<dataflow id="465" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="85">
</dataflow>
<dataflow id="466" from="StgValue_332" to="specpipeline_ln0" fromId="332" toId="85">
</dataflow>
<dataflow id="467" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="85">
</dataflow>
<dataflow id="468" from="p_str" to="specpipeline_ln0" fromId="335" toId="85">
</dataflow>
<dataflow id="469" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_5" fromId="337" toId="86">
</dataflow>
<dataflow id="470" from="k_1" to="tmp_5" fromId="83" toId="86">
</dataflow>
<dataflow id="471" from="StgValue_340" to="tmp_5" fromId="340" toId="86">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="307" toId="87">
</dataflow>
<dataflow id="473" from="StgValue_343" to="empty_28" fromId="343" toId="87">
</dataflow>
<dataflow id="474" from="StgValue_343" to="empty_28" fromId="343" toId="87">
</dataflow>
<dataflow id="475" from="StgValue_343" to="empty_28" fromId="343" toId="87">
</dataflow>
<dataflow id="476" from="tmp_5" to="br_ln79" fromId="86" toId="88">
</dataflow>
<dataflow id="477" from="k_1" to="add_ln79_1" fromId="83" toId="89">
</dataflow>
<dataflow id="478" from="StgValue_349" to="add_ln79_1" fromId="349" toId="89">
</dataflow>
<dataflow id="479" from="k_1" to="trunc_ln1118_1" fromId="83" toId="90">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_5_cast" fromId="352" toId="91">
</dataflow>
<dataflow id="481" from="trunc_ln1118_1" to="tmp_5_cast" fromId="90" toId="91">
</dataflow>
<dataflow id="482" from="StgValue_355" to="tmp_5_cast" fromId="355" toId="91">
</dataflow>
<dataflow id="483" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_6" fromId="357" toId="92">
</dataflow>
<dataflow id="484" from="k_1" to="tmp_6" fromId="83" toId="92">
</dataflow>
<dataflow id="485" from="StgValue_360" to="tmp_6" fromId="360" toId="92">
</dataflow>
<dataflow id="486" from="tmp_6" to="zext_ln1118_6" fromId="92" toId="93">
</dataflow>
<dataflow id="487" from="tmp_5_cast" to="add_ln1118_4" fromId="91" toId="94">
</dataflow>
<dataflow id="488" from="zext_ln1118_6" to="add_ln1118_4" fromId="93" toId="94">
</dataflow>
<dataflow id="489" from="add_ln1118_4" to="add_ln1118_5" fromId="94" toId="95">
</dataflow>
<dataflow id="490" from="zext_ln79_3" to="add_ln1118_5" fromId="81" toId="95">
</dataflow>
<dataflow id="491" from="add_ln1118_5" to="zext_ln1118_7" fromId="95" toId="96">
</dataflow>
<dataflow id="492" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_2" fromId="301" toId="97">
</dataflow>
<dataflow id="493" from="StgValue_370" to="weights_layer4_weights_V_addr_2" fromId="370" toId="97">
</dataflow>
<dataflow id="494" from="zext_ln1118_7" to="weights_layer4_weights_V_addr_2" fromId="96" toId="97">
</dataflow>
<dataflow id="495" from="weights_layer4_weights_V_addr_2" to="weights_layer4_weights_V_load_2" fromId="97" toId="98">
</dataflow>
<dataflow id="496" from="k_1" to="k_1_cast6" fromId="83" toId="99">
</dataflow>
<dataflow id="497" from="k_1" to="empty_29" fromId="83" toId="100">
</dataflow>
<dataflow id="498" from="input_0" to="input_0_addr_2" fromId="299" toId="101">
</dataflow>
<dataflow id="499" from="StgValue_370" to="input_0_addr_2" fromId="370" toId="101">
</dataflow>
<dataflow id="500" from="k_1_cast6" to="input_0_addr_2" fromId="99" toId="101">
</dataflow>
<dataflow id="501" from="input_0_addr_2" to="r_V_2" fromId="101" toId="102">
</dataflow>
<dataflow id="502" from="weights_layer4_weights_V_addr_2" to="weights_layer4_weights_V_load_2" fromId="97" toId="103">
</dataflow>
<dataflow id="503" from="empty_29" to="or_ln79_1" fromId="100" toId="104">
</dataflow>
<dataflow id="504" from="StgValue_382" to="or_ln79_1" fromId="382" toId="104">
</dataflow>
<dataflow id="505" from="or_ln79_1" to="zext_ln77_1" fromId="104" toId="105">
</dataflow>
<dataflow id="506" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_7" fromId="385" toId="106">
</dataflow>
<dataflow id="507" from="or_ln79_1" to="tmp_7" fromId="104" toId="106">
</dataflow>
<dataflow id="508" from="StgValue_355" to="tmp_7" fromId="355" toId="106">
</dataflow>
<dataflow id="509" from="tmp_7" to="zext_ln1118_8" fromId="106" toId="107">
</dataflow>
<dataflow id="510" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_8" fromId="390" toId="108">
</dataflow>
<dataflow id="511" from="or_ln79_1" to="tmp_8" fromId="104" toId="108">
</dataflow>
<dataflow id="512" from="StgValue_360" to="tmp_8" fromId="360" toId="108">
</dataflow>
<dataflow id="513" from="tmp_8" to="zext_ln1118_9" fromId="108" toId="109">
</dataflow>
<dataflow id="514" from="zext_ln1118_8" to="add_ln1118_6" fromId="107" toId="110">
</dataflow>
<dataflow id="515" from="zext_ln1118_9" to="add_ln1118_6" fromId="109" toId="110">
</dataflow>
<dataflow id="516" from="add_ln1118_6" to="add_ln1118_7" fromId="110" toId="111">
</dataflow>
<dataflow id="517" from="zext_ln79_3" to="add_ln1118_7" fromId="81" toId="111">
</dataflow>
<dataflow id="518" from="add_ln1118_7" to="zext_ln1118_10" fromId="111" toId="112">
</dataflow>
<dataflow id="519" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_3" fromId="301" toId="113">
</dataflow>
<dataflow id="520" from="StgValue_370" to="weights_layer4_weights_V_addr_3" fromId="370" toId="113">
</dataflow>
<dataflow id="521" from="zext_ln1118_10" to="weights_layer4_weights_V_addr_3" fromId="112" toId="113">
</dataflow>
<dataflow id="522" from="input_0" to="input_0_addr_3" fromId="299" toId="114">
</dataflow>
<dataflow id="523" from="StgValue_370" to="input_0_addr_3" fromId="370" toId="114">
</dataflow>
<dataflow id="524" from="zext_ln77_1" to="input_0_addr_3" fromId="105" toId="114">
</dataflow>
<dataflow id="525" from="input_0_addr_3" to="r_V_3" fromId="114" toId="115">
</dataflow>
<dataflow id="526" from="weights_layer4_weights_V_addr_3" to="weights_layer4_weights_V_load_3" fromId="113" toId="116">
</dataflow>
<dataflow id="527" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="313" toId="117">
</dataflow>
<dataflow id="528" from="empty_1" to="specloopname_ln77" fromId="409" toId="117">
</dataflow>
<dataflow id="529" from="input_0_addr_2" to="r_V_2" fromId="101" toId="118">
</dataflow>
<dataflow id="530" from="r_V_2" to="sext_ln1192_4" fromId="118" toId="119">
</dataflow>
<dataflow id="531" from="weights_layer4_weights_V_load_2" to="sext_ln1192_5" fromId="103" toId="120">
</dataflow>
<dataflow id="532" from="sext_ln1192_5" to="mul_ln1192_2" fromId="120" toId="121">
</dataflow>
<dataflow id="533" from="sext_ln1192_4" to="mul_ln1192_2" fromId="119" toId="121">
</dataflow>
<dataflow id="534" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_4" fromId="416" toId="122">
</dataflow>
<dataflow id="535" from="sum_V_9" to="lhs_4" fromId="84" toId="122">
</dataflow>
<dataflow id="536" from="StgValue_419" to="lhs_4" fromId="419" toId="122">
</dataflow>
<dataflow id="537" from="lhs_4" to="ret_V_5" fromId="122" toId="123">
</dataflow>
<dataflow id="538" from="mul_ln1192_2" to="ret_V_5" fromId="121" toId="123">
</dataflow>
<dataflow id="539" from="input_0_addr_3" to="r_V_3" fromId="114" toId="124">
</dataflow>
<dataflow id="540" from="r_V_3" to="sext_ln1192_6" fromId="124" toId="125">
</dataflow>
<dataflow id="541" from="weights_layer4_weights_V_addr_3" to="weights_layer4_weights_V_load_3" fromId="113" toId="126">
</dataflow>
<dataflow id="542" from="weights_layer4_weights_V_load_3" to="sext_ln1192_7" fromId="126" toId="127">
</dataflow>
<dataflow id="543" from="sext_ln1192_7" to="mul_ln1192_3" fromId="127" toId="128">
</dataflow>
<dataflow id="544" from="sext_ln1192_6" to="mul_ln1192_3" fromId="125" toId="128">
</dataflow>
<dataflow id="545" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="tmp_9" fromId="429" toId="129">
</dataflow>
<dataflow id="546" from="ret_V_5" to="tmp_9" fromId="123" toId="129">
</dataflow>
<dataflow id="547" from="StgValue_432" to="tmp_9" fromId="432" toId="129">
</dataflow>
<dataflow id="548" from="StgValue_434" to="tmp_9" fromId="434" toId="129">
</dataflow>
<dataflow id="549" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_5" fromId="416" toId="130">
</dataflow>
<dataflow id="550" from="tmp_9" to="lhs_5" fromId="129" toId="130">
</dataflow>
<dataflow id="551" from="StgValue_419" to="lhs_5" fromId="419" toId="130">
</dataflow>
<dataflow id="552" from="lhs_5" to="ret_V_6" fromId="130" toId="131">
</dataflow>
<dataflow id="553" from="mul_ln1192_3" to="ret_V_6" fromId="128" toId="131">
</dataflow>
<dataflow id="554" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="sum_V_3" fromId="429" toId="132">
</dataflow>
<dataflow id="555" from="ret_V_6" to="sum_V_3" fromId="131" toId="132">
</dataflow>
<dataflow id="556" from="StgValue_432" to="sum_V_3" fromId="432" toId="132">
</dataflow>
<dataflow id="557" from="StgValue_434" to="sum_V_3" fromId="434" toId="132">
</dataflow>
<dataflow id="558" from="output_0" to="output_0_addr_1" fromId="300" toId="134">
</dataflow>
<dataflow id="559" from="StgValue_370" to="output_0_addr_1" fromId="370" toId="134">
</dataflow>
<dataflow id="560" from="zext_ln79" to="output_0_addr_1" fromId="80" toId="134">
</dataflow>
<dataflow id="561" from="sum_V_9" to="store_ln83" fromId="84" toId="135">
</dataflow>
<dataflow id="562" from="output_0_addr_1" to="store_ln83" fromId="134" toId="135">
</dataflow>
<dataflow id="563" from="j" to="or_ln75_1" fromId="20" toId="136">
</dataflow>
<dataflow id="565" from="StgValue_564" to="or_ln75_1" fromId="564" toId="136">
</dataflow>
<dataflow id="566" from="or_ln75_1" to="zext_ln79_1" fromId="136" toId="137">
</dataflow>
<dataflow id="567" from="or_ln75_1" to="zext_ln79_4" fromId="136" toId="138">
</dataflow>
<dataflow id="568" from="add_ln79_2" to="k_2" fromId="146" toId="140">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="569" from="br_ln0" to="k_2" fromId="190" toId="140">
<BackEdge/>
</dataflow>
<dataflow id="570" from="StgValue_319" to="k_2" fromId="319" toId="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="571" from="br_ln79" to="k_2" fromId="139" toId="140">
</dataflow>
<dataflow id="572" from="sum_V_5" to="sum_V_10" fromId="189" toId="141">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="573" from="br_ln0" to="sum_V_10" fromId="190" toId="141">
<BackEdge/>
</dataflow>
<dataflow id="574" from="StgValue_324" to="sum_V_10" fromId="324" toId="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="575" from="br_ln79" to="sum_V_10" fromId="139" toId="141">
</dataflow>
<dataflow id="576" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="327" toId="142">
</dataflow>
<dataflow id="577" from="StgValue_329" to="specpipeline_ln0" fromId="329" toId="142">
</dataflow>
<dataflow id="578" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="142">
</dataflow>
<dataflow id="579" from="StgValue_332" to="specpipeline_ln0" fromId="332" toId="142">
</dataflow>
<dataflow id="580" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="142">
</dataflow>
<dataflow id="581" from="p_str" to="specpipeline_ln0" fromId="335" toId="142">
</dataflow>
<dataflow id="582" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_10" fromId="337" toId="143">
</dataflow>
<dataflow id="583" from="k_2" to="tmp_10" fromId="140" toId="143">
</dataflow>
<dataflow id="584" from="StgValue_340" to="tmp_10" fromId="340" toId="143">
</dataflow>
<dataflow id="585" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="307" toId="144">
</dataflow>
<dataflow id="586" from="StgValue_343" to="empty_30" fromId="343" toId="144">
</dataflow>
<dataflow id="587" from="StgValue_343" to="empty_30" fromId="343" toId="144">
</dataflow>
<dataflow id="588" from="StgValue_343" to="empty_30" fromId="343" toId="144">
</dataflow>
<dataflow id="589" from="tmp_10" to="br_ln79" fromId="143" toId="145">
</dataflow>
<dataflow id="590" from="k_2" to="add_ln79_2" fromId="140" toId="146">
</dataflow>
<dataflow id="591" from="StgValue_349" to="add_ln79_2" fromId="349" toId="146">
</dataflow>
<dataflow id="592" from="k_2" to="trunc_ln1118_2" fromId="140" toId="147">
</dataflow>
<dataflow id="593" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_10_cast" fromId="352" toId="148">
</dataflow>
<dataflow id="594" from="trunc_ln1118_2" to="tmp_10_cast" fromId="147" toId="148">
</dataflow>
<dataflow id="595" from="StgValue_355" to="tmp_10_cast" fromId="355" toId="148">
</dataflow>
<dataflow id="596" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_s" fromId="357" toId="149">
</dataflow>
<dataflow id="597" from="k_2" to="tmp_s" fromId="140" toId="149">
</dataflow>
<dataflow id="598" from="StgValue_360" to="tmp_s" fromId="360" toId="149">
</dataflow>
<dataflow id="599" from="tmp_s" to="zext_ln1118_11" fromId="149" toId="150">
</dataflow>
<dataflow id="600" from="tmp_10_cast" to="add_ln1118_8" fromId="148" toId="151">
</dataflow>
<dataflow id="601" from="zext_ln1118_11" to="add_ln1118_8" fromId="150" toId="151">
</dataflow>
<dataflow id="602" from="add_ln1118_8" to="add_ln1118_9" fromId="151" toId="152">
</dataflow>
<dataflow id="603" from="zext_ln79_4" to="add_ln1118_9" fromId="138" toId="152">
</dataflow>
<dataflow id="604" from="add_ln1118_9" to="zext_ln1118_12" fromId="152" toId="153">
</dataflow>
<dataflow id="605" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_4" fromId="301" toId="154">
</dataflow>
<dataflow id="606" from="StgValue_370" to="weights_layer4_weights_V_addr_4" fromId="370" toId="154">
</dataflow>
<dataflow id="607" from="zext_ln1118_12" to="weights_layer4_weights_V_addr_4" fromId="153" toId="154">
</dataflow>
<dataflow id="608" from="weights_layer4_weights_V_addr_4" to="weights_layer4_weights_V_load_4" fromId="154" toId="155">
</dataflow>
<dataflow id="609" from="k_2" to="k_2_cast7" fromId="140" toId="156">
</dataflow>
<dataflow id="610" from="k_2" to="empty_31" fromId="140" toId="157">
</dataflow>
<dataflow id="611" from="input_0" to="input_0_addr_4" fromId="299" toId="158">
</dataflow>
<dataflow id="612" from="StgValue_370" to="input_0_addr_4" fromId="370" toId="158">
</dataflow>
<dataflow id="613" from="k_2_cast7" to="input_0_addr_4" fromId="156" toId="158">
</dataflow>
<dataflow id="614" from="input_0_addr_4" to="r_V_4" fromId="158" toId="159">
</dataflow>
<dataflow id="615" from="weights_layer4_weights_V_addr_4" to="weights_layer4_weights_V_load_4" fromId="154" toId="160">
</dataflow>
<dataflow id="616" from="empty_31" to="or_ln79_2" fromId="157" toId="161">
</dataflow>
<dataflow id="617" from="StgValue_382" to="or_ln79_2" fromId="382" toId="161">
</dataflow>
<dataflow id="618" from="or_ln79_2" to="zext_ln77_2" fromId="161" toId="162">
</dataflow>
<dataflow id="619" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_11" fromId="385" toId="163">
</dataflow>
<dataflow id="620" from="or_ln79_2" to="tmp_11" fromId="161" toId="163">
</dataflow>
<dataflow id="621" from="StgValue_355" to="tmp_11" fromId="355" toId="163">
</dataflow>
<dataflow id="622" from="tmp_11" to="zext_ln1118_13" fromId="163" toId="164">
</dataflow>
<dataflow id="623" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_12" fromId="390" toId="165">
</dataflow>
<dataflow id="624" from="or_ln79_2" to="tmp_12" fromId="161" toId="165">
</dataflow>
<dataflow id="625" from="StgValue_360" to="tmp_12" fromId="360" toId="165">
</dataflow>
<dataflow id="626" from="tmp_12" to="zext_ln1118_14" fromId="165" toId="166">
</dataflow>
<dataflow id="627" from="zext_ln1118_13" to="add_ln1118_10" fromId="164" toId="167">
</dataflow>
<dataflow id="628" from="zext_ln1118_14" to="add_ln1118_10" fromId="166" toId="167">
</dataflow>
<dataflow id="629" from="add_ln1118_10" to="add_ln1118_11" fromId="167" toId="168">
</dataflow>
<dataflow id="630" from="zext_ln79_4" to="add_ln1118_11" fromId="138" toId="168">
</dataflow>
<dataflow id="631" from="add_ln1118_11" to="zext_ln1118_15" fromId="168" toId="169">
</dataflow>
<dataflow id="632" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_5" fromId="301" toId="170">
</dataflow>
<dataflow id="633" from="StgValue_370" to="weights_layer4_weights_V_addr_5" fromId="370" toId="170">
</dataflow>
<dataflow id="634" from="zext_ln1118_15" to="weights_layer4_weights_V_addr_5" fromId="169" toId="170">
</dataflow>
<dataflow id="635" from="input_0" to="input_0_addr_5" fromId="299" toId="171">
</dataflow>
<dataflow id="636" from="StgValue_370" to="input_0_addr_5" fromId="370" toId="171">
</dataflow>
<dataflow id="637" from="zext_ln77_2" to="input_0_addr_5" fromId="162" toId="171">
</dataflow>
<dataflow id="638" from="input_0_addr_5" to="r_V_5" fromId="171" toId="172">
</dataflow>
<dataflow id="639" from="weights_layer4_weights_V_addr_5" to="weights_layer4_weights_V_load_5" fromId="170" toId="173">
</dataflow>
<dataflow id="640" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="313" toId="174">
</dataflow>
<dataflow id="641" from="empty_1" to="specloopname_ln77" fromId="409" toId="174">
</dataflow>
<dataflow id="642" from="input_0_addr_4" to="r_V_4" fromId="158" toId="175">
</dataflow>
<dataflow id="643" from="r_V_4" to="sext_ln1192_8" fromId="175" toId="176">
</dataflow>
<dataflow id="644" from="weights_layer4_weights_V_load_4" to="sext_ln1192_9" fromId="160" toId="177">
</dataflow>
<dataflow id="645" from="sext_ln1192_9" to="mul_ln1192_4" fromId="177" toId="178">
</dataflow>
<dataflow id="646" from="sext_ln1192_8" to="mul_ln1192_4" fromId="176" toId="178">
</dataflow>
<dataflow id="647" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_7" fromId="416" toId="179">
</dataflow>
<dataflow id="648" from="sum_V_10" to="lhs_7" fromId="141" toId="179">
</dataflow>
<dataflow id="649" from="StgValue_419" to="lhs_7" fromId="419" toId="179">
</dataflow>
<dataflow id="650" from="lhs_7" to="ret_V_7" fromId="179" toId="180">
</dataflow>
<dataflow id="651" from="mul_ln1192_4" to="ret_V_7" fromId="178" toId="180">
</dataflow>
<dataflow id="652" from="input_0_addr_5" to="r_V_5" fromId="171" toId="181">
</dataflow>
<dataflow id="653" from="r_V_5" to="sext_ln1192_10" fromId="181" toId="182">
</dataflow>
<dataflow id="654" from="weights_layer4_weights_V_addr_5" to="weights_layer4_weights_V_load_5" fromId="170" toId="183">
</dataflow>
<dataflow id="655" from="weights_layer4_weights_V_load_5" to="sext_ln1192_11" fromId="183" toId="184">
</dataflow>
<dataflow id="656" from="sext_ln1192_11" to="mul_ln1192_5" fromId="184" toId="185">
</dataflow>
<dataflow id="657" from="sext_ln1192_10" to="mul_ln1192_5" fromId="182" toId="185">
</dataflow>
<dataflow id="658" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="tmp_13" fromId="429" toId="186">
</dataflow>
<dataflow id="659" from="ret_V_7" to="tmp_13" fromId="180" toId="186">
</dataflow>
<dataflow id="660" from="StgValue_432" to="tmp_13" fromId="432" toId="186">
</dataflow>
<dataflow id="661" from="StgValue_434" to="tmp_13" fromId="434" toId="186">
</dataflow>
<dataflow id="662" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_8" fromId="416" toId="187">
</dataflow>
<dataflow id="663" from="tmp_13" to="lhs_8" fromId="186" toId="187">
</dataflow>
<dataflow id="664" from="StgValue_419" to="lhs_8" fromId="419" toId="187">
</dataflow>
<dataflow id="665" from="lhs_8" to="ret_V_8" fromId="187" toId="188">
</dataflow>
<dataflow id="666" from="mul_ln1192_5" to="ret_V_8" fromId="185" toId="188">
</dataflow>
<dataflow id="667" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="sum_V_5" fromId="429" toId="189">
</dataflow>
<dataflow id="668" from="ret_V_8" to="sum_V_5" fromId="188" toId="189">
</dataflow>
<dataflow id="669" from="StgValue_432" to="sum_V_5" fromId="432" toId="189">
</dataflow>
<dataflow id="670" from="StgValue_434" to="sum_V_5" fromId="434" toId="189">
</dataflow>
<dataflow id="671" from="output_0" to="output_0_addr_2" fromId="300" toId="191">
</dataflow>
<dataflow id="672" from="StgValue_370" to="output_0_addr_2" fromId="370" toId="191">
</dataflow>
<dataflow id="673" from="zext_ln79_1" to="output_0_addr_2" fromId="137" toId="191">
</dataflow>
<dataflow id="674" from="sum_V_10" to="store_ln83" fromId="141" toId="192">
</dataflow>
<dataflow id="675" from="output_0_addr_2" to="store_ln83" fromId="191" toId="192">
</dataflow>
<dataflow id="676" from="j" to="or_ln75_2" fromId="20" toId="193">
</dataflow>
<dataflow id="678" from="StgValue_677" to="or_ln75_2" fromId="677" toId="193">
</dataflow>
<dataflow id="679" from="or_ln75_2" to="zext_ln79_2" fromId="193" toId="194">
</dataflow>
<dataflow id="680" from="or_ln75_2" to="zext_ln79_5" fromId="193" toId="195">
</dataflow>
<dataflow id="681" from="add_ln79_3" to="k_3" fromId="200" toId="197">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="682" from="br_ln0" to="k_3" fromId="247" toId="197">
<BackEdge/>
</dataflow>
<dataflow id="683" from="StgValue_319" to="k_3" fromId="319" toId="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="br_ln79" to="k_3" fromId="196" toId="197">
</dataflow>
<dataflow id="685" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_14" fromId="337" toId="198">
</dataflow>
<dataflow id="686" from="k_3" to="tmp_14" fromId="197" toId="198">
</dataflow>
<dataflow id="687" from="StgValue_340" to="tmp_14" fromId="340" toId="198">
</dataflow>
<dataflow id="688" from="tmp_14" to="br_ln79" fromId="198" toId="199">
</dataflow>
<dataflow id="689" from="k_3" to="add_ln79_3" fromId="197" toId="200">
</dataflow>
<dataflow id="690" from="StgValue_349" to="add_ln79_3" fromId="349" toId="200">
</dataflow>
<dataflow id="691" from="k_3" to="trunc_ln1118_3" fromId="197" toId="201">
</dataflow>
<dataflow id="692" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_15_cast" fromId="352" toId="202">
</dataflow>
<dataflow id="693" from="trunc_ln1118_3" to="tmp_15_cast" fromId="201" toId="202">
</dataflow>
<dataflow id="694" from="StgValue_355" to="tmp_15_cast" fromId="355" toId="202">
</dataflow>
<dataflow id="695" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_15" fromId="357" toId="203">
</dataflow>
<dataflow id="696" from="k_3" to="tmp_15" fromId="197" toId="203">
</dataflow>
<dataflow id="697" from="StgValue_360" to="tmp_15" fromId="360" toId="203">
</dataflow>
<dataflow id="698" from="tmp_15" to="zext_ln1118_16" fromId="203" toId="204">
</dataflow>
<dataflow id="699" from="tmp_15_cast" to="add_ln1118_12" fromId="202" toId="205">
</dataflow>
<dataflow id="700" from="zext_ln1118_16" to="add_ln1118_12" fromId="204" toId="205">
</dataflow>
<dataflow id="701" from="add_ln1118_12" to="add_ln1118_13" fromId="205" toId="206">
</dataflow>
<dataflow id="702" from="zext_ln79_5" to="add_ln1118_13" fromId="195" toId="206">
</dataflow>
<dataflow id="703" from="add_ln1118_13" to="zext_ln1118_17" fromId="206" toId="207">
</dataflow>
<dataflow id="704" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_6" fromId="301" toId="208">
</dataflow>
<dataflow id="705" from="StgValue_370" to="weights_layer4_weights_V_addr_6" fromId="370" toId="208">
</dataflow>
<dataflow id="706" from="zext_ln1118_17" to="weights_layer4_weights_V_addr_6" fromId="207" toId="208">
</dataflow>
<dataflow id="707" from="weights_layer4_weights_V_addr_6" to="weights_layer4_weights_V_load_6" fromId="208" toId="209">
</dataflow>
<dataflow id="708" from="sum_V_7" to="sum_V_11" fromId="246" toId="210">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="709" from="br_ln0" to="sum_V_11" fromId="247" toId="210">
<BackEdge/>
</dataflow>
<dataflow id="710" from="StgValue_324" to="sum_V_11" fromId="324" toId="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="711" from="br_ln79" to="sum_V_11" fromId="196" toId="210">
</dataflow>
<dataflow id="712" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="327" toId="211">
</dataflow>
<dataflow id="713" from="StgValue_329" to="specpipeline_ln0" fromId="329" toId="211">
</dataflow>
<dataflow id="714" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="211">
</dataflow>
<dataflow id="715" from="StgValue_332" to="specpipeline_ln0" fromId="332" toId="211">
</dataflow>
<dataflow id="716" from="StgValue_324" to="specpipeline_ln0" fromId="324" toId="211">
</dataflow>
<dataflow id="717" from="p_str" to="specpipeline_ln0" fromId="335" toId="211">
</dataflow>
<dataflow id="718" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="307" toId="212">
</dataflow>
<dataflow id="719" from="StgValue_343" to="empty_32" fromId="343" toId="212">
</dataflow>
<dataflow id="720" from="StgValue_343" to="empty_32" fromId="343" toId="212">
</dataflow>
<dataflow id="721" from="StgValue_343" to="empty_32" fromId="343" toId="212">
</dataflow>
<dataflow id="722" from="k_3" to="k_3_cast8" fromId="197" toId="213">
</dataflow>
<dataflow id="723" from="k_3" to="empty_33" fromId="197" toId="214">
</dataflow>
<dataflow id="724" from="input_0" to="input_0_addr_6" fromId="299" toId="215">
</dataflow>
<dataflow id="725" from="StgValue_370" to="input_0_addr_6" fromId="370" toId="215">
</dataflow>
<dataflow id="726" from="k_3_cast8" to="input_0_addr_6" fromId="213" toId="215">
</dataflow>
<dataflow id="727" from="input_0_addr_6" to="r_V_6" fromId="215" toId="216">
</dataflow>
<dataflow id="728" from="weights_layer4_weights_V_addr_6" to="weights_layer4_weights_V_load_6" fromId="208" toId="217">
</dataflow>
<dataflow id="729" from="empty_33" to="or_ln79_3" fromId="214" toId="218">
</dataflow>
<dataflow id="730" from="StgValue_382" to="or_ln79_3" fromId="382" toId="218">
</dataflow>
<dataflow id="731" from="or_ln79_3" to="zext_ln77_3" fromId="218" toId="219">
</dataflow>
<dataflow id="732" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_16" fromId="385" toId="220">
</dataflow>
<dataflow id="733" from="or_ln79_3" to="tmp_16" fromId="218" toId="220">
</dataflow>
<dataflow id="734" from="StgValue_355" to="tmp_16" fromId="355" toId="220">
</dataflow>
<dataflow id="735" from="tmp_16" to="zext_ln1118_18" fromId="220" toId="221">
</dataflow>
<dataflow id="736" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_17" fromId="390" toId="222">
</dataflow>
<dataflow id="737" from="or_ln79_3" to="tmp_17" fromId="218" toId="222">
</dataflow>
<dataflow id="738" from="StgValue_360" to="tmp_17" fromId="360" toId="222">
</dataflow>
<dataflow id="739" from="tmp_17" to="zext_ln1118_19" fromId="222" toId="223">
</dataflow>
<dataflow id="740" from="zext_ln1118_18" to="add_ln1118_14" fromId="221" toId="224">
</dataflow>
<dataflow id="741" from="zext_ln1118_19" to="add_ln1118_14" fromId="223" toId="224">
</dataflow>
<dataflow id="742" from="add_ln1118_14" to="add_ln1118_15" fromId="224" toId="225">
</dataflow>
<dataflow id="743" from="zext_ln79_5" to="add_ln1118_15" fromId="195" toId="225">
</dataflow>
<dataflow id="744" from="add_ln1118_15" to="zext_ln1118_20" fromId="225" toId="226">
</dataflow>
<dataflow id="745" from="weights_layer4_weights_V" to="weights_layer4_weights_V_addr_7" fromId="301" toId="227">
</dataflow>
<dataflow id="746" from="StgValue_370" to="weights_layer4_weights_V_addr_7" fromId="370" toId="227">
</dataflow>
<dataflow id="747" from="zext_ln1118_20" to="weights_layer4_weights_V_addr_7" fromId="226" toId="227">
</dataflow>
<dataflow id="748" from="input_0" to="input_0_addr_7" fromId="299" toId="228">
</dataflow>
<dataflow id="749" from="StgValue_370" to="input_0_addr_7" fromId="370" toId="228">
</dataflow>
<dataflow id="750" from="zext_ln77_3" to="input_0_addr_7" fromId="219" toId="228">
</dataflow>
<dataflow id="751" from="input_0_addr_7" to="r_V_7" fromId="228" toId="229">
</dataflow>
<dataflow id="752" from="weights_layer4_weights_V_addr_7" to="weights_layer4_weights_V_load_7" fromId="227" toId="230">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="313" toId="231">
</dataflow>
<dataflow id="754" from="empty_1" to="specloopname_ln77" fromId="409" toId="231">
</dataflow>
<dataflow id="755" from="input_0_addr_6" to="r_V_6" fromId="215" toId="232">
</dataflow>
<dataflow id="756" from="r_V_6" to="sext_ln1192_12" fromId="232" toId="233">
</dataflow>
<dataflow id="757" from="weights_layer4_weights_V_load_6" to="sext_ln1192_13" fromId="217" toId="234">
</dataflow>
<dataflow id="758" from="sext_ln1192_13" to="mul_ln1192_6" fromId="234" toId="235">
</dataflow>
<dataflow id="759" from="sext_ln1192_12" to="mul_ln1192_6" fromId="233" toId="235">
</dataflow>
<dataflow id="760" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_10" fromId="416" toId="236">
</dataflow>
<dataflow id="761" from="sum_V_11" to="lhs_10" fromId="210" toId="236">
</dataflow>
<dataflow id="762" from="StgValue_419" to="lhs_10" fromId="419" toId="236">
</dataflow>
<dataflow id="763" from="lhs_10" to="ret_V_9" fromId="236" toId="237">
</dataflow>
<dataflow id="764" from="mul_ln1192_6" to="ret_V_9" fromId="235" toId="237">
</dataflow>
<dataflow id="765" from="input_0_addr_7" to="r_V_7" fromId="228" toId="238">
</dataflow>
<dataflow id="766" from="r_V_7" to="sext_ln1192_14" fromId="238" toId="239">
</dataflow>
<dataflow id="767" from="weights_layer4_weights_V_addr_7" to="weights_layer4_weights_V_load_7" fromId="227" toId="240">
</dataflow>
<dataflow id="768" from="weights_layer4_weights_V_load_7" to="sext_ln1192_15" fromId="240" toId="241">
</dataflow>
<dataflow id="769" from="sext_ln1192_15" to="mul_ln1192_7" fromId="241" toId="242">
</dataflow>
<dataflow id="770" from="sext_ln1192_14" to="mul_ln1192_7" fromId="239" toId="242">
</dataflow>
<dataflow id="771" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="tmp_18" fromId="429" toId="243">
</dataflow>
<dataflow id="772" from="ret_V_9" to="tmp_18" fromId="237" toId="243">
</dataflow>
<dataflow id="773" from="StgValue_432" to="tmp_18" fromId="432" toId="243">
</dataflow>
<dataflow id="774" from="StgValue_434" to="tmp_18" fromId="434" toId="243">
</dataflow>
<dataflow id="775" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="lhs_11" fromId="416" toId="244">
</dataflow>
<dataflow id="776" from="tmp_18" to="lhs_11" fromId="243" toId="244">
</dataflow>
<dataflow id="777" from="StgValue_419" to="lhs_11" fromId="419" toId="244">
</dataflow>
<dataflow id="778" from="lhs_11" to="ret_V_10" fromId="244" toId="245">
</dataflow>
<dataflow id="779" from="mul_ln1192_7" to="ret_V_10" fromId="242" toId="245">
</dataflow>
<dataflow id="780" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="sum_V_7" fromId="429" toId="246">
</dataflow>
<dataflow id="781" from="ret_V_10" to="sum_V_7" fromId="245" toId="246">
</dataflow>
<dataflow id="782" from="StgValue_432" to="sum_V_7" fromId="432" toId="246">
</dataflow>
<dataflow id="783" from="StgValue_434" to="sum_V_7" fromId="434" toId="246">
</dataflow>
<dataflow id="784" from="output_0" to="output_0_addr_3" fromId="300" toId="248">
</dataflow>
<dataflow id="785" from="StgValue_370" to="output_0_addr_3" fromId="370" toId="248">
</dataflow>
<dataflow id="786" from="zext_ln79_2" to="output_0_addr_3" fromId="194" toId="248">
</dataflow>
<dataflow id="787" from="sum_V_11" to="store_ln83" fromId="210" toId="249">
</dataflow>
<dataflow id="788" from="output_0_addr_3" to="store_ln83" fromId="248" toId="249">
</dataflow>
<dataflow id="789" from="j" to="add_ln75" fromId="20" toId="250">
</dataflow>
<dataflow id="791" from="StgValue_790" to="add_ln75" fromId="790" toId="250">
</dataflow>
<dataflow id="792" from="tmp" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="793" from="tmp" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="794" from="tmp" to="StgValue_5" fromId="27" toId="5">
</dataflow>
<dataflow id="795" from="tmp_5" to="StgValue_7" fromId="86" toId="7">
</dataflow>
<dataflow id="796" from="tmp_5" to="StgValue_8" fromId="86" toId="8">
</dataflow>
<dataflow id="797" from="tmp_5" to="StgValue_9" fromId="86" toId="9">
</dataflow>
<dataflow id="798" from="tmp_10" to="StgValue_11" fromId="143" toId="11">
</dataflow>
<dataflow id="799" from="tmp_10" to="StgValue_12" fromId="143" toId="12">
</dataflow>
<dataflow id="800" from="tmp_10" to="StgValue_13" fromId="143" toId="13">
</dataflow>
<dataflow id="801" from="tmp_14" to="StgValue_15" fromId="198" toId="15">
</dataflow>
<dataflow id="802" from="tmp_14" to="StgValue_16" fromId="198" toId="16">
</dataflow>
<dataflow id="803" from="tmp_14" to="StgValue_17" fromId="198" toId="17">
</dataflow>
</dataflows>


</stg>
