WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1252163 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1252163 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 11809459 heartbeat IPC: 0.8468 cumulative IPC: 0.4736 (Simulation time: 00 hr 04 min 25 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 10557297 cumulative IPC: 0.4736 (Simulation time: 00 hr 04 min 25 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 10557297 cumulative IPC: 0.4736 (Simulation time: 00 hr 04 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_99B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4736 instructions: 5000001 cycles: 10557297
CPU 0 Branch Prediction Accuracy: 98.59% MPKI: 4.262 Average ROB Occupancy at Mispredict: 115.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0136
BRANCH_INDIRECT: 0.0086
BRANCH_CONDITIONAL: 4.16
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0284
BRANCH_RETURN: 0.053

LLC TOTAL        ACCESS:     170192 HIT:      20360 MISS:     149832
LLC LOAD         ACCESS:     160481 HIT:      17538 MISS:     142943
LLC RFO          ACCESS:        337 HIT:         53 MISS:        284
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        933 HIT:        916 MISS:         17
LLC TRANSLATION  ACCESS:       8441 HIT:       1853 MISS:       6588
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 344.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1187585 HIT:    1093866 MISS:      93719
cpu0_DTLB LOAD         ACCESS:    1187585 HIT:    1093866 MISS:      93719
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.52 cycles
cpu0_ITLB TOTAL        ACCESS:      19371 HIT:      16548 MISS:       2823
cpu0_ITLB LOAD         ACCESS:      19371 HIT:      16548 MISS:       2823
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 30.71 cycles
cpu0_L1D TOTAL        ACCESS:    1465023 HIT:    1019148 MISS:     445875
cpu0_L1D LOAD         ACCESS:    1356077 HIT:     925628 MISS:     430449
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      89910 HIT:      88050 MISS:       1860
cpu0_L1D TRANSLATION  ACCESS:      19036 HIT:       5470 MISS:      13566
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 122.1 cycles
cpu0_L1I TOTAL        ACCESS:      21658 HIT:      13805 MISS:       7853
cpu0_L1I LOAD         ACCESS:      21658 HIT:      13805 MISS:       7853
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 86.58 cycles
cpu0_L2C TOTAL        ACCESS:     183308 HIT:      14028 MISS:     169280
cpu0_L2C LOAD         ACCESS:     166728 HIT:       6247 MISS:     160481
cpu0_L2C RFO          ACCESS:        745 HIT:        408 MISS:        337
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2324 HIT:       2303 MISS:         21
cpu0_L2C TRANSLATION  ACCESS:      13511 HIT:       5070 MISS:       8441
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 326.1 cycles
cpu0_STLB TOTAL        ACCESS:      25139 HIT:       7621 MISS:      17518
cpu0_STLB LOAD         ACCESS:      25139 HIT:       7621 MISS:      17518
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 224.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      88620
  ROW_BUFFER_MISS:      61131
 AVG DBUS CONGESTED CYCLE: 3.884
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        180
  FULL:        351
