[09/08 00:20:36      0s] 
[09/08 00:20:36      0s] Cadence Innovus(TM) Implementation System.
[09/08 00:20:36      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/08 00:20:36      0s] 
[09/08 00:20:36      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[09/08 00:20:36      0s] Options:	-log ./log/PD1_20250908_002036.log 
[09/08 00:20:36      0s] Date:		Mon Sep  8 00:20:36 2025
[09/08 00:20:36      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*40cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[09/08 00:20:36      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[09/08 00:20:36      0s] 
[09/08 00:20:36      0s] License:
[09/08 00:20:36      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/08 00:20:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/08 00:20:51     22s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[09/08 00:20:53     23s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 00:20:53     23s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[09/08 00:20:53     23s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 00:20:53     23s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[09/08 00:20:53     23s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[09/08 00:20:53     23s] @(#)CDS: CPE v20.10-p006
[09/08 00:20:53     23s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/08 00:20:53     23s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[09/08 00:20:53     23s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[09/08 00:20:53     23s] @(#)CDS: RCDB 11.15.0
[09/08 00:20:53     23s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[09/08 00:20:53     23s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo.

[09/08 00:20:53     23s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[09/08 00:20:54     24s] 
[09/08 00:20:54     24s] **INFO:  MMMC transition support version v31-84 
[09/08 00:20:54     24s] 
[09/08 00:20:54     24s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/08 00:20:54     24s] <CMD> suppressMessage ENCEXT-2799
[09/08 00:20:54     24s] <CMD> win
[09/08 00:21:15     27s] <CMD> is_common_ui_mode
[09/08 00:21:15     27s] <CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
[09/08 00:21:15     27s] #% Begin load design ... (date=09/08 00:21:15, mem=664.1M)
[09/08 00:21:15     27s] Set Default Input Pin Transition as 0.1 ps.
[09/08 00:21:15     27s] Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
[09/08 00:21:15     27s] % Begin Load MMMC data ... (date=09/08 00:21:15, mem=665.8M)
[09/08 00:21:16     27s] % End Load MMMC data ... (date=09/08 00:21:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=666.1M, current mem=666.1M)
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
[09/08 00:21:16     27s] Set DBUPerIGU to M1 pitch 480.
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-58' for more detail.
[09/08 00:21:16     27s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/08 00:21:16     27s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
[09/08 00:21:16     27s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/08 00:21:16     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/08 00:21:16     27s] Type 'man IMPLF-61' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-200' for more detail.
[09/08 00:21:16     27s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/08 00:21:16     27s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/08 00:21:16     27s] Type 'man IMPLF-201' for more detail.
[09/08 00:21:16     27s] 
[09/08 00:21:16     27s] viaInitial starts at Mon Sep  8 00:21:16 2025
viaInitial ends at Mon Sep  8 00:21:16 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/08 00:21:16     27s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
[09/08 00:21:16     27s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
[09/08 00:21:16     28s] Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[09/08 00:21:16     28s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[09/08 00:21:16     28s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[09/08 00:21:16     28s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
[09/08 00:21:16     28s] Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:16     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:16     28s] Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:16     28s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
[09/08 00:21:17     29s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[09/08 00:21:17     29s] Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
[09/08 00:21:17     29s] Ending "PreSetAnalysisView" (total cpu=0:00:01.5, real=0:00:01.0, peak res=730.6M, current mem=686.9M)
[09/08 00:21:17     29s] *** End library_loading (cpu=0.02min, real=0.02min, mem=36.4M, fe_cpu=0.49min, fe_real=0.68min, fe_mem=712.4M) ***
[09/08 00:21:17     29s] % Begin Load netlist data ... (date=09/08 00:21:17, mem=686.9M)
[09/08 00:21:17     29s] *** Begin netlist parsing (mem=712.4M) ***
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[09/08 00:21:17     29s] Type 'man IMPVL-159' for more detail.
[09/08 00:21:17     29s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/08 00:21:17     29s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:21:17     29s] Created 102 new cells from 26 timing libraries.
[09/08 00:21:17     29s] Reading netlist ...
[09/08 00:21:17     29s] Backslashed names will retain backslash and a trailing blank character.
[09/08 00:21:17     29s] Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
[09/08 00:21:17     29s] Reading binary database version 2 in 1-threaded mode
[09/08 00:21:17     29s] 
[09/08 00:21:17     29s] *** Memory Usage v#1 (Current mem = 730.375M, initial mem = 273.906M) ***
[09/08 00:21:17     29s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=730.4M) ***
[09/08 00:21:17     29s] % End Load netlist data ... (date=09/08 00:21:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=706.8M, current mem=706.8M)
[09/08 00:21:17     29s] Set top cell to croc_chip.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[09/08 00:21:17     29s] Type 'man IMPTS-282' for more detail.
[09/08 00:21:17     29s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[09/08 00:21:17     29s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:21:17     29s] Hooked 232 DB cells to tlib cells.
[09/08 00:21:17     29s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=719.3M, current mem=719.3M)
[09/08 00:21:17     29s] 1 empty module found.
[09/08 00:21:17     29s] Starting recursive module instantiation check.
[09/08 00:21:17     29s] No recursion found.
[09/08 00:21:17     29s] Building hierarchical netlist for Cell croc_chip ...
[09/08 00:21:17     30s] *** Netlist is unique.
[09/08 00:21:17     30s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[09/08 00:21:17     30s] ** info: there are 329 modules.
[09/08 00:21:17     30s] ** info: there are 43966 stdCell insts.
[09/08 00:21:17     30s] ** info: there are 64 Pad insts.
[09/08 00:21:17     30s] ** info: there are 2 macros.
[09/08 00:21:17     30s] 
[09/08 00:21:17     30s] *** Memory Usage v#1 (Current mem = 798.289M, initial mem = 273.906M) ***
[09/08 00:21:17     30s] *info: set bottom ioPad orient R0
[09/08 00:21:17     30s] Initializing I/O assignment ...
[09/08 00:21:17     30s] Adjusting Core to Bottom to: 168.1800.
[09/08 00:21:17     30s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 00:21:17     30s] Type 'man IMPFP-3961' for more detail.
[09/08 00:21:17     30s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 00:21:17     30s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 00:21:17     30s] Set Default Net Delay as 1000 ps.
[09/08 00:21:17     30s] Set Default Net Load as 0.5 pF. 
[09/08 00:21:17     30s] Set Default Input Pin Transition as 0.1 ps.
[09/08 00:21:18     30s] Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
[09/08 00:21:18     30s] ##  Process: 130           (User Set)               
[09/08 00:21:18     30s] ##     Node: (not set)                           
[09/08 00:21:18     30s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 00:21:18     30s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 00:21:18     30s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 00:21:18     30s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 00:21:18     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 00:21:18     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <high> specified for reg2reg path_group
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <low> specified for reg2out path_group
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <high> specified for reg2mem path_group
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <high> specified for mem2reg path_group
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <low> specified for in2reg path_group
[09/08 00:21:18     30s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[09/08 00:21:18     30s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:21:18     30s] Effort level <low> specified for in2out path_group
[09/08 00:21:18     30s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 00:21:18     30s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/08 00:21:18     30s] Change floorplan default-technical-site to 'CoreSite'.
[09/08 00:21:18     30s] Extraction setup Delayed 
[09/08 00:21:18     30s] *Info: initialize multi-corner CTS.
[09/08 00:21:18     30s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=936.6M, current mem=768.9M)
[09/08 00:21:18     30s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 00:21:18     30s] Summary for sequential cells identification: 
[09/08 00:21:18     30s]   Identified SBFF number: 3
[09/08 00:21:18     30s]   Identified MBFF number: 0
[09/08 00:21:18     30s]   Identified SB Latch number: 0
[09/08 00:21:18     30s]   Identified MB Latch number: 0
[09/08 00:21:18     30s]   Not identified SBFF number: 0
[09/08 00:21:18     30s]   Not identified MBFF number: 0
[09/08 00:21:18     30s]   Not identified SB Latch number: 0
[09/08 00:21:18     30s]   Not identified MB Latch number: 0
[09/08 00:21:18     30s]   Number of sequential cells which are not FFs: 7
[09/08 00:21:18     30s] Total number of combinational cells: 62
[09/08 00:21:18     30s] Total number of sequential cells: 10
[09/08 00:21:18     30s] Total number of tristate cells: 6
[09/08 00:21:18     30s] Total number of level shifter cells: 0
[09/08 00:21:18     30s] Total number of power gating cells: 0
[09/08 00:21:18     30s] Total number of isolation cells: 0
[09/08 00:21:18     30s] Total number of power switch cells: 0
[09/08 00:21:18     30s] Total number of pulse generator cells: 0
[09/08 00:21:18     30s] Total number of always on buffers: 0
[09/08 00:21:18     30s] Total number of retention cells: 0
[09/08 00:21:18     30s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 00:21:18     30s] Total number of usable buffers: 5
[09/08 00:21:18     30s] List of unusable buffers:
[09/08 00:21:18     30s] Total number of unusable buffers: 0
[09/08 00:21:18     30s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 00:21:18     30s] Total number of usable inverters: 5
[09/08 00:21:18     30s] List of unusable inverters:
[09/08 00:21:18     30s] Total number of unusable inverters: 0
[09/08 00:21:18     30s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 00:21:18     30s] Total number of identified usable delay cells: 3
[09/08 00:21:18     30s] List of identified unusable delay cells:
[09/08 00:21:18     30s] Total number of identified unusable delay cells: 0
[09/08 00:21:18     30s] Creating Cell Server, finished. 
[09/08 00:21:18     30s] 
[09/08 00:21:18     30s] Deleting Cell Server ...
[09/08 00:21:18     30s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=941.1M, current mem=941.1M)
[09/08 00:21:18     30s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 00:21:18     30s] Summary for sequential cells identification: 
[09/08 00:21:18     30s]   Identified SBFF number: 3
[09/08 00:21:18     30s]   Identified MBFF number: 0
[09/08 00:21:18     30s]   Identified SB Latch number: 0
[09/08 00:21:18     30s]   Identified MB Latch number: 0
[09/08 00:21:18     30s]   Not identified SBFF number: 0
[09/08 00:21:18     30s]   Not identified MBFF number: 0
[09/08 00:21:18     30s]   Not identified SB Latch number: 0
[09/08 00:21:18     30s]   Not identified MB Latch number: 0
[09/08 00:21:18     30s]   Number of sequential cells which are not FFs: 7
[09/08 00:21:18     30s]  Visiting view : func_view_wc
[09/08 00:21:18     30s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[09/08 00:21:18     30s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 00:21:18     30s]  Visiting view : func_view_bc
[09/08 00:21:18     30s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[09/08 00:21:18     30s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 00:21:18     30s]  Setting StdDelay to 37.70
[09/08 00:21:18     30s] Creating Cell Server, finished. 
[09/08 00:21:18     30s] 
[09/08 00:21:18     30s] % Begin Load MMMC data ... (date=09/08 00:21:18, mem=941.7M)
[09/08 00:21:18     30s] % End Load MMMC data ... (date=09/08 00:21:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=941.7M, current mem=940.8M)
[09/08 00:21:18     30s] Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 979.4M).
[09/08 00:21:18     30s] % Begin Load floorplan data ... (date=09/08 00:21:18, mem=940.4M)
[09/08 00:21:18     30s] *info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
[09/08 00:21:18     30s] Deleting old partition specification.
[09/08 00:21:18     30s] Set FPlanBox to (0 0 1840320 1840020)
[09/08 00:21:18     30s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/08 00:21:18     30s] Type 'man IMPFP-3961' for more detail.
[09/08 00:21:18     30s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[09/08 00:21:18     30s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[09/08 00:21:18     31s]  ... processed partition successfully.
[09/08 00:21:18     31s] Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
[09/08 00:21:19     31s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:01.0, peak res=945.7M, current mem=945.7M)
[09/08 00:21:19     31s] There are 64 io inst loaded
[09/08 00:21:19     31s] There are 241 nets with weight being set
[09/08 00:21:19     31s] There are 241 nets with bottomPreferredRoutingLayer being set
[09/08 00:21:19     31s] There are 241 nets with avoidDetour being set
[09/08 00:21:19     31s] Extracting standard cell pins and blockage ...... 
[09/08 00:21:19     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 00:21:19     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 00:21:19     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 00:21:19     31s] Type 'man IMPTR-2108' for more detail.
[09/08 00:21:19     31s]  As a result, your trialRoute congestion could be incorrect.
[09/08 00:21:19     31s] Pin and blockage extraction finished
[09/08 00:21:19     31s] % End Load floorplan data ... (date=09/08 00:21:19, total cpu=0:00:00.2, real=0:00:01.0, peak res=946.7M, current mem=946.7M)
[09/08 00:21:19     31s] Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
[09/08 00:21:19     31s] % Begin Load SymbolTable ... (date=09/08 00:21:19, mem=947.0M)
[09/08 00:21:19     31s] Suppress "**WARN ..." messages.
[09/08 00:21:19     31s] routingBox: (480 240) (1840000 1839840)
[09/08 00:21:19     31s] coreBox:    (348000 348000) (1492320 1492020)
[09/08 00:21:19     31s] Un-suppress "**WARN ..." messages.
[09/08 00:21:19     31s] % End Load SymbolTable ... (date=09/08 00:21:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=960.4M, current mem=960.4M)
[09/08 00:21:19     31s] Loading place ...
[09/08 00:21:19     31s] % Begin Load placement data ... (date=09/08 00:21:19, mem=960.4M)
[09/08 00:21:19     31s] Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
[09/08 00:21:19     31s] ** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
[09/08 00:21:19     31s] Read Views for adaptive view pruning ...
[09/08 00:21:19     31s] Read 0 views from Binary DB for adaptive view pruning
[09/08 00:21:19     31s] *** Checked 6 GNC rules.
[09/08 00:21:19     31s] *** applyConnectGlobalNets disabled.
[09/08 00:21:19     31s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1005.1M) ***
[09/08 00:21:19     31s] Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
[09/08 00:21:19     31s] % End Load placement data ... (date=09/08 00:21:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=970.2M, current mem=967.5M)
[09/08 00:21:19     31s] Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
[09/08 00:21:19     31s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1002.1M) ***
[09/08 00:21:19     31s] % Begin Load routing data ... (date=09/08 00:21:19, mem=968.5M)
[09/08 00:21:19     31s] Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
[09/08 00:21:20     31s] Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
[09/08 00:21:20     32s] *** Total 49455 nets are successfully restored.
[09/08 00:21:20     32s] *** Completed restoreRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1048.1M) ***
[09/08 00:21:20     32s] % End Load routing data ... (date=09/08 00:21:20, total cpu=0:00:00.5, real=0:00:01.0, peak res=1015.7M, current mem=1015.1M)
[09/08 00:21:20     32s] Loading Drc markers ...
[09/08 00:21:20     32s] ... 2012 markers are loaded ...
[09/08 00:21:20     32s] ... 1000 geometry drc markers are loaded ...
[09/08 00:21:20     32s] ... 0 antenna drc markers are loaded ...
[09/08 00:21:20     32s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:21:20     32s] Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
[09/08 00:21:20     32s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1055.1M) ***
[09/08 00:21:20     32s] Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
[09/08 00:21:21     32s] Set Default Input Pin Transition as 0.1 ps.
[09/08 00:21:21     32s] Extraction setup Started 
[09/08 00:21:21     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/08 00:21:21     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2773' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/08 00:21:21     32s] Type 'man IMPEXT-2776' for more detail.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/08 00:21:21     32s] Summary of Active RC-Corners : 
[09/08 00:21:21     32s]  
[09/08 00:21:21     32s]  Analysis View: func_view_wc
[09/08 00:21:21     32s]     RC-Corner Name        : default_rc_corner
[09/08 00:21:21     32s]     RC-Corner Index       : 0
[09/08 00:21:21     32s]     RC-Corner Temperature : 25 Celsius
[09/08 00:21:21     32s]     RC-Corner Cap Table   : ''
[09/08 00:21:21     32s]     RC-Corner PreRoute Res Factor         : 1
[09/08 00:21:21     32s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 00:21:21     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 00:21:21     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 00:21:21     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 00:21:21     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 00:21:21     32s]  
[09/08 00:21:21     32s]  Analysis View: func_view_bc
[09/08 00:21:21     32s]     RC-Corner Name        : default_rc_corner
[09/08 00:21:21     32s]     RC-Corner Index       : 0
[09/08 00:21:21     32s]     RC-Corner Temperature : 25 Celsius
[09/08 00:21:21     32s]     RC-Corner Cap Table   : ''
[09/08 00:21:21     32s]     RC-Corner PreRoute Res Factor         : 1
[09/08 00:21:21     32s]     RC-Corner PreRoute Cap Factor         : 1
[09/08 00:21:21     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/08 00:21:21     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/08 00:21:21     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/08 00:21:21     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/08 00:21:21     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/08 00:21:21     33s] LayerId::1 widthSet size::1
[09/08 00:21:21     33s] LayerId::2 widthSet size::3
[09/08 00:21:21     33s] LayerId::3 widthSet size::3
[09/08 00:21:21     33s] LayerId::4 widthSet size::3
[09/08 00:21:21     33s] LayerId::5 widthSet size::3
[09/08 00:21:21     33s] LayerId::6 widthSet size::1
[09/08 00:21:21     33s] LayerId::7 widthSet size::1
[09/08 00:21:21     33s] Updating RC grid for preRoute extraction ...
[09/08 00:21:21     33s] Initializing multi-corner resistance tables ...
[09/08 00:21:21     33s] Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
[09/08 00:21:21     33s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:21:21     33s] {RT default_rc_corner 0 4 4 0}
[09/08 00:21:21     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:21:21     33s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:21:21     33s] {RT default_rc_corner 0 4 4 0}
[09/08 00:21:21     33s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:21:21     33s] Start generating vias ..
[09/08 00:21:21     33s] #create default rule from bind_ndr_rule rule=0x7fb18931e270 0x7fb17019ea98
[09/08 00:21:21     33s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 00:21:21     33s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[09/08 00:21:21     33s] #Skip building auto via since it is not turned on.
[09/08 00:21:21     33s] Extracting standard cell pins and blockage ...... 
[09/08 00:21:21     33s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[09/08 00:21:21     33s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[09/08 00:21:21     33s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[09/08 00:21:21     33s] Type 'man IMPTR-2108' for more detail.
[09/08 00:21:21     33s]  As a result, your trialRoute congestion could be incorrect.
[09/08 00:21:22     33s] Pin and blockage extraction finished
[09/08 00:21:22     33s] Via generation completed.
[09/08 00:21:22     33s] % Begin Load power constraints ... (date=09/08 00:21:22, mem=1037.7M)
[09/08 00:21:22     33s] % End Load power constraints ... (date=09/08 00:21:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.6M, current mem=1044.6M)
[09/08 00:21:22     33s] % Begin load AAE data ... (date=09/08 00:21:22, mem=1099.4M)
[09/08 00:21:22     33s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[09/08 00:21:22     33s] AAE DB initialization (MEM=1163.45 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/08 00:21:22     33s] % End load AAE data ... (date=09/08 00:21:22, total cpu=0:00:00.4, real=0:00:00.0, peak res=1114.6M, current mem=1114.6M)
[09/08 00:21:22     33s] Restoring CCOpt config...
[09/08 00:21:22     33s]   Extracting original clock gating for clk_sys...
[09/08 00:21:22     33s]     clock_tree clk_sys contains 4983 sinks and 0 clock gates.
[09/08 00:21:22     33s]     Extraction for clk_sys complete.
[09/08 00:21:22     33s]   Extracting original clock gating for clk_sys done.
[09/08 00:21:22     33s]   Extracting original clock gating for clk_rtc...
[09/08 00:21:22     33s]     clock_tree clk_rtc contains 1 sinks and 0 clock gates.
[09/08 00:21:22     33s]     Extraction for clk_rtc complete.
[09/08 00:21:22     33s]   Extracting original clock gating for clk_rtc done.
[09/08 00:21:22     33s]   Extracting original clock gating for clk_jtg...
[09/08 00:21:22     33s]     clock_tree clk_jtg contains 290 sinks and 0 clock gates.
[09/08 00:21:22     33s]     Extraction for clk_jtg complete.
[09/08 00:21:22     33s]   Extracting original clock gating for clk_jtg done.
[09/08 00:21:22     33s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 00:21:22     33s]   The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
[09/08 00:21:22     33s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 00:21:22     33s]   The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
[09/08 00:21:22     33s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 00:21:22     33s]   The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
[09/08 00:21:22     34s]   Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
[09/08 00:21:22     34s]   Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
[09/08 00:21:22     34s]   Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
[09/08 00:21:22     34s]   The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
[09/08 00:21:22     34s]   The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
[09/08 00:21:22     34s]   The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
[09/08 00:21:22     34s] Restoring CCOpt config done.
[09/08 00:21:22     34s] Deleting Cell Server ...
[09/08 00:21:22     34s] Creating Cell Server ...(0, 1, 1, 1)
[09/08 00:21:22     34s] Summary for sequential cells identification: 
[09/08 00:21:22     34s]   Identified SBFF number: 3
[09/08 00:21:22     34s]   Identified MBFF number: 0
[09/08 00:21:22     34s]   Identified SB Latch number: 0
[09/08 00:21:22     34s]   Identified MB Latch number: 0
[09/08 00:21:22     34s]   Not identified SBFF number: 0
[09/08 00:21:22     34s]   Not identified MBFF number: 0
[09/08 00:21:22     34s]   Not identified SB Latch number: 0
[09/08 00:21:22     34s]   Not identified MB Latch number: 0
[09/08 00:21:22     34s]   Number of sequential cells which are not FFs: 7
[09/08 00:21:22     34s] Total number of combinational cells: 62
[09/08 00:21:22     34s] Total number of sequential cells: 10
[09/08 00:21:22     34s] Total number of tristate cells: 6
[09/08 00:21:22     34s] Total number of level shifter cells: 0
[09/08 00:21:22     34s] Total number of power gating cells: 0
[09/08 00:21:22     34s] Total number of isolation cells: 0
[09/08 00:21:22     34s] Total number of power switch cells: 0
[09/08 00:21:22     34s] Total number of pulse generator cells: 0
[09/08 00:21:22     34s] Total number of always on buffers: 0
[09/08 00:21:22     34s] Total number of retention cells: 0
[09/08 00:21:22     34s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[09/08 00:21:22     34s] Total number of usable buffers: 4
[09/08 00:21:22     34s] List of unusable buffers: sg13g2_buf_16
[09/08 00:21:22     34s] Total number of unusable buffers: 1
[09/08 00:21:22     34s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[09/08 00:21:22     34s] Total number of usable inverters: 4
[09/08 00:21:22     34s] List of unusable inverters: sg13g2_inv_16
[09/08 00:21:22     34s] Total number of unusable inverters: 1
[09/08 00:21:22     34s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[09/08 00:21:22     34s] Total number of identified usable delay cells: 3
[09/08 00:21:22     34s] List of identified unusable delay cells:
[09/08 00:21:22     34s] Total number of identified unusable delay cells: 0
[09/08 00:21:22     34s] Creating Cell Server, finished. 
[09/08 00:21:22     34s] 
[09/08 00:21:22     34s] Deleting Cell Server ...
[09/08 00:21:22     34s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[09/08 00:21:22     34s] timing_enable_default_delay_arc
[09/08 00:21:22     34s] #% End load design ... (date=09/08 00:21:22, total cpu=0:00:07.0, real=0:00:07.0, peak res=1132.4M, current mem=1127.0M)
[09/08 00:21:22     34s] 
[09/08 00:21:22     34s] *** Summary of all messages that are not suppressed in this session:
[09/08 00:21:22     34s] Severity  ID               Count  Summary                                  
[09/08 00:21:22     34s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[09/08 00:21:22     34s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/08 00:21:22     34s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/08 00:21:22     34s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/08 00:21:22     34s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/08 00:21:22     34s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[09/08 00:21:22     34s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[09/08 00:21:22     34s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/08 00:21:22     34s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[09/08 00:21:22     34s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[09/08 00:21:22     34s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[09/08 00:21:22     34s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[09/08 00:21:22     34s] WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
[09/08 00:21:22     34s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[09/08 00:21:22     34s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[09/08 00:21:22     34s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[09/08 00:21:22     34s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[09/08 00:21:22     34s] *** Message Summary: 331 warning(s), 0 error(s)
[09/08 00:21:22     34s] 
[09/08 00:21:45     36s] <CMD> win
[09/08 00:21:47     36s] <CMD> zoomBox 127.51100 -15.11100 1867.15300 1705.30800
[09/08 00:21:47     37s] <CMD> zoomBox 854.66200 227.27200 1626.55100 990.63200
[09/08 00:21:47     37s] <CMD> zoomBox 1078.46200 301.87200 1552.49900 770.67100
[09/08 00:21:47     37s] <CMD> zoomBox 1264.31000 354.99800 1511.76000 599.71400
[09/08 00:21:48     37s] <CMD> zoomBox 1320.45700 370.80500 1499.24100 547.61300
[09/08 00:21:48     37s] <CMD> zoomBox 1342.38500 376.97700 1494.35200 527.26500
[09/08 00:21:49     37s] <CMD> fit
[09/08 00:21:50     37s] <CMD> zoomBox 569.89700 138.63900 1478.00100 1036.70900
[09/08 00:21:50     37s] <CMD> zoomBox 812.11100 229.77000 1286.14700 698.56800
[09/08 00:21:50     37s] <CMD> zoomBox 957.31700 286.10400 1167.65000 494.11300
[09/08 00:21:51     38s] <CMD> zoomBox 974.10800 303.12800 1152.89200 479.93600
[09/08 00:21:51     38s] <CMD> zoomBox 988.38100 317.59700 1140.34800 467.88500
[09/08 00:21:53     38s] <CMD> zoomBox 1017.73700 336.54700 1127.53300 445.13000
[09/08 00:21:53     38s] <CMD> zoomBox 1051.23300 358.15600 1108.54800 414.83800
[09/08 00:21:54     38s] <CMD> fit
[09/08 00:23:51     50s] <CMD> timeDesign -postcTS
[09/08 00:23:51     51s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:23:51     51s] All LLGs are deleted
[09/08 00:23:51     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1191.2M
[09/08 00:23:51     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1191.2M
[09/08 00:23:51     51s] Start to check current routing status for nets...
[09/08 00:23:51     51s] All nets are already routed correctly.
[09/08 00:23:51     51s] End to check current routing status for nets (mem=1191.2M)
[09/08 00:23:51     51s] Extraction called for design 'croc_chip' of instances=52136 and nets=50810 using extraction engine 'preRoute' .
[09/08 00:23:51     51s] PreRoute RC Extraction called for design croc_chip.
[09/08 00:23:51     51s] RC Extraction called in multi-corner(1) mode.
[09/08 00:23:51     51s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:23:51     51s] Type 'man IMPEXT-6197' for more detail.
[09/08 00:23:51     51s] RCMode: PreRoute
[09/08 00:23:51     51s]       RC Corner Indexes            0   
[09/08 00:23:51     51s] Capacitance Scaling Factor   : 1.00000 
[09/08 00:23:51     51s] Resistance Scaling Factor    : 1.00000 
[09/08 00:23:51     51s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 00:23:51     51s] Clock Res. Scaling Factor    : 1.00000 
[09/08 00:23:51     51s] Shrink Factor                : 1.00000
[09/08 00:23:51     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/08 00:23:51     51s] RC Grid backup saved.
[09/08 00:23:52     51s] LayerId::1 widthSet size::1
[09/08 00:23:52     51s] LayerId::2 widthSet size::3
[09/08 00:23:52     51s] LayerId::3 widthSet size::3
[09/08 00:23:52     51s] LayerId::4 widthSet size::3
[09/08 00:23:52     51s] LayerId::5 widthSet size::3
[09/08 00:23:52     51s] LayerId::6 widthSet size::1
[09/08 00:23:52     51s] LayerId::7 widthSet size::1
[09/08 00:23:52     51s] Skipped RC grid update for preRoute extraction.
[09/08 00:23:52     51s] Initializing multi-corner resistance tables ...
[09/08 00:23:52     51s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:23:52     51s] {RT default_rc_corner 0 4 4 0}
[09/08 00:23:52     51s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305481 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:23:52     52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1200.727M)
[09/08 00:23:52     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.7M
[09/08 00:23:52     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1207.7M
[09/08 00:23:52     52s] Use non-trimmed site array because memory saving is not enough.
[09/08 00:23:52     52s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1234.7M
[09/08 00:23:52     52s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.062, REAL:0.062, MEM:1234.7M
[09/08 00:23:52     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.218, REAL:0.112, MEM:1234.7M
[09/08 00:23:52     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.246, REAL:0.140, MEM:1234.7M
[09/08 00:23:52     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1234.7M
[09/08 00:23:52     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1234.7M
[09/08 00:23:52     52s] Starting delay calculation for Setup views
[09/08 00:23:52     52s] #################################################################################
[09/08 00:23:52     52s] # Design Stage: PreRoute
[09/08 00:23:52     52s] # Design Name: croc_chip
[09/08 00:23:52     52s] # Design Mode: 130nm
[09/08 00:23:52     52s] # Analysis Mode: MMMC OCV 
[09/08 00:23:52     52s] # Parasitics Mode: No SPEF/RCDB
[09/08 00:23:52     52s] # Signoff Settings: SI Off 
[09/08 00:23:52     52s] #################################################################################
[09/08 00:23:54     54s] Calculate early delays in OCV mode...
[09/08 00:23:54     54s] Calculate late delays in OCV mode...
[09/08 00:23:54     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1279.4M, InitMEM = 1279.4M)
[09/08 00:23:54     54s] Start delay calculation (fullDC) (1 T). (MEM=1279.36)
[09/08 00:23:54     54s] Start AAE Lib Loading. (MEM=1304.51)
[09/08 00:23:54     54s] End AAE Lib Loading. (MEM=1314.05 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 00:23:55     54s] End AAE Lib Interpolated Model. (MEM=1314.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:23:55     54s] First Iteration Infinite Tw... 
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:23:56     56s] Type 'man IMPESI-3194' for more detail.
[09/08 00:23:56     56s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:23:56     56s] Type 'man IMPESI-3199' for more detail.
[09/08 00:23:56     56s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 00:23:56     56s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:23:56     56s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 00:23:56     56s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:24:05     64s] Total number of fetched objects 49485
[09/08 00:24:05     64s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 00:24:05     64s] End delay calculation. (MEM=1366.36 CPU=0:00:08.7 REAL=0:00:09.0)
[09/08 00:24:05     64s] End delay calculation (fullDC). (MEM=1366.36 CPU=0:00:10.8 REAL=0:00:11.0)
[09/08 00:24:05     64s] *** CDM Built up (cpu=0:00:12.5  real=0:00:13.0  mem= 1366.4M) ***
[09/08 00:24:07     66s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=0:01:07 mem=1358.4M)
[09/08 00:24:10     69s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.111  |  0.006  |  1.815  | -3.111  |   N/A   |  6.812  |  0.012  |  0.663  |
|           TNS (ns):| -57.198 |  0.000  |  0.000  | -57.198 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/08 00:24:10     69s] Total CPU time: 18.77 sec
[09/08 00:24:10     69s] Total Real time: 19.0 sec
[09/08 00:24:10     69s] Total Memory Usage: 1346.621094 Mbytes
[09/08 00:24:10     69s] 
[09/08 00:24:10     69s] =============================================================================================
[09/08 00:24:10     69s]  Final TAT Report for timeDesign
[09/08 00:24:10     69s] =============================================================================================
[09/08 00:24:10     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:24:10     69s] ---------------------------------------------------------------------------------------------
[09/08 00:24:10     69s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:24:10     69s] [ TimingUpdate           ]      1   0:00:01.8  (   9.3 % )     0:00:14.5 /  0:00:14.4    1.0
[09/08 00:24:10     69s] [ FullDelayCalc          ]      1   0:00:12.7  (  65.7 % )     0:00:12.7 /  0:00:12.6    1.0
[09/08 00:24:10     69s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.3 % )     0:00:18.3 /  0:00:17.7    1.0
[09/08 00:24:10     69s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 00:24:10     69s] [ DrvReport              ]      1   0:00:00.6  (   3.2 % )     0:00:02.1 /  0:00:01.5    0.7
[09/08 00:24:10     69s] [ GenerateReports        ]      1   0:00:01.0  (   5.1 % )     0:00:01.0 /  0:00:01.0    1.0
[09/08 00:24:10     69s] [ ReportTranViolation    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:24:10     69s] [ ReportCapViolation     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:24:10     69s] [ ReportFanoutViolation  ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:24:10     69s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:24:10     69s] [ GenerateDrvReportData  ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[09/08 00:24:10     69s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 00:24:10     69s] [ MISC                   ]          0:00:01.1  (   5.5 % )     0:00:01.1 /  0:00:01.0    1.0
[09/08 00:24:10     69s] ---------------------------------------------------------------------------------------------
[09/08 00:24:10     69s]  timeDesign TOTAL                   0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:18.7    1.0
[09/08 00:24:10     69s] ---------------------------------------------------------------------------------------------
[09/08 00:24:10     69s] 
[09/08 00:24:10     69s] Info: pop threads available for lower-level modules during optimization.
[09/08 00:24:28     71s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 00:24:28     71s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 00:24:28     71s] <CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
[09/08 00:24:30     71s] <CMD> optDesign -postcTS -incr
[09/08 00:24:30     71s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.5M, totSessionCpu=0:01:12 **
[09/08 00:24:30     71s] **INFO: User settings:
[09/08 00:24:30     71s] setDesignMode -bottomRoutingLayer               Metal2
[09/08 00:24:30     71s] setDesignMode -congEffort                       high
[09/08 00:24:30     71s] setDesignMode -flowEffort                       standard
[09/08 00:24:30     71s] setDesignMode -process                          130
[09/08 00:24:30     71s] setDesignMode -topRoutingLayer                  Metal4
[09/08 00:24:30     71s] setExtractRCMode -coupling_c_th                 0.4
[09/08 00:24:30     71s] setExtractRCMode -defViaCap                     true
[09/08 00:24:30     71s] setExtractRCMode -engine                        preRoute
[09/08 00:24:30     71s] setExtractRCMode -layerIndependent              1
[09/08 00:24:30     71s] setExtractRCMode -relative_c_th                 1
[09/08 00:24:30     71s] setExtractRCMode -total_c_th                    0
[09/08 00:24:30     71s] setUsefulSkewMode -ecoRoute                     false
[09/08 00:24:30     71s] setDelayCalMode -enable_high_fanout             true
[09/08 00:24:30     71s] setDelayCalMode -eng_copyNetPropToNewNet        true
[09/08 00:24:30     71s] setDelayCalMode -engine                         aae
[09/08 00:24:30     71s] setDelayCalMode -ignoreNetLoad                  false
[09/08 00:24:30     71s] setOptMode -activeHoldViews                     { func_view_bc }
[09/08 00:24:30     71s] setOptMode -activeSetupViews                    { func_view_wc }
[09/08 00:24:30     71s] setOptMode -addInstancePrefix                   ictc_postCTS_hold
[09/08 00:24:30     71s] setOptMode -autoHoldViews                       { func_view_bc}
[09/08 00:24:30     71s] setOptMode -autoSetupViews                      { func_view_wc}
[09/08 00:24:30     71s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[09/08 00:24:30     71s] setOptMode -autoViewHoldTargetSlack             0
[09/08 00:24:30     71s] setOptMode -drcMargin                           0
[09/08 00:24:30     71s] setOptMode -expExtremeCongestionAwareBuffering  true
[09/08 00:24:30     71s] setOptMode -fixCap                              true
[09/08 00:24:30     71s] setOptMode -fixDrc                              true
[09/08 00:24:30     71s] setOptMode -fixFanoutLoad                       true
[09/08 00:24:30     71s] setOptMode -fixTran                             true
[09/08 00:24:30     71s] setOptMode -optimizeFF                          true
[09/08 00:24:30     71s] setOptMode -preserveAllSequential               false
[09/08 00:24:30     71s] setOptMode -setupTargetSlack                    0
[09/08 00:24:30     71s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/misc/place_opt_post_place.tcl
[09/08 00:24:30     71s] setAnalysisMode -analysisType                   onChipVariation
[09/08 00:24:30     71s] setAnalysisMode -checkType                      setup
[09/08 00:24:30     71s] setAnalysisMode -clkSrcPath                     true
[09/08 00:24:30     71s] setAnalysisMode -clockGatingCheck               true
[09/08 00:24:30     71s] setAnalysisMode -clockPropagation               sdcControl
[09/08 00:24:30     71s] setAnalysisMode -cppr                           both
[09/08 00:24:30     71s] setAnalysisMode -enableMultipleDriveNet         true
[09/08 00:24:30     71s] setAnalysisMode -log                            true
[09/08 00:24:30     71s] setAnalysisMode -sequentialConstProp            true
[09/08 00:24:30     71s] setAnalysisMode -skew                           true
[09/08 00:24:30     71s] setAnalysisMode -timeBorrowing                  true
[09/08 00:24:30     71s] setAnalysisMode -timingSelfLoopsNoSkew          false
[09/08 00:24:30     71s] setAnalysisMode -usefulSkew                     true
[09/08 00:24:30     71s] setAnalysisMode -useOutputPinCap                true
[09/08 00:24:30     71s] setAnalysisMode -warn                           true
[09/08 00:24:30     71s] 
[09/08 00:24:30     71s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/08 00:24:30     71s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 00:24:30     71s] Summary for sequential cells identification: 
[09/08 00:24:30     71s]   Identified SBFF number: 3
[09/08 00:24:30     71s]   Identified MBFF number: 0
[09/08 00:24:30     71s]   Identified SB Latch number: 0
[09/08 00:24:30     71s]   Identified MB Latch number: 0
[09/08 00:24:30     71s]   Not identified SBFF number: 0
[09/08 00:24:30     71s]   Not identified MBFF number: 0
[09/08 00:24:30     71s]   Not identified SB Latch number: 0
[09/08 00:24:30     71s]   Not identified MB Latch number: 0
[09/08 00:24:30     71s]   Number of sequential cells which are not FFs: 7
[09/08 00:24:30     71s]  Visiting view : func_view_wc
[09/08 00:24:30     71s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 00:24:30     71s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 00:24:30     71s]  Visiting view : func_view_bc
[09/08 00:24:30     71s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 00:24:30     71s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 00:24:30     71s]  Setting StdDelay to 38.40
[09/08 00:24:30     71s] Creating Cell Server, finished. 
[09/08 00:24:30     71s] 
[09/08 00:24:30     71s] Need call spDPlaceInit before registerPrioInstLoc.
[09/08 00:24:30     71s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:30     71s] GigaOpt running with 1 threads.
[09/08 00:24:30     71s] Info: 1 threads available for lower-level modules during optimization.
[09/08 00:24:30     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1348.6M
[09/08 00:24:30     71s] #spOpts: N=130 mergeVia=F 
[09/08 00:24:30     71s] All LLGs are deleted
[09/08 00:24:30     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1354.6M
[09/08 00:24:30     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1354.6M
[09/08 00:24:30     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1357.6M
[09/08 00:24:30     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1357.6M
[09/08 00:24:30     71s] Core basic site is CoreSite
[09/08 00:24:30     71s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:24:30     72s] Fast DP-INIT is on for default
[09/08 00:24:30     72s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 00:24:30     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.190, REAL:0.055, MEM:1374.4M
[09/08 00:24:30     72s] OPERPROF:     Starting CMU at level 3, MEM:1375.4M
[09/08 00:24:30     72s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1375.4M
[09/08 00:24:30     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.094, MEM:1375.4M
[09/08 00:24:30     72s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1375.4MB).
[09/08 00:24:30     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.323, REAL:0.189, MEM:1375.4M
[09/08 00:24:30     72s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:30     72s] 
[09/08 00:24:30     72s] Creating Lib Analyzer ...
[09/08 00:24:30     72s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:30     72s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 00:24:30     72s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 00:24:30     72s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 00:24:30     72s] 
[09/08 00:24:30     72s] {RT default_rc_corner 0 4 4 0}
[09/08 00:24:30     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=1379.4M
[09/08 00:24:30     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=1379.4M
[09/08 00:24:30     72s] Creating Lib Analyzer, finished. 
[09/08 00:24:33     75s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1295.1M, totSessionCpu=0:01:15 **
[09/08 00:24:33     75s] **INFO: DRVs not fixed with -incr option
[09/08 00:24:33     75s] *** optDesign -postCTS ***
[09/08 00:24:33     75s] DRC Margin: user margin 0.0; extra margin 0.2
[09/08 00:24:33     75s] Hold Target Slack: user slack 0
[09/08 00:24:33     75s] Setup Target Slack: user slack 0; extra slack 0.0
[09/08 00:24:33     75s] setUsefulSkewMode -ecoRoute false
[09/08 00:24:33     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1392.4M
[09/08 00:24:33     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.043, MEM:1392.4M
[09/08 00:24:33     75s] Multi-VT timing optimization disabled based on library information.
[09/08 00:24:33     75s] Deleting Cell Server ...
[09/08 00:24:33     75s] Deleting Lib Analyzer.
[09/08 00:24:33     75s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 00:24:33     75s] Summary for sequential cells identification: 
[09/08 00:24:33     75s]   Identified SBFF number: 3
[09/08 00:24:33     75s]   Identified MBFF number: 0
[09/08 00:24:33     75s]   Identified SB Latch number: 0
[09/08 00:24:33     75s]   Identified MB Latch number: 0
[09/08 00:24:33     75s]   Not identified SBFF number: 0
[09/08 00:24:33     75s]   Not identified MBFF number: 0
[09/08 00:24:33     75s]   Not identified SB Latch number: 0
[09/08 00:24:33     75s]   Not identified MB Latch number: 0
[09/08 00:24:33     75s]   Number of sequential cells which are not FFs: 7
[09/08 00:24:33     75s]  Visiting view : func_view_wc
[09/08 00:24:33     75s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 00:24:33     75s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 00:24:33     75s]  Visiting view : func_view_bc
[09/08 00:24:33     75s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 00:24:33     75s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 00:24:33     75s]  Setting StdDelay to 38.40
[09/08 00:24:33     75s] Creating Cell Server, finished. 
[09/08 00:24:33     75s] 
[09/08 00:24:33     75s] Deleting Cell Server ...
[09/08 00:24:33     75s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:33     75s] All LLGs are deleted
[09/08 00:24:33     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1392.4M
[09/08 00:24:33     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1392.4M
[09/08 00:24:33     75s] Start to check current routing status for nets...
[09/08 00:24:34     75s] All nets are already routed correctly.
[09/08 00:24:34     75s] End to check current routing status for nets (mem=1392.4M)
[09/08 00:24:34     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1392.4M
[09/08 00:24:34     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1392.4M
[09/08 00:24:34     75s] Fast DP-INIT is on for default
[09/08 00:24:34     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.122, REAL:0.037, MEM:1392.4M
[09/08 00:24:34     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.147, REAL:0.062, MEM:1392.4M
[09/08 00:24:37     79s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.111  |
|           TNS (ns):| -57.198 |
|    Violating Paths:|   35    |
|          All Paths:|  10625  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.251   |    168 (168)     |
|   max_tran     |      2 (4)       |   -0.224   |     46 (183)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.265%
Routing Overflow: 0.13% H and 4.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1292.5M, totSessionCpu=0:01:19 **
[09/08 00:24:37     79s] The useful skew maximum allowed delay is: 0.3
[09/08 00:24:37     79s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/08 00:24:37     79s] Begin: GigaOpt Optimization in WNS mode
[09/08 00:24:37     79s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -usefulSkew
[09/08 00:24:37     79s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:24:37     79s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:24:37     79s] *info: 48 skip_routing nets excluded.
[09/08 00:24:37     79s] Info: 48 io nets excluded
[09/08 00:24:37     79s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:24:37     79s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:24:37     79s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:19.4/0:03:59.6 (0.3), mem = 1378.4M
[09/08 00:24:37     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.1
[09/08 00:24:37     79s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:24:37     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=1388.4M
[09/08 00:24:37     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1388.4M
[09/08 00:24:37     79s] #spOpts: N=130 mergeVia=F 
[09/08 00:24:37     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1388.4M
[09/08 00:24:37     79s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:24:37     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:1388.4M
[09/08 00:24:37     79s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1388.4MB).
[09/08 00:24:37     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.109, MEM:1388.4M
[09/08 00:24:37     79s] TotalInstCnt at PhyDesignMc Initialization: 43,966
[09/08 00:24:37     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=1390.4M
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:37     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     79s] 
[09/08 00:24:38     79s] Footprint cell information for calculating maxBufDist
[09/08 00:24:38     79s] Creating Cell Server ...(0, 0, 0, 0)
[09/08 00:24:38     79s] Summary for sequential cells identification: 
[09/08 00:24:38     79s]   Identified SBFF number: 3
[09/08 00:24:38     79s]   Identified MBFF number: 0
[09/08 00:24:38     79s]   Identified SB Latch number: 0
[09/08 00:24:38     79s]   Identified MB Latch number: 0
[09/08 00:24:38     79s]   Not identified SBFF number: 0
[09/08 00:24:38     79s]   Not identified MBFF number: 0
[09/08 00:24:38     79s]   Not identified SB Latch number: 0
[09/08 00:24:38     79s]   Not identified MB Latch number: 0
[09/08 00:24:38     79s]   Number of sequential cells which are not FFs: 7
[09/08 00:24:38     79s]  Visiting view : func_view_wc
[09/08 00:24:38     79s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[09/08 00:24:38     79s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[09/08 00:24:38     79s]  Visiting view : func_view_bc
[09/08 00:24:38     79s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[09/08 00:24:38     79s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[09/08 00:24:38     79s]  Setting StdDelay to 38.40
[09/08 00:24:38     79s] Creating Cell Server, finished. 
[09/08 00:24:38     79s] 
[09/08 00:24:38     79s] *info: There are 4 candidate Buffer cells
[09/08 00:24:38     79s] *info: There are 4 candidate Inverter cells
[09/08 00:24:38     79s] 
[09/08 00:24:38     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     79s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1467.4M
[09/08 00:24:38     79s] {RT default_rc_corner 0 4 4 0}
[09/08 00:24:38     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1467.4M
[09/08 00:24:38     80s] 
[09/08 00:24:38     80s] Creating Lib Analyzer ...
[09/08 00:24:38     80s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:24:38     80s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 00:24:38     80s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 00:24:38     80s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 00:24:38     80s] 
[09/08 00:24:38     80s] {RT default_rc_corner 0 4 4 0}
[09/08 00:24:38     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=1467.4M
[09/08 00:24:38     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=1467.4M
[09/08 00:24:38     80s] Creating Lib Analyzer, finished. 
[09/08 00:24:38     80s] 
[09/08 00:24:38     80s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/08 00:24:38     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1467.4M
[09/08 00:24:38     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1467.4M
[09/08 00:24:42     84s] *info: 4 don't touch nets excluded
[09/08 00:24:42     84s] *info: 48 io nets excluded
[09/08 00:24:42     84s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:24:42     84s] *info: 243 clock nets excluded
[09/08 00:24:42     84s] *info: 2 special nets excluded.
[09/08 00:24:42     84s] *info: 48 skip_routing nets excluded.
[09/08 00:24:42     84s] *info: 32 multi-driver nets excluded.
[09/08 00:24:42     84s] *info: 1357 no-driver nets excluded.
[09/08 00:24:43     84s] *info: 216 nets with fixed/cover wires excluded.
[09/08 00:24:43     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2843440.1
[09/08 00:24:46     88s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/08 00:24:46     88s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/08 00:24:46     88s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/08 00:24:46     88s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/08 00:24:46     88s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/08 00:24:46     88s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/08 00:24:47     89s] ** GigaOpt Optimizer WNS Slack -3.111 TNS Slack -57.198 Density 61.26
[09/08 00:24:47     89s] Optimizer WNS Pass 0
[09/08 00:24:47     89s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.012 TNS 0.000; reg2mem* WNS 0.663 TNS 0.000; reg2reg* WNS 0.006 TNS 0.000; HEPG WNS 0.006 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:24:48     89s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 00:24:48     90s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:24:48     90s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 00:24:48     90s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:24:48     90s] |   0.006|   -3.111|   0.000|  -57.198|    61.26%|   0:00:00.0| 1486.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:24:48     90s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 00:24:55     96s] |   0.012|   -3.111|   0.000|  -57.198|    61.27%|   0:00:07.0| 1558.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:24:55     96s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 00:24:57     99s] |   0.031|   -3.111|   0.000|  -57.198|    61.28%|   0:00:02.0| 1558.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:24:57     99s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 00:25:01    103s] |   0.042|   -3.111|   0.000|  -57.198|    61.29%|   0:00:04.0| 1578.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:25:01    103s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 00:25:01    103s] |   0.042|   -3.111|   0.000|  -57.198|    61.29%|   0:00:00.0| 1578.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:25:01    103s] |        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
[09/08 00:25:01    103s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:25:01    103s] 
[09/08 00:25:01    103s] *** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:13.0 mem=1578.0M) ***
[09/08 00:25:01    103s] 
[09/08 00:25:01    103s] *** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=1578.0M) ***
[09/08 00:25:01    103s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.051 TNS 0.000; reg2mem* WNS 0.710 TNS 0.000; reg2reg* WNS 0.042 TNS 0.000; HEPG WNS 0.042 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:25:01    103s] ** GigaOpt Optimizer WNS Slack -3.111 TNS Slack -57.198 Density 61.29
[09/08 00:25:01    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2843440.1
[09/08 00:25:01    103s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.057, REAL:0.058, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.107, REAL:0.108, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.108, REAL:0.108, MEM:1578.0M
[09/08 00:25:01    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2843440.1
[09/08 00:25:01    103s] OPERPROF: Starting RefinePlace at level 1, MEM:1578.0M
[09/08 00:25:01    103s] *** Starting refinePlace (0:01:43 mem=1578.0M) ***
[09/08 00:25:01    103s] Total net bbox length = 1.815e+06 (8.985e+05 9.163e+05) (ext = 3.889e+04)
[09/08 00:25:01    103s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:25:01    103s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:1578.0M
[09/08 00:25:01    103s] default core: bins with density > 0.750 = 28.20 % ( 271 / 961 )
[09/08 00:25:01    103s] Density distribution unevenness ratio = 14.895%
[09/08 00:25:01    103s] RPlace IncrNP Skipped
[09/08 00:25:01    103s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1578.0MB) @(0:01:43 - 0:01:44).
[09/08 00:25:01    103s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.028, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:1578.0M
[09/08 00:25:01    103s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1578.0M
[09/08 00:25:01    103s] Starting refinePlace ...
[09/08 00:25:02    103s] ** Cut row section cpu time 0:00:00.0.
[09/08 00:25:02    103s]    Spread Effort: high, pre-route mode, useDDP on.
[09/08 00:25:02    104s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1578.0MB) @(0:01:44 - 0:01:44).
[09/08 00:25:02    104s] Move report: preRPlace moves 218 insts, mean move: 1.42 um, max move: 6.18 um
[09/08 00:25:02    104s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdictc_postCTS_setupFE_OCPC19196_FE_OFN12165_FE_OCPN5198_n_dup): (843.36, 1202.28) --> (840.96, 1198.50)
[09/08 00:25:02    104s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[09/08 00:25:02    104s] Move report: Detail placement moves 218 insts, mean move: 1.42 um, max move: 6.18 um
[09/08 00:25:02    104s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdictc_postCTS_setupFE_OCPC19196_FE_OFN12165_FE_OCPN5198_n_dup): (843.36, 1202.28) --> (840.96, 1198.50)
[09/08 00:25:02    104s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1578.0MB
[09/08 00:25:02    104s] Statistics of distance of Instance movement in refine placement:
[09/08 00:25:02    104s]   maximum (X+Y) =         6.18 um
[09/08 00:25:02    104s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdictc_postCTS_setupFE_OCPC19196_FE_OFN12165_FE_OCPN5198_n_dup) with max move: (843.36, 1202.28) -> (840.96, 1198.5)
[09/08 00:25:02    104s]   mean    (X+Y) =         1.42 um
[09/08 00:25:02    104s] Summary Report:
[09/08 00:25:02    104s] Instances move: 218 (out of 43774 movable)
[09/08 00:25:02    104s] Instances flipped: 0
[09/08 00:25:02    104s] Mean displacement: 1.42 um
[09/08 00:25:02    104s] Max displacement: 6.18 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_holdictc_postCTS_setupFE_OCPC19196_FE_OFN12165_FE_OCPN5198_n_dup) (843.36, 1202.28) -> (840.96, 1198.5)
[09/08 00:25:02    104s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[09/08 00:25:02    104s] Total instances moved : 218
[09/08 00:25:02    104s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.969, REAL:0.977, MEM:1578.0M
[09/08 00:25:02    104s] Total net bbox length = 1.815e+06 (8.987e+05 9.164e+05) (ext = 3.889e+04)
[09/08 00:25:02    104s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1578.0MB
[09/08 00:25:02    104s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1578.0MB) @(0:01:43 - 0:01:45).
[09/08 00:25:02    104s] *** Finished refinePlace (0:01:45 mem=1578.0M) ***
[09/08 00:25:02    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2843440.1
[09/08 00:25:02    104s] OPERPROF: Finished RefinePlace at level 1, CPU:1.130, REAL:1.138, MEM:1578.0M
[09/08 00:25:03    105s] *** maximum move = 6.18 um ***
[09/08 00:25:03    105s] *** Finished re-routing un-routed nets (1578.0M) ***
[09/08 00:25:03    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:1578.0M
[09/08 00:25:03    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1578.0M
[09/08 00:25:03    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:1578.0M
[09/08 00:25:03    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.119, MEM:1578.0M
[09/08 00:25:03    105s] 
[09/08 00:25:03    105s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=1578.0M) ***
[09/08 00:25:03    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2843440.1
[09/08 00:25:04    105s] ** GigaOpt Optimizer WNS Slack -3.111 TNS Slack -57.198 Density 61.29
[09/08 00:25:04    105s] Optimizer WNS Pass 1
[09/08 00:25:04    105s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.051 TNS 0.000; reg2mem* WNS 0.710 TNS 0.000; reg2reg* WNS 0.042 TNS 0.000; HEPG WNS 0.042 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:25:04    106s] 
[09/08 00:25:04    106s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1578.0M) ***
[09/08 00:25:04    106s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.051 TNS 0.000; reg2mem* WNS 0.710 TNS 0.000; reg2reg* WNS 0.042 TNS 0.000; HEPG WNS 0.042 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:25:04    106s] 
[09/08 00:25:04    106s] *** Finish post-CTS Setup Fixing (cpu=0:00:20.4 real=0:00:21.0 mem=1578.0M) ***
[09/08 00:25:04    106s] 
[09/08 00:25:04    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2843440.1
[09/08 00:25:04    106s] TotalInstCnt at PhyDesignMc Destruction: 43,990
[09/08 00:25:04    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.1
[09/08 00:25:04    106s] *** SetupOpt [finish] : cpu/real = 0:00:26.7/0:00:27.0 (1.0), totSession cpu/real = 0:01:46.2/0:04:26.6 (0.4), mem = 1558.9M
[09/08 00:25:04    106s] 
[09/08 00:25:04    106s] =============================================================================================
[09/08 00:25:04    106s]  Step TAT Report for WnsOpt #1
[09/08 00:25:04    106s] =============================================================================================
[09/08 00:25:04    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:25:04    106s] ---------------------------------------------------------------------------------------------
[09/08 00:25:04    106s] [ RefinePlace            ]      1   0:00:02.4  (   9.0 % )     0:00:02.4 /  0:00:02.4    1.0
[09/08 00:25:04    106s] [ SlackTraversorInit     ]      2   0:00:01.6  (   6.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/08 00:25:04    106s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:04    106s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 00:25:04    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:04    106s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:25:04    106s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/08 00:25:04    106s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:25:04    106s] [ TransformInit          ]      1   0:00:04.9  (  18.2 % )     0:00:04.9 /  0:00:04.9    1.0
[09/08 00:25:04    106s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:13.1 /  0:00:13.0    1.0
[09/08 00:25:04    106s] [ OptGetWeight           ]      3   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:25:04    106s] [ OptEval                ]      3   0:00:11.2  (  41.5 % )     0:00:11.2 /  0:00:11.1    1.0
[09/08 00:25:04    106s] [ OptCommit              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[09/08 00:25:04    106s] [ IncrTimingUpdate       ]     10   0:00:01.4  (   5.3 % )     0:00:01.4 /  0:00:01.4    1.0
[09/08 00:25:04    106s] [ PostCommitDelayCalc    ]      4   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:25:04    106s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/08 00:25:04    106s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:04    106s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/08 00:25:04    106s] [ MISC                   ]          0:00:03.6  (  13.3 % )     0:00:03.6 /  0:00:03.6    1.0
[09/08 00:25:04    106s] ---------------------------------------------------------------------------------------------
[09/08 00:25:04    106s]  WnsOpt #1 TOTAL                    0:00:27.0  ( 100.0 % )     0:00:27.0 /  0:00:26.7    1.0
[09/08 00:25:04    106s] ---------------------------------------------------------------------------------------------
[09/08 00:25:04    106s] 
[09/08 00:25:04    106s] End: GigaOpt Optimization in WNS mode
[09/08 00:25:04    106s] *** Timing NOT met, worst failing slack is -3.111
[09/08 00:25:04    106s] *** Check timing (0:00:00.0)
[09/08 00:25:04    106s] Deleting Lib Analyzer.
[09/08 00:25:04    106s] Begin: GigaOpt Optimization in TNS mode
[09/08 00:25:04    106s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:25:04    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1500.9M
[09/08 00:25:04    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/08 00:25:04    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1500.9M
[09/08 00:25:04    106s] #spOpts: N=130 mergeVia=F 
[09/08 00:25:04    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1500.9M
[09/08 00:25:04    106s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:25:04    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:1500.9M
[09/08 00:25:04    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1500.9MB).
[09/08 00:25:04    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.123, MEM:1500.9M
[09/08 00:25:04    106s] TotalInstCnt at PhyDesignMc Initialization: 43,990
[09/08 00:25:04    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1500.9M
[09/08 00:25:05    106s] TotalInstCnt at PhyDesignMc Destruction: 43,990
[09/08 00:25:05    106s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[09/08 00:25:05    106s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:25:05    106s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:25:05    106s] *info: 48 skip_routing nets excluded.
[09/08 00:25:05    106s] Info: 48 io nets excluded
[09/08 00:25:05    106s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:25:05    106s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:25:05    106s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:46.7/0:04:27.1 (0.4), mem = 1500.9M
[09/08 00:25:05    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.2
[09/08 00:25:05    106s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:25:05    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1500.9M
[09/08 00:25:05    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1500.9M
[09/08 00:25:05    106s] #spOpts: N=130 mergeVia=F 
[09/08 00:25:05    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1500.9M
[09/08 00:25:05    106s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:25:05    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:1500.9M
[09/08 00:25:05    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1500.9MB).
[09/08 00:25:05    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:1500.9M
[09/08 00:25:05    107s] TotalInstCnt at PhyDesignMc Initialization: 43,990
[09/08 00:25:05    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1500.9M
[09/08 00:25:05    107s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:25:05    107s] 
[09/08 00:25:05    107s] Creating Lib Analyzer ...
[09/08 00:25:05    107s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:25:05    107s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[09/08 00:25:05    107s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[09/08 00:25:05    107s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[09/08 00:25:05    107s] 
[09/08 00:25:05    107s] {RT default_rc_corner 0 4 4 0}
[09/08 00:25:05    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1502.9M
[09/08 00:25:05    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1502.9M
[09/08 00:25:05    107s] Creating Lib Analyzer, finished. 
[09/08 00:25:05    107s] 
[09/08 00:25:05    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/08 00:25:05    107s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=1502.9M
[09/08 00:25:05    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=1502.9M
[09/08 00:25:07    109s] *info: 4 don't touch nets excluded
[09/08 00:25:07    109s] *info: 48 io nets excluded
[09/08 00:25:07    109s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:25:07    109s] *info: 243 clock nets excluded
[09/08 00:25:07    109s] *info: 2 special nets excluded.
[09/08 00:25:07    109s] *info: 48 skip_routing nets excluded.
[09/08 00:25:07    109s] *info: 32 multi-driver nets excluded.
[09/08 00:25:07    109s] *info: 1357 no-driver nets excluded.
[09/08 00:25:07    109s] *info: 216 nets with fixed/cover wires excluded.
[09/08 00:25:08    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2843440.2
[09/08 00:25:08    110s] PathGroup :  in2out  TargetSlack : 0.0384 
[09/08 00:25:08    110s] PathGroup :  in2reg  TargetSlack : 0.0384 
[09/08 00:25:08    110s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[09/08 00:25:08    110s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[09/08 00:25:08    110s] PathGroup :  reg2out  TargetSlack : 0.0384 
[09/08 00:25:08    110s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[09/08 00:25:09    110s] ** GigaOpt Optimizer WNS Slack -3.111 TNS Slack -57.198 Density 61.29
[09/08 00:25:09    110s] Optimizer TNS Opt
[09/08 00:25:09    110s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.051 TNS 0.000; reg2mem* WNS 0.710 TNS 0.000; reg2reg* WNS 0.042 TNS 0.000; HEPG WNS 0.042 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:25:09    110s] 
[09/08 00:25:09    110s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1522.0M) ***
[09/08 00:25:09    110s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.111 TNS -57.198; mem2reg* WNS 0.051 TNS 0.000; reg2mem* WNS 0.710 TNS 0.000; reg2reg* WNS 0.042 TNS 0.000; HEPG WNS 0.042 TNS 0.000; all paths WNS -3.111 TNS -57.198
[09/08 00:25:09    110s] 
[09/08 00:25:09    110s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1522.0M) ***
[09/08 00:25:09    110s] 
[09/08 00:25:09    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2843440.2
[09/08 00:25:09    110s] TotalInstCnt at PhyDesignMc Destruction: 43,990
[09/08 00:25:09    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.2
[09/08 00:25:09    110s] *** SetupOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:51.0/0:04:31.4 (0.4), mem = 1502.9M
[09/08 00:25:09    110s] 
[09/08 00:25:09    110s] =============================================================================================
[09/08 00:25:09    110s]  Step TAT Report for TnsOpt #1
[09/08 00:25:09    110s] =============================================================================================
[09/08 00:25:09    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:25:09    110s] ---------------------------------------------------------------------------------------------
[09/08 00:25:09    110s] [ SlackTraversorInit     ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:25:09    110s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:25:09    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:09    110s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:25:09    110s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 00:25:09    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:09    110s] [ TransformInit          ]      1   0:00:02.8  (  66.5 % )     0:00:02.8 /  0:00:02.8    1.0
[09/08 00:25:09    110s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:09    110s] [ MISC                   ]          0:00:00.4  (   8.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 00:25:09    110s] ---------------------------------------------------------------------------------------------
[09/08 00:25:09    110s]  TnsOpt #1 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[09/08 00:25:09    110s] ---------------------------------------------------------------------------------------------
[09/08 00:25:09    110s] 
[09/08 00:25:09    110s] End: GigaOpt Optimization in TNS mode
[09/08 00:25:09    111s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/08 00:25:09    111s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:25:09    111s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:25:09    111s] *info: 48 skip_routing nets excluded.
[09/08 00:25:09    111s] Info: 48 io nets excluded
[09/08 00:25:09    111s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:25:09    111s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:25:09    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1500.9M
[09/08 00:25:09    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=1500.9M
[09/08 00:25:09    111s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:25:09    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=1520.0M
[09/08 00:25:09    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:1520.0M
[09/08 00:25:09    111s] #spOpts: N=130 mergeVia=F 
[09/08 00:25:09    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1520.0M
[09/08 00:25:09    111s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:25:09    111s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:1520.0M
[09/08 00:25:09    111s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1520.0MB).
[09/08 00:25:09    111s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.105, MEM:1520.0M
[09/08 00:25:10    111s] TotalInstCnt at PhyDesignMc Initialization: 43,990
[09/08 00:25:10    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1520.0M
[09/08 00:25:10    111s] Begin: Area Reclaim Optimization
[09/08 00:25:10    111s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:51.8/0:04:32.3 (0.4), mem = 1520.0M
[09/08 00:25:10    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.3
[09/08 00:25:10    112s] 
[09/08 00:25:10    112s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/08 00:25:10    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1520.0M
[09/08 00:25:10    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1520.0M
[09/08 00:25:10    112s] Usable buffer cells for single buffer setup transform:
[09/08 00:25:10    112s] sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 
[09/08 00:25:10    112s] Number of usable buffer cells above: 4
[09/08 00:25:11    112s] Reclaim Optimization WNS Slack -3.111  TNS Slack -57.198 Density 61.29
[09/08 00:25:11    112s] +----------+---------+--------+--------+------------+--------+
[09/08 00:25:11    112s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/08 00:25:11    112s] +----------+---------+--------+--------+------------+--------+
[09/08 00:25:11    112s] |    61.29%|        -|  -3.111| -57.198|   0:00:00.0| 1520.0M|
[09/08 00:25:15    116s] |    61.29%|        0|  -3.111| -57.198|   0:00:04.0| 1558.1M|
[09/08 00:25:15    116s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/08 00:25:15    117s] |    61.29%|        0|  -3.111| -57.198|   0:00:00.0| 1558.1M|
[09/08 00:25:31    133s] |    61.14%|      135|  -3.111| -57.188|   0:00:16.0| 1558.1M|
[09/08 00:25:41    142s] |    61.11%|      155|  -3.111| -57.188|   0:00:10.0| 1558.1M|
[09/08 00:25:41    143s] |    61.11%|        0|  -3.111| -57.188|   0:00:00.0| 1558.1M|
[09/08 00:25:41    143s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[09/08 00:25:41    143s] |    61.11%|        0|  -3.111| -57.188|   0:00:00.0| 1558.1M|
[09/08 00:25:42    143s] +----------+---------+--------+--------+------------+--------+
[09/08 00:25:42    143s] Reclaim Optimization End WNS Slack -3.111  TNS Slack -57.188 Density 61.11
[09/08 00:25:42    143s] 
[09/08 00:25:42    143s] ** Summary: Restruct = 0 Buffer Deletion = 125 Declone = 10 Resize = 66 **
[09/08 00:25:42    143s] --------------------------------------------------------------
[09/08 00:25:42    143s] |                                   | Total     | Sequential |
[09/08 00:25:42    143s] --------------------------------------------------------------
[09/08 00:25:42    143s] | Num insts resized                 |      66  |       0    |
[09/08 00:25:42    143s] | Num insts undone                  |      89  |       0    |
[09/08 00:25:42    143s] | Num insts Downsized               |      66  |       0    |
[09/08 00:25:42    143s] | Num insts Samesized               |       0  |       0    |
[09/08 00:25:42    143s] | Num insts Upsized                 |       0  |       0    |
[09/08 00:25:42    143s] | Num multiple commits+uncommits    |       0  |       -    |
[09/08 00:25:42    143s] --------------------------------------------------------------
[09/08 00:25:42    143s] End: Core Area Reclaim Optimization (cpu = 0:00:31.5) (real = 0:00:32.0) **
[09/08 00:25:42    143s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.077, REAL:0.077, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.142, REAL:0.143, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.142, REAL:0.143, MEM:1558.1M
[09/08 00:25:42    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2843440.2
[09/08 00:25:42    143s] OPERPROF: Starting RefinePlace at level 1, MEM:1558.1M
[09/08 00:25:42    143s] *** Starting refinePlace (0:02:24 mem=1558.1M) ***
[09/08 00:25:42    143s] Total net bbox length = 1.811e+06 (8.956e+05 9.157e+05) (ext = 3.889e+04)
[09/08 00:25:42    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:25:42    143s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1558.1M
[09/08 00:25:42    143s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1558.1M
[09/08 00:25:42    143s] Starting refinePlace ...
[09/08 00:25:42    143s] 
[09/08 00:25:42    143s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/08 00:25:43    145s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:25:43    145s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1558.1MB) @(0:02:24 - 0:02:25).
[09/08 00:25:43    145s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:25:43    145s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1558.1MB
[09/08 00:25:43    145s] Statistics of distance of Instance movement in refine placement:
[09/08 00:25:43    145s]   maximum (X+Y) =         0.00 um
[09/08 00:25:43    145s]   mean    (X+Y) =         0.00 um
[09/08 00:25:43    145s] Total instances flipped for legalization: 9
[09/08 00:25:43    145s] Summary Report:
[09/08 00:25:43    145s] Instances move: 0 (out of 43639 movable)
[09/08 00:25:43    145s] Instances flipped: 9
[09/08 00:25:43    145s] Mean displacement: 0.00 um
[09/08 00:25:43    145s] Max displacement: 0.00 um 
[09/08 00:25:43    145s] Total instances moved : 0
[09/08 00:25:43    145s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.470, REAL:1.481, MEM:1558.1M
[09/08 00:25:43    145s] Total net bbox length = 1.811e+06 (8.956e+05 9.157e+05) (ext = 3.889e+04)
[09/08 00:25:43    145s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1558.1MB
[09/08 00:25:43    145s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=1558.1MB) @(0:02:24 - 0:02:25).
[09/08 00:25:43    145s] *** Finished refinePlace (0:02:25 mem=1558.1M) ***
[09/08 00:25:43    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2843440.2
[09/08 00:25:43    145s] OPERPROF: Finished RefinePlace at level 1, CPU:1.635, REAL:1.647, MEM:1558.1M
[09/08 00:25:44    145s] *** maximum move = 0.00 um ***
[09/08 00:25:44    145s] *** Finished re-routing un-routed nets (1558.1M) ***
[09/08 00:25:44    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.1M
[09/08 00:25:44    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.1M
[09/08 00:25:44    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.048, MEM:1558.1M
[09/08 00:25:44    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:1558.1M
[09/08 00:25:44    146s] 
[09/08 00:25:44    146s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1558.1M) ***
[09/08 00:25:44    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.3
[09/08 00:25:44    146s] *** AreaOpt [finish] : cpu/real = 0:00:34.2/0:00:34.5 (1.0), totSession cpu/real = 0:02:26.0/0:05:06.7 (0.5), mem = 1558.1M
[09/08 00:25:44    146s] 
[09/08 00:25:44    146s] =============================================================================================
[09/08 00:25:44    146s]  Step TAT Report for AreaOpt #1
[09/08 00:25:44    146s] =============================================================================================
[09/08 00:25:44    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:25:44    146s] ---------------------------------------------------------------------------------------------
[09/08 00:25:44    146s] [ RefinePlace            ]      1   0:00:02.7  (   7.9 % )     0:00:02.7 /  0:00:02.7    1.0
[09/08 00:25:44    146s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:25:44    146s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:44    146s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:25:44    146s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:25:44    146s] [ OptSingleIteration     ]      6   0:00:00.4  (   1.1 % )     0:00:29.5 /  0:00:29.3    1.0
[09/08 00:25:44    146s] [ OptGetWeight           ]    503   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[09/08 00:25:44    146s] [ OptEval                ]    503   0:00:19.8  (  57.5 % )     0:00:19.8 /  0:00:19.6    1.0
[09/08 00:25:44    146s] [ OptCommit              ]    503   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:25:44    146s] [ IncrTimingUpdate       ]    130   0:00:08.3  (  24.0 % )     0:00:08.3 /  0:00:08.3    1.0
[09/08 00:25:44    146s] [ PostCommitDelayCalc    ]    533   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:00.8    0.9
[09/08 00:25:44    146s] [ MISC                   ]          0:00:01.7  (   4.9 % )     0:00:01.7 /  0:00:01.6    1.0
[09/08 00:25:44    146s] ---------------------------------------------------------------------------------------------
[09/08 00:25:44    146s]  AreaOpt #1 TOTAL                   0:00:34.5  ( 100.0 % )     0:00:34.5 /  0:00:34.2    1.0
[09/08 00:25:44    146s] ---------------------------------------------------------------------------------------------
[09/08 00:25:44    146s] 
[09/08 00:25:44    146s] TotalInstCnt at PhyDesignMc Destruction: 43,855
[09/08 00:25:44    146s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=1501.07M, totSessionCpu=0:02:26).
[09/08 00:25:45    146s] All LLGs are deleted
[09/08 00:25:45    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1501.1M
[09/08 00:25:45    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:1501.1M
[09/08 00:25:45    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1501.1M
[09/08 00:25:45    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1501.1M
[09/08 00:25:45    146s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1501.07 MB )
[09/08 00:25:45    146s] (I)       Started Loading and Dumping File ( Curr Mem: 1501.07 MB )
[09/08 00:25:45    146s] (I)       Reading DB...
[09/08 00:25:45    146s] (I)       Read data from FE... (mem=1501.1M)
[09/08 00:25:45    146s] (I)       Read nodes and places... (mem=1501.1M)
[09/08 00:25:45    146s] (I)       Done Read nodes and places (cpu=0.061s, mem=1515.9M)
[09/08 00:25:45    146s] (I)       Read nets... (mem=1515.9M)
[09/08 00:25:45    146s] (I)       Done Read nets (cpu=0.139s, mem=1532.9M)
[09/08 00:25:45    146s] (I)       Done Read data from FE (cpu=0.200s, mem=1532.9M)
[09/08 00:25:45    146s] (I)       before initializing RouteDB syMemory usage = 1532.9 MB
[09/08 00:25:45    146s] (I)       == Non-default Options ==
[09/08 00:25:45    146s] (I)       Maximum routing layer                              : 4
[09/08 00:25:45    146s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/08 00:25:45    146s] (I)       Use row-based GCell size
[09/08 00:25:45    146s] (I)       GCell unit size  : 3780
[09/08 00:25:45    146s] (I)       GCell multiplier : 1
[09/08 00:25:45    146s] (I)       build grid graph
[09/08 00:25:45    146s] (I)       build grid graph start
[09/08 00:25:45    146s] [NR-eGR] Track table information for default rule: 
[09/08 00:25:45    146s] [NR-eGR] Metal1 has no routable track
[09/08 00:25:45    146s] [NR-eGR] Metal2 has single uniform track structure
[09/08 00:25:45    146s] [NR-eGR] Metal3 has single uniform track structure
[09/08 00:25:45    146s] [NR-eGR] Metal4 has single uniform track structure
[09/08 00:25:45    146s] (I)       build grid graph end
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] (I)       == Report All Rule Vias ==
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] (I)        Via Rule : (Default)
[09/08 00:25:45    146s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:25:45    146s] (I)       ---------------------------------------------------------------------------
[09/08 00:25:45    146s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/08 00:25:45    146s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/08 00:25:45    146s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/08 00:25:45    146s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/08 00:25:45    146s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:25:45    146s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] (I)        Via Rule : ndr_1w2s
[09/08 00:25:45    146s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:25:45    146s] (I)       ---------------------------------------------------------------------------
[09/08 00:25:45    146s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:25:45    146s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:25:45    146s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:25:45    146s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:25:45    146s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:25:45    146s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] (I)        Via Rule : ndr_3w3s
[09/08 00:25:45    146s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:25:45    146s] (I)       ---------------------------------------------------------------------------
[09/08 00:25:45    146s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:25:45    146s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:25:45    146s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:25:45    146s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:25:45    146s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:25:45    146s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] (I)        Via Rule : ndr_2w2s
[09/08 00:25:45    146s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:25:45    146s] (I)       ---------------------------------------------------------------------------
[09/08 00:25:45    146s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:25:45    146s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:25:45    146s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:25:45    146s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:25:45    146s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:25:45    146s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:25:45    146s] (I)       ===========================================================================
[09/08 00:25:45    146s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1532.94 MB )
[09/08 00:25:45    146s] (I)       Num PG vias on layer 2 : 0
[09/08 00:25:45    146s] (I)       Num PG vias on layer 3 : 0
[09/08 00:25:45    146s] (I)       Num PG vias on layer 4 : 0
[09/08 00:25:45    146s] [NR-eGR] Read 74663 PG shapes
[09/08 00:25:45    146s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1532.94 MB )
[09/08 00:25:45    146s] [NR-eGR] #Routing Blockages  : 0
[09/08 00:25:45    146s] [NR-eGR] #Instance Blockages : 7051
[09/08 00:25:45    146s] [NR-eGR] #PG Blockages       : 74663
[09/08 00:25:45    146s] [NR-eGR] #Halo Blockages     : 0
[09/08 00:25:45    146s] [NR-eGR] #Boundary Blockages : 0
[09/08 00:25:45    146s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/08 00:25:45    146s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/08 00:25:45    146s] (I)       readDataFromPlaceDB
[09/08 00:25:45    146s] (I)       Read net information..
[09/08 00:25:45    146s] [NR-eGR] Read numTotalNets=44513  numIgnoredNets=264
[09/08 00:25:45    146s] (I)       Read testcase time = 0.019 seconds
[09/08 00:25:45    146s] 
[09/08 00:25:45    146s] (I)       early_global_route_priority property id does not exist.
[09/08 00:25:45    146s] (I)       Start initializing grid graph
[09/08 00:25:45    146s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/08 00:25:45    146s] (I)       End initializing grid graph
[09/08 00:25:45    146s] (I)       Model blockages into capacity
[09/08 00:25:45    146s] (I)       Read Num Blocks=103644  Num Prerouted Wires=16865  Num CS=0
[09/08 00:25:45    146s] (I)       Started Modeling ( Curr Mem: 1542.74 MB )
[09/08 00:25:45    146s] (I)       Layer 1 (H) : #blockages 66283 : #preroutes 12225
[09/08 00:25:45    146s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/08 00:25:45    146s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/08 00:25:45    146s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1542.74 MB )
[09/08 00:25:45    146s] (I)       -- layer congestion ratio --
[09/08 00:25:45    146s] (I)       Layer 1 : 0.100000
[09/08 00:25:45    146s] (I)       Layer 2 : 0.700000
[09/08 00:25:45    146s] (I)       Layer 3 : 0.700000
[09/08 00:25:45    146s] (I)       Layer 4 : 0.700000
[09/08 00:25:45    146s] (I)       ----------------------------
[09/08 00:25:45    146s] (I)       Number of ignored nets = 264
[09/08 00:25:45    146s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of clock nets = 244.  Ignored: No
[09/08 00:25:45    146s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of special nets = 0.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/08 00:25:45    146s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/08 00:25:45    146s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/08 00:25:45    146s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/08 00:25:45    146s] (I)       Before initializing Early Global Route syMemory usage = 1542.7 MB
[09/08 00:25:45    146s] (I)       Ndr track 0 does not exist
[09/08 00:25:45    146s] (I)       Ndr track 0 does not exist
[09/08 00:25:45    146s] (I)       Ndr track 0 does not exist
[09/08 00:25:45    146s] (I)       ---------------------Grid Graph Info--------------------
[09/08 00:25:45    146s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/08 00:25:45    146s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/08 00:25:45    146s] (I)       Site width          :   480  (dbu)
[09/08 00:25:45    146s] (I)       Row height          :  3780  (dbu)
[09/08 00:25:45    146s] (I)       GCell width         :  3780  (dbu)
[09/08 00:25:45    146s] (I)       GCell height        :  3780  (dbu)
[09/08 00:25:45    146s] (I)       Grid                :   487   487     4
[09/08 00:25:45    146s] (I)       Layer numbers       :     1     2     3     4
[09/08 00:25:45    146s] (I)       Vertical capacity   :     0     0  3780     0
[09/08 00:25:45    146s] (I)       Horizontal capacity :     0  3780     0  3780
[09/08 00:25:45    146s] (I)       Default wire width  :   160   200   200   200
[09/08 00:25:45    146s] (I)       Default wire space  :   180   210   210   210
[09/08 00:25:45    146s] (I)       Default wire pitch  :   340   410   410   410
[09/08 00:25:45    146s] (I)       Default pitch size  :   340   420   480   420
[09/08 00:25:45    146s] (I)       First track coord   :     0   240   480   240
[09/08 00:25:45    146s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/08 00:25:45    146s] (I)       Total num of tracks :     0  4381  3833  4381
[09/08 00:25:45    146s] (I)       Num of masks        :     1     1     1     1
[09/08 00:25:45    146s] (I)       Num of trim masks   :     0     0     0     0
[09/08 00:25:45    146s] (I)       --------------------------------------------------------
[09/08 00:25:45    146s] 
[09/08 00:25:45    146s] [NR-eGR] ============ Routing rule table ============
[09/08 00:25:45    146s] [NR-eGR] Rule id: 0  Nets: 44224 
[09/08 00:25:45    146s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/08 00:25:45    146s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/08 00:25:45    146s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/08 00:25:45    146s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/08 00:25:45    146s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/08 00:25:45    146s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/08 00:25:45    146s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/08 00:25:45    146s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/08 00:25:45    146s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/08 00:25:45    146s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/08 00:25:45    146s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/08 00:25:45    146s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/08 00:25:45    146s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/08 00:25:45    146s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/08 00:25:45    146s] [NR-eGR] ========================================
[09/08 00:25:45    146s] [NR-eGR] 
[09/08 00:25:45    146s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/08 00:25:45    146s] (I)       blocked tracks on layer2 : = 875225 / 2133547 (41.02%)
[09/08 00:25:45    146s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/08 00:25:45    146s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/08 00:25:45    146s] (I)       After initializing Early Global Route syMemory usage = 1552.2 MB
[09/08 00:25:45    146s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Reset routing kernel
[09/08 00:25:45    146s] (I)       Started Global Routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       ============= Initialization =============
[09/08 00:25:45    146s] (I)       totalPins=139999  totalGlobalPin=132935 (94.95%)
[09/08 00:25:45    146s] (I)       Started Net group 1 ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Build MST ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Generate topology with single threads
[09/08 00:25:45    146s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/08 00:25:45    146s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1a Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1a ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Pattern routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/08 00:25:45    146s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:25:45    146s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1b Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1b ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Monotonic routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:25:45    146s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/08 00:25:45    146s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1c Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1c ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Two level routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Level2 Grid: 98 x 98
[09/08 00:25:45    146s] (I)       Started Two Level Routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:25:45    146s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1d Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1d ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Detoured routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:25:45    146s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1e Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1e ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Route legalization ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:25:45    146s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/08 00:25:45    146s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Layer assignment ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Running layer assignment with 1 threads
[09/08 00:25:45    146s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Net group 2 ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Build MST ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Generate topology with single threads
[09/08 00:25:45    146s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       total 2D Cap : 3730857 = (2634095 H, 1096762 V)
[09/08 00:25:45    146s] [NR-eGR] Layer group 2: route 44224 net(s) in layer range [2, 4]
[09/08 00:25:45    146s] (I)       
[09/08 00:25:45    146s] (I)       ============  Phase 1a Route ============
[09/08 00:25:45    146s] (I)       Started Phase 1a ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    146s] (I)       Started Pattern routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Finished Pattern routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 233
[09/08 00:25:45    147s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Usage: 518801 = (269258 H, 249543 V) = (10.22% H, 22.75% V) = (1.018e+06um H, 9.433e+05um V)
[09/08 00:25:45    147s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       
[09/08 00:25:45    147s] (I)       ============  Phase 1b Route ============
[09/08 00:25:45    147s] (I)       Started Phase 1b ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Started Monotonic routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Usage: 519907 = (269918 H, 249989 V) = (10.25% H, 22.79% V) = (1.020e+06um H, 9.450e+05um V)
[09/08 00:25:45    147s] (I)       Overflow of layer group 2: 0.78% H + 4.54% V. EstWL: 1.965248e+06um
[09/08 00:25:45    147s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       
[09/08 00:25:45    147s] (I)       ============  Phase 1c Route ============
[09/08 00:25:45    147s] (I)       Started Phase 1c ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Started Two level routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:45    147s] (I)       Level2 Grid: 98 x 98
[09/08 00:25:45    147s] (I)       Started Two Level Routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Two Level Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Usage: 525692 = (275064 H, 250628 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.474e+05um V)
[09/08 00:25:46    147s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       
[09/08 00:25:46    147s] (I)       ============  Phase 1d Route ============
[09/08 00:25:46    147s] (I)       Started Phase 1d ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Detoured routing ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Usage: 525692 = (275064 H, 250628 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.474e+05um V)
[09/08 00:25:46    147s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       
[09/08 00:25:46    147s] (I)       ============  Phase 1e Route ============
[09/08 00:25:46    147s] (I)       Started Phase 1e ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Route legalization ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Usage: 525692 = (275064 H, 250628 V) = (10.44% H, 22.85% V) = (1.040e+06um H, 9.474e+05um V)
[09/08 00:25:46    147s] [NR-eGR] Early Global Route overflow of layer group 2: 0.23% H + 3.93% V. EstWL: 1.987116e+06um
[09/08 00:25:46    147s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Layer assignment ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Current Layer assignment [Initialization] ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Running layer assignment with 1 threads
[09/08 00:25:46    147s] (I)       Finished Layer assignment ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Net group 2 ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       
[09/08 00:25:46    147s] (I)       ============  Phase 1l Route ============
[09/08 00:25:46    147s] (I)       Started Phase 1l ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       
[09/08 00:25:46    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/08 00:25:46    147s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/08 00:25:46    147s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/08 00:25:46    147s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[09/08 00:25:46    147s] [NR-eGR] --------------------------------------------------------------------------------
[09/08 00:25:46    147s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/08 00:25:46    147s] [NR-eGR]  Metal2  (2)       371( 0.23%)        41( 0.03%)         1( 0.00%)   ( 0.26%) 
[09/08 00:25:46    147s] [NR-eGR]  Metal3  (3)      5435( 3.37%)       154( 0.10%)         3( 0.00%)   ( 3.47%) 
[09/08 00:25:46    147s] [NR-eGR]  Metal4  (4)       108( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[09/08 00:25:46    147s] [NR-eGR] --------------------------------------------------------------------------------
[09/08 00:25:46    147s] [NR-eGR] Total             5914( 1.22%)       195( 0.04%)         4( 0.00%)   ( 1.26%) 
[09/08 00:25:46    147s] [NR-eGR] 
[09/08 00:25:46    147s] (I)       Finished Global Routing ( CPU: 0.87 sec, Real: 0.88 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       total 2D Cap : 3750841 = (2652453 H, 1098388 V)
[09/08 00:25:46    147s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 3.48% V
[09/08 00:25:46    147s] [NR-eGR] Overflow after Early Global Route 0.16% H + 4.28% V
[09/08 00:25:46    147s] (I)       ============= track Assignment ============
[09/08 00:25:46    147s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Started Track Assignment ( Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[09/08 00:25:46    147s] (I)       Running track assignment with 1 threads
[09/08 00:25:46    147s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1552.24 MB )
[09/08 00:25:46    147s] (I)       Run Multi-thread track assignment
[09/08 00:25:47    148s] (I)       Finished Track Assignment ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Started Export DB wires ( Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Started Export all nets ( Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Started Set wire vias ( Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1554.24 MB )
[09/08 00:25:47    148s] [NR-eGR] --------------------------------------------------------------------------
[09/08 00:25:47    148s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 139557
[09/08 00:25:47    148s] [NR-eGR] Metal2  (2H) length: 6.721026e+05um, number of vias: 216042
[09/08 00:25:47    148s] [NR-eGR] Metal3  (3V) length: 1.012744e+06um, number of vias: 20685
[09/08 00:25:47    148s] [NR-eGR] Metal4  (4H) length: 4.667873e+05um, number of vias: 0
[09/08 00:25:47    148s] [NR-eGR] Total length: 2.151634e+06um, number of vias: 376284
[09/08 00:25:47    148s] [NR-eGR] --------------------------------------------------------------------------
[09/08 00:25:47    148s] [NR-eGR] Total eGR-routed clock nets wire length: 2.200800e+02um 
[09/08 00:25:47    148s] [NR-eGR] --------------------------------------------------------------------------
[09/08 00:25:47    148s] Saved RC grid cleaned up.
[09/08 00:25:47    148s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.55 sec, Real: 2.57 sec, Curr Mem: 1531.09 MB )
[09/08 00:25:47    148s] Extraction called for design 'croc_chip' of instances=52025 and nets=50699 using extraction engine 'preRoute' .
[09/08 00:25:47    148s] PreRoute RC Extraction called for design croc_chip.
[09/08 00:25:47    148s] RC Extraction called in multi-corner(1) mode.
[09/08 00:25:47    148s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:25:47    148s] Type 'man IMPEXT-6197' for more detail.
[09/08 00:25:47    148s] RCMode: PreRoute
[09/08 00:25:47    148s]       RC Corner Indexes            0   
[09/08 00:25:47    148s] Capacitance Scaling Factor   : 1.00000 
[09/08 00:25:47    148s] Resistance Scaling Factor    : 1.00000 
[09/08 00:25:47    148s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 00:25:47    148s] Clock Res. Scaling Factor    : 1.00000 
[09/08 00:25:47    148s] Shrink Factor                : 1.00000
[09/08 00:25:47    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/08 00:25:47    149s] LayerId::1 widthSet size::1
[09/08 00:25:47    149s] LayerId::2 widthSet size::3
[09/08 00:25:47    149s] LayerId::3 widthSet size::3
[09/08 00:25:47    149s] LayerId::4 widthSet size::3
[09/08 00:25:47    149s] LayerId::5 widthSet size::3
[09/08 00:25:47    149s] LayerId::6 widthSet size::1
[09/08 00:25:47    149s] LayerId::7 widthSet size::1
[09/08 00:25:47    149s] Updating RC grid for preRoute extraction ...
[09/08 00:25:47    149s] Initializing multi-corner resistance tables ...
[09/08 00:25:47    149s] {RT default_rc_corner 0 4 4 0}
[09/08 00:25:47    149s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305322 ; uaWl: 1.000000 ; uaWlH: 0.216220 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:25:48    149s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1531.094M)
[09/08 00:25:49    150s] Compute RC Scale Done ...
[09/08 00:25:49    150s] OPERPROF: Starting HotSpotCal at level 1, MEM:1531.1M
[09/08 00:25:49    150s] [hotspot] +------------+---------------+---------------+
[09/08 00:25:49    150s] [hotspot] |            |   max hotspot | total hotspot |
[09/08 00:25:49    150s] [hotspot] +------------+---------------+---------------+
[09/08 00:25:49    150s] [hotspot] | normalized |         90.56 |        171.93 |
[09/08 00:25:49    150s] [hotspot] +------------+---------------+---------------+
[09/08 00:25:49    150s] Local HotSpot Analysis: normalized max congestion hotspot area = 90.56, normalized total congestion hotspot area = 171.93 (area is in unit of 4 std-cell row bins)
[09/08 00:25:49    150s] [hotspot] max/total 90.56/171.93, big hotspot (>10) total 100.39
[09/08 00:25:49    150s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] |  1  |   544.56   453.84   665.52   726.00 |       89.44   |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        7.21   |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] |  3  |   998.16   937.68  1058.64   998.16 |        4.26   |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] |  4  |  1300.56  1240.08  1361.04  1300.56 |        4.20   |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] [hotspot] |  5  |  1361.04   937.68  1421.52   998.16 |        3.80   |
[09/08 00:25:49    150s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:25:49    150s] Top 5 hotspots total area: 108.92
[09/08 00:25:49    150s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.017, MEM:1531.1M
[09/08 00:25:49    150s] #################################################################################
[09/08 00:25:49    150s] # Design Stage: PreRoute
[09/08 00:25:49    150s] # Design Name: croc_chip
[09/08 00:25:49    150s] # Design Mode: 130nm
[09/08 00:25:49    150s] # Analysis Mode: MMMC OCV 
[09/08 00:25:49    150s] # Parasitics Mode: No SPEF/RCDB
[09/08 00:25:49    150s] # Signoff Settings: SI Off 
[09/08 00:25:49    150s] #################################################################################
[09/08 00:25:51    152s] Calculate early delays in OCV mode...
[09/08 00:25:51    152s] Calculate late delays in OCV mode...
[09/08 00:25:51    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 1529.1M, InitMEM = 1529.1M)
[09/08 00:25:51    152s] Start delay calculation (fullDC) (1 T). (MEM=1529.09)
[09/08 00:25:51    152s] End AAE Lib Interpolated Model. (MEM=1554.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:25:53    154s] Type 'man IMPESI-3194' for more detail.
[09/08 00:25:53    154s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:25:53    154s] Type 'man IMPESI-3199' for more detail.
[09/08 00:26:02    163s] Total number of fetched objects 49374
[09/08 00:26:02    163s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 00:26:02    163s] End delay calculation. (MEM=1541.32 CPU=0:00:09.5 REAL=0:00:09.0)
[09/08 00:26:02    163s] End delay calculation (fullDC). (MEM=1541.32 CPU=0:00:11.4 REAL=0:00:11.0)
[09/08 00:26:02    163s] *** CDM Built up (cpu=0:00:13.1  real=0:00:13.0  mem= 1541.3M) ***
[09/08 00:26:05    166s] GigaOpt: Skipping postEco DRV optimization
[09/08 00:26:06    168s] GigaOpt: WNS changes after routing: -0.111 -> -0.134 (bump = 0.023)
[09/08 00:26:06    168s] GigaOpt: WNS bump threshold: -38.4
[09/08 00:26:06    168s] Begin: GigaOpt postEco optimization
[09/08 00:26:06    168s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[09/08 00:26:07    168s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:26:07    168s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:07    168s] *info: 48 skip_routing nets excluded.
[09/08 00:26:07    168s] Info: 48 io nets excluded
[09/08 00:26:07    168s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:07    168s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:26:07    168s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:48.3/0:05:29.1 (0.5), mem = 1541.3M
[09/08 00:26:07    168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.4
[09/08 00:26:07    168s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:26:07    168s] ### Creating PhyDesignMc. totSessionCpu=0:02:48 mem=1541.3M
[09/08 00:26:07    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.3M
[09/08 00:26:07    168s] #spOpts: N=130 mergeVia=F 
[09/08 00:26:07    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.3M
[09/08 00:26:07    168s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1541.3M
[09/08 00:26:07    168s] Core basic site is CoreSite
[09/08 00:26:07    168s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:26:07    168s] Fast DP-INIT is on for default
[09/08 00:26:07    168s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 00:26:07    168s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.148, REAL:0.042, MEM:1573.3M
[09/08 00:26:07    168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.175, REAL:0.069, MEM:1573.3M
[09/08 00:26:07    168s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1573.3MB).
[09/08 00:26:07    168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.232, REAL:0.126, MEM:1573.3M
[09/08 00:26:07    168s] TotalInstCnt at PhyDesignMc Initialization: 43,855
[09/08 00:26:07    168s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=1573.3M
[09/08 00:26:07    169s] 
[09/08 00:26:07    169s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/08 00:26:07    169s] ### Creating LA Mngr. totSessionCpu=0:02:49 mem=1573.3M
[09/08 00:26:07    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:49 mem=1573.3M
[09/08 00:26:11    172s] *info: 4 don't touch nets excluded
[09/08 00:26:11    172s] *info: 48 io nets excluded
[09/08 00:26:11    172s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:11    172s] *info: 243 clock nets excluded
[09/08 00:26:11    172s] *info: 2 special nets excluded.
[09/08 00:26:11    172s] *info: 48 skip_routing nets excluded.
[09/08 00:26:11    172s] *info: 32 multi-driver nets excluded.
[09/08 00:26:11    172s] *info: 1357 no-driver nets excluded.
[09/08 00:26:11    172s] *info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:12    173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2843440.3
[09/08 00:26:12    173s] PathGroup :  in2out  TargetSlack : 0 
[09/08 00:26:12    173s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 00:26:12    173s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 00:26:12    173s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 00:26:12    173s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 00:26:12    173s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 00:26:12    173s] ** GigaOpt Optimizer WNS Slack -3.125 TNS Slack -58.293 Density 61.11
[09/08 00:26:12    173s] Optimizer WNS Pass 0
[09/08 00:26:12    173s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.125 TNS -57.279; mem2reg* WNS -0.021 TNS -0.039; reg2mem* WNS 0.609 TNS 0.000; reg2reg* WNS -0.049 TNS -1.001; HEPG WNS -0.049 TNS -1.014; all paths WNS -3.125 TNS -58.293
[09/08 00:26:12    173s] Active Path Group: mem2reg reg2mem reg2reg  
[09/08 00:26:12    173s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:12    173s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 00:26:12    173s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:12    173s] |  -0.049|   -3.125|  -1.014|  -58.293|    61.11%|   0:00:00.0| 1592.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[09/08 00:26:12    173s] |        |         |        |         |          |            |        |            |         | 87__reg/D                                          |
[09/08 00:26:13    174s] |  -0.021|   -3.125|  -0.044|  -57.323|    61.11%|   0:00:01.0| 1595.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 00:26:13    174s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_4__reg/D                        |
[09/08 00:26:14    175s] |  -0.004|   -3.125|  -0.004|  -57.283|    61.12%|   0:00:01.0| 1595.4M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[09/08 00:26:14    175s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_4__reg/D                        |
[09/08 00:26:14    175s] |   0.000|   -3.125|   0.000|  -57.279|    61.12%|   0:00:00.0| 1595.4M|          NA|       NA| NA                                                 |
[09/08 00:26:14    175s] |   0.000|   -3.125|   0.000|  -57.279|    61.12%|   0:00:00.0| 1595.4M|func_view_wc|       NA| NA                                                 |
[09/08 00:26:14    175s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:14    175s] 
[09/08 00:26:14    175s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1595.4M) ***
[09/08 00:26:14    175s] Active Path Group: in2out in2reg reg2out default 
[09/08 00:26:14    175s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:14    175s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 00:26:14    175s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:14    175s] |  -3.125|   -3.125| -57.279|  -57.279|    61.12%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:15    176s] |  -3.106|   -3.106| -57.260|  -57.260|    61.12%|   0:00:01.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:15    176s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:15    176s] 
[09/08 00:26:15    176s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1595.4M) ***
[09/08 00:26:15    176s] 
[09/08 00:26:15    176s] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1595.4M) ***
[09/08 00:26:15    176s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.106 TNS -57.260; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.654 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.106 TNS -57.260
[09/08 00:26:15    176s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.260 Density 61.12
[09/08 00:26:15    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2843440.2
[09/08 00:26:15    176s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.099, REAL:0.100, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.155, REAL:0.157, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.155, REAL:0.157, MEM:1595.4M
[09/08 00:26:15    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2843440.3
[09/08 00:26:15    176s] OPERPROF: Starting RefinePlace at level 1, MEM:1595.4M
[09/08 00:26:15    176s] *** Starting refinePlace (0:02:57 mem=1595.4M) ***
[09/08 00:26:15    176s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:15    176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:15    176s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:1595.4M
[09/08 00:26:15    176s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1595.4M
[09/08 00:26:15    176s] Starting refinePlace ...
[09/08 00:26:15    177s] 
[09/08 00:26:15    177s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/08 00:26:17    178s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:17    178s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:02.0, mem=1595.4MB) @(0:02:57 - 0:02:58).
[09/08 00:26:17    178s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:17    178s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1595.4MB
[09/08 00:26:17    178s] Statistics of distance of Instance movement in refine placement:
[09/08 00:26:17    178s]   maximum (X+Y) =         0.00 um
[09/08 00:26:17    178s]   mean    (X+Y) =         0.00 um
[09/08 00:26:17    178s] Summary Report:
[09/08 00:26:17    178s] Instances move: 0 (out of 43643 movable)
[09/08 00:26:17    178s] Instances flipped: 0
[09/08 00:26:17    178s] Mean displacement: 0.00 um
[09/08 00:26:17    178s] Max displacement: 0.00 um 
[09/08 00:26:17    178s] Total instances moved : 0
[09/08 00:26:17    178s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.541, REAL:1.556, MEM:1595.4M
[09/08 00:26:17    178s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:17    178s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1595.4MB
[09/08 00:26:17    178s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=1595.4MB) @(0:02:57 - 0:02:59).
[09/08 00:26:17    178s] *** Finished refinePlace (0:02:59 mem=1595.4M) ***
[09/08 00:26:17    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2843440.3
[09/08 00:26:17    178s] OPERPROF: Finished RefinePlace at level 1, CPU:1.681, REAL:1.698, MEM:1595.4M
[09/08 00:26:17    179s] *** maximum move = 0.00 um ***
[09/08 00:26:17    179s] *** Finished re-routing un-routed nets (1595.4M) ***
[09/08 00:26:17    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:1595.4M
[09/08 00:26:17    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1595.4M
[09/08 00:26:18    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:1595.4M
[09/08 00:26:18    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.122, MEM:1595.4M
[09/08 00:26:18    179s] 
[09/08 00:26:18    179s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1595.4M) ***
[09/08 00:26:18    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2843440.2
[09/08 00:26:18    179s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.260 Density 61.12
[09/08 00:26:18    179s] 
[09/08 00:26:18    179s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=1595.4M) ***
[09/08 00:26:18    179s] 
[09/08 00:26:18    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2843440.3
[09/08 00:26:18    180s] TotalInstCnt at PhyDesignMc Destruction: 43,859
[09/08 00:26:18    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.4
[09/08 00:26:18    180s] *** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 0:03:00.0/0:05:40.8 (0.5), mem = 1576.4M
[09/08 00:26:18    180s] 
[09/08 00:26:18    180s] =============================================================================================
[09/08 00:26:18    180s]  Step TAT Report for WnsOpt #2
[09/08 00:26:18    180s] =============================================================================================
[09/08 00:26:18    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:26:18    180s] ---------------------------------------------------------------------------------------------
[09/08 00:26:18    180s] [ RefinePlace            ]      1   0:00:03.0  (  25.6 % )     0:00:03.0 /  0:00:03.0    1.0
[09/08 00:26:18    180s] [ SlackTraversorInit     ]      2   0:00:00.6  (   5.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 00:26:18    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:18    180s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.5    1.2
[09/08 00:26:18    180s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/08 00:26:18    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:18    180s] [ TransformInit          ]      1   0:00:04.2  (  35.9 % )     0:00:04.2 /  0:00:04.2    1.0
[09/08 00:26:18    180s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[09/08 00:26:18    180s] [ OptGetWeight           ]      7   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 00:26:18    180s] [ OptEval                ]      7   0:00:01.5  (  12.6 % )     0:00:01.5 /  0:00:01.5    1.0
[09/08 00:26:18    180s] [ OptCommit              ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/08 00:26:18    180s] [ IncrTimingUpdate       ]     12   0:00:00.8  (   6.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/08 00:26:18    180s] [ PostCommitDelayCalc    ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/08 00:26:18    180s] [ SetupOptGetWorkingSet  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/08 00:26:18    180s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:18    180s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[09/08 00:26:18    180s] [ MISC                   ]          0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[09/08 00:26:18    180s] ---------------------------------------------------------------------------------------------
[09/08 00:26:18    180s]  WnsOpt #2 TOTAL                    0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.7    1.0
[09/08 00:26:18    180s] ---------------------------------------------------------------------------------------------
[09/08 00:26:18    180s] 
[09/08 00:26:18    180s] End: GigaOpt postEco optimization
[09/08 00:26:19    180s] GigaOpt: WNS changes after postEco optimization: -0.111 -> -0.111 (bump = 0.0)
[09/08 00:26:19    180s] GigaOpt: Skipping nonLegal postEco optimization
[09/08 00:26:19    180s] Design TNS changes after trial route: -57.188 -> -57.260
[09/08 00:26:19    180s] Begin: GigaOpt TNS recovery
[09/08 00:26:19    180s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco -tnsBumpRecoveryInTNS
[09/08 00:26:19    180s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:26:19    180s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:19    180s] *info: 48 skip_routing nets excluded.
[09/08 00:26:19    180s] Info: 48 io nets excluded
[09/08 00:26:19    180s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:19    180s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:26:19    180s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:00.7/0:05:41.5 (0.5), mem = 1576.4M
[09/08 00:26:19    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.5
[09/08 00:26:19    180s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:26:19    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1576.4M
[09/08 00:26:19    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1576.4M
[09/08 00:26:19    180s] #spOpts: N=130 mergeVia=F 
[09/08 00:26:19    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.4M
[09/08 00:26:19    180s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:26:19    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.035, REAL:0.035, MEM:1576.4M
[09/08 00:26:19    180s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1576.4MB).
[09/08 00:26:19    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.082, REAL:0.082, MEM:1576.4M
[09/08 00:26:19    181s] TotalInstCnt at PhyDesignMc Initialization: 43,859
[09/08 00:26:19    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1576.4M
[09/08 00:26:20    181s] 
[09/08 00:26:20    181s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/08 00:26:20    181s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=1576.4M
[09/08 00:26:20    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=1576.4M
[09/08 00:26:21    182s] *info: 4 don't touch nets excluded
[09/08 00:26:21    182s] *info: 48 io nets excluded
[09/08 00:26:21    182s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:21    182s] *info: 243 clock nets excluded
[09/08 00:26:21    182s] *info: 2 special nets excluded.
[09/08 00:26:21    182s] *info: 48 skip_routing nets excluded.
[09/08 00:26:21    182s] *info: 32 multi-driver nets excluded.
[09/08 00:26:21    182s] *info: 1357 no-driver nets excluded.
[09/08 00:26:21    182s] *info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:22    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2843440.4
[09/08 00:26:22    183s] PathGroup :  in2out  TargetSlack : 0 
[09/08 00:26:22    183s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 00:26:22    183s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 00:26:22    183s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 00:26:22    183s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 00:26:22    183s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 00:26:22    183s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.260 Density 61.12
[09/08 00:26:22    183s] Optimizer TNS Opt
[09/08 00:26:22    183s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.106 TNS -57.260; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.654 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.106 TNS -57.260
[09/08 00:26:22    184s] Active Path Group: in2out in2reg reg2out default 
[09/08 00:26:23    184s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:23    184s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 00:26:23    184s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:23    184s] |  -3.106|   -3.106| -57.260|  -57.260|    61.12%|   0:00:01.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:23    184s] |  -3.106|   -3.106| -57.230|  -57.230|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio20_io                                          |
[09/08 00:26:23    184s] |  -3.106|   -3.106| -57.223|  -57.223|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio29_io                                          |
[09/08 00:26:23    185s] |  -3.106|   -3.106| -57.223|  -57.223|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio1_io                                           |
[09/08 00:26:23    185s] |  -3.106|   -3.106| -57.216|  -57.216|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio1_io                                           |
[09/08 00:26:24    185s] |  -3.106|   -3.106| -57.203|  -57.203|    61.13%|   0:00:01.0| 1595.4M|func_view_wc|  reg2out| gpio3_io                                           |
[09/08 00:26:24    185s] |  -3.106|   -3.106| -57.189|  -57.189|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio7_io                                           |
[09/08 00:26:24    185s] |  -3.106|   -3.106| -57.187|  -57.187|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio10_io                                          |
[09/08 00:26:24    185s] |  -3.106|   -3.106| -57.187|  -57.187|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:24    185s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:24    185s] 
[09/08 00:26:24    185s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1595.4M) ***
[09/08 00:26:24    185s] 
[09/08 00:26:24    185s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1595.4M) ***
[09/08 00:26:24    185s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.106 TNS -57.187; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.654 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.106 TNS -57.187
[09/08 00:26:24    185s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.187 Density 61.13
[09/08 00:26:24    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2843440.3
[09/08 00:26:24    185s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.081, REAL:0.082, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.154, REAL:0.156, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.155, REAL:0.156, MEM:1595.4M
[09/08 00:26:24    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2843440.4
[09/08 00:26:24    185s] OPERPROF: Starting RefinePlace at level 1, MEM:1595.4M
[09/08 00:26:24    185s] *** Starting refinePlace (0:03:06 mem=1595.4M) ***
[09/08 00:26:24    185s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:24    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:24    185s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:24    185s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1595.4M
[09/08 00:26:24    186s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:24    186s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1595.4M
[09/08 00:26:24    186s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1595.4M
[09/08 00:26:24    186s] Starting refinePlace ...
[09/08 00:26:25    186s] 
[09/08 00:26:25    186s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/08 00:26:26    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:26    187s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:02.0, mem=1595.4MB) @(0:03:06 - 0:03:07).
[09/08 00:26:26    187s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:26    187s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1595.4MB
[09/08 00:26:26    187s] Statistics of distance of Instance movement in refine placement:
[09/08 00:26:26    187s]   maximum (X+Y) =         0.00 um
[09/08 00:26:26    187s]   mean    (X+Y) =         0.00 um
[09/08 00:26:26    187s] Summary Report:
[09/08 00:26:26    187s] Instances move: 0 (out of 43661 movable)
[09/08 00:26:26    187s] Instances flipped: 0
[09/08 00:26:26    187s] Mean displacement: 0.00 um
[09/08 00:26:26    187s] Max displacement: 0.00 um 
[09/08 00:26:26    187s] Total instances moved : 0
[09/08 00:26:26    187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.492, REAL:1.503, MEM:1595.4M
[09/08 00:26:26    187s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:26    187s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1595.4MB
[09/08 00:26:26    187s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=1595.4MB) @(0:03:06 - 0:03:08).
[09/08 00:26:26    187s] *** Finished refinePlace (0:03:08 mem=1595.4M) ***
[09/08 00:26:26    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2843440.4
[09/08 00:26:26    187s] OPERPROF: Finished RefinePlace at level 1, CPU:1.670, REAL:1.683, MEM:1595.4M
[09/08 00:26:26    187s] *** maximum move = 0.00 um ***
[09/08 00:26:26    187s] *** Finished re-routing un-routed nets (1595.4M) ***
[09/08 00:26:26    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:1595.4M
[09/08 00:26:26    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1595.4M
[09/08 00:26:26    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.051, MEM:1595.4M
[09/08 00:26:26    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:1595.4M
[09/08 00:26:27    188s] 
[09/08 00:26:27    188s] *** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1595.4M) ***
[09/08 00:26:27    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2843440.3
[09/08 00:26:27    188s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.187 Density 61.13
[09/08 00:26:27    188s] 
[09/08 00:26:27    188s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1595.4M) ***
[09/08 00:26:27    188s] 
[09/08 00:26:27    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2843440.4
[09/08 00:26:27    188s] TotalInstCnt at PhyDesignMc Destruction: 43,877
[09/08 00:26:27    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.5
[09/08 00:26:27    188s] *** SetupOpt [finish] : cpu/real = 0:00:07.9/0:00:08.0 (1.0), totSession cpu/real = 0:03:08.7/0:05:49.5 (0.5), mem = 1576.4M
[09/08 00:26:27    188s] 
[09/08 00:26:27    188s] =============================================================================================
[09/08 00:26:27    188s]  Step TAT Report for TnsOpt #2
[09/08 00:26:27    188s] =============================================================================================
[09/08 00:26:27    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:26:27    188s] ---------------------------------------------------------------------------------------------
[09/08 00:26:27    188s] [ RefinePlace            ]      1   0:00:02.8  (  35.4 % )     0:00:02.8 /  0:00:02.8    1.0
[09/08 00:26:27    188s] [ SlackTraversorInit     ]      2   0:00:00.5  (   6.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 00:26:27    188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:27    188s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/08 00:26:27    188s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 00:26:27    188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:27    188s] [ TransformInit          ]      1   0:00:02.5  (  31.5 % )     0:00:02.5 /  0:00:02.5    1.0
[09/08 00:26:27    188s] [ OptSingleIteration     ]     32   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[09/08 00:26:27    188s] [ OptGetWeight           ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[09/08 00:26:27    188s] [ OptEval                ]     32   0:00:01.1  (  13.3 % )     0:00:01.1 /  0:00:01.1    1.0
[09/08 00:26:27    188s] [ OptCommit              ]     32   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/08 00:26:27    188s] [ IncrTimingUpdate       ]     28   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[09/08 00:26:27    188s] [ PostCommitDelayCalc    ]     33   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[09/08 00:26:27    188s] [ SetupOptGetWorkingSet  ]     64   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[09/08 00:26:27    188s] [ SetupOptGetActiveNode  ]     64   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:27    188s] [ SetupOptSlackGraph     ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[09/08 00:26:27    188s] [ MISC                   ]          0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 00:26:27    188s] ---------------------------------------------------------------------------------------------
[09/08 00:26:27    188s]  TnsOpt #2 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.9    1.0
[09/08 00:26:27    188s] ---------------------------------------------------------------------------------------------
[09/08 00:26:27    188s] 
[09/08 00:26:27    188s] End: GigaOpt TNS recovery
[09/08 00:26:27    188s] Design TNS changes after trial route: -57.188 -> -57.187
[09/08 00:26:27    188s] Begin: GigaOpt TNS non-legal recovery
[09/08 00:26:27    188s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -inPostEcoStage -tnsBumpRecoveryInTNS -integratedAreaOpt
[09/08 00:26:27    189s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[09/08 00:26:27    189s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:27    189s] *info: 48 skip_routing nets excluded.
[09/08 00:26:27    189s] Info: 48 io nets excluded
[09/08 00:26:27    189s] Info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:28    189s] Info: 243 clock nets excluded from IPO operation.
[09/08 00:26:28    189s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:09.1/0:05:50.0 (0.5), mem = 1576.4M
[09/08 00:26:28    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2843440.6
[09/08 00:26:28    189s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/08 00:26:28    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=1576.4M
[09/08 00:26:28    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:1576.4M
[09/08 00:26:28    189s] #spOpts: N=130 mergeVia=F 
[09/08 00:26:28    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.4M
[09/08 00:26:28    189s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:26:28    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.048, MEM:1576.4M
[09/08 00:26:28    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1576.4MB).
[09/08 00:26:28    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:1576.4M
[09/08 00:26:28    189s] TotalInstCnt at PhyDesignMc Initialization: 43,877
[09/08 00:26:28    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1576.4M
[09/08 00:26:28    189s] 
[09/08 00:26:28    189s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/08 00:26:28    189s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1576.4M
[09/08 00:26:28    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=1576.4M
[09/08 00:26:30    191s] *info: 4 don't touch nets excluded
[09/08 00:26:30    191s] *info: 48 io nets excluded
[09/08 00:26:30    191s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[09/08 00:26:30    191s] *info: 243 clock nets excluded
[09/08 00:26:30    191s] *info: 2 special nets excluded.
[09/08 00:26:30    191s] *info: 48 skip_routing nets excluded.
[09/08 00:26:30    191s] *info: 32 multi-driver nets excluded.
[09/08 00:26:30    191s] *info: 1357 no-driver nets excluded.
[09/08 00:26:30    191s] *info: 216 nets with fixed/cover wires excluded.
[09/08 00:26:30    192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2843440.5
[09/08 00:26:30    192s] PathGroup :  in2out  TargetSlack : 0 
[09/08 00:26:30    192s] PathGroup :  in2reg  TargetSlack : 0 
[09/08 00:26:30    192s] PathGroup :  mem2reg  TargetSlack : 0 
[09/08 00:26:30    192s] PathGroup :  reg2mem  TargetSlack : 0 
[09/08 00:26:30    192s] PathGroup :  reg2out  TargetSlack : 0 
[09/08 00:26:30    192s] PathGroup :  reg2reg  TargetSlack : 0 
[09/08 00:26:31    192s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.187 Density 61.13
[09/08 00:26:31    192s] Optimizer TNS Opt
[09/08 00:26:31    192s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.106 TNS -57.187; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.654 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.106 TNS -57.187
[09/08 00:26:31    192s] Active Path Group: in2out in2reg reg2out default 
[09/08 00:26:31    192s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:31    192s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[09/08 00:26:31    192s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:31    192s] |  -3.106|   -3.106| -57.187|  -57.187|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:34    195s] |  -3.106|   -3.106| -57.179|  -57.179|    61.13%|   0:00:03.0| 1595.4M|func_view_wc|  reg2out| gpio1_io                                           |
[09/08 00:26:34    195s] |  -3.106|   -3.106| -57.179|  -57.179|    61.13%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio1_io                                           |
[09/08 00:26:34    195s] |  -3.106|   -3.106| -57.176|  -57.176|    61.14%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| gpio1_io                                           |
[09/08 00:26:35    196s] |  -3.106|   -3.106| -57.174|  -57.174|    61.14%|   0:00:01.0| 1595.4M|func_view_wc|  reg2out| gpio7_io                                           |
[09/08 00:26:35    196s] |  -3.106|   -3.106| -57.174|  -57.174|    61.14%|   0:00:00.0| 1595.4M|func_view_wc|  reg2out| status_o                                           |
[09/08 00:26:35    196s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[09/08 00:26:35    196s] 
[09/08 00:26:35    196s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1595.4M) ***
[09/08 00:26:35    196s] 
[09/08 00:26:35    196s] *** Finished Optimize Step Cumulative (cpu=0:00:04.0 real=0:00:04.0 mem=1595.4M) ***
[09/08 00:26:35    196s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.106 TNS -57.174; mem2reg* WNS 0.018 TNS 0.000; reg2mem* WNS 0.654 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -3.106 TNS -57.174
[09/08 00:26:35    196s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.174 Density 61.14
[09/08 00:26:35    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2843440.4
[09/08 00:26:35    196s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.052, REAL:0.053, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.096, REAL:0.097, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.096, REAL:0.097, MEM:1595.4M
[09/08 00:26:35    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2843440.5
[09/08 00:26:35    196s] OPERPROF: Starting RefinePlace at level 1, MEM:1595.4M
[09/08 00:26:35    196s] *** Starting refinePlace (0:03:17 mem=1595.4M) ***
[09/08 00:26:35    196s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:35    196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:35    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.032, REAL:0.032, MEM:1595.4M
[09/08 00:26:35    196s] default core: bins with density > 0.750 = 27.89 % ( 268 / 961 )
[09/08 00:26:35    196s] Density distribution unevenness ratio = 14.979%
[09/08 00:26:35    196s] RPlace IncrNP Skipped
[09/08 00:26:35    196s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1595.4MB) @(0:03:17 - 0:03:17).
[09/08 00:26:35    196s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.042, REAL:0.042, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:1595.4M
[09/08 00:26:35    196s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1595.4M
[09/08 00:26:35    196s] Starting refinePlace ...
[09/08 00:26:36    197s]   Spread Effort: high, pre-route mode, useDDP on.
[09/08 00:26:36    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1607.8MB) @(0:03:17 - 0:03:17).
[09/08 00:26:36    197s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/08 00:26:36    197s] wireLenOptFixPriorityInst 5271 inst fixed
[09/08 00:26:36    197s] 
[09/08 00:26:36    197s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[09/08 00:26:37    198s] Move report: legalization moves 8 insts, mean move: 3.46 um, max move: 8.10 um
[09/08 00:26:37    198s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_holdFE_OCPC24359_soc_gpio_out_en_o_30): (375.36, 1024.62) --> (371.04, 1028.40)
[09/08 00:26:37    198s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=1607.8MB) @(0:03:17 - 0:03:19).
[09/08 00:26:37    198s] Move report: Detail placement moves 8 insts, mean move: 3.46 um, max move: 8.10 um
[09/08 00:26:37    198s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_holdFE_OCPC24359_soc_gpio_out_en_o_30): (375.36, 1024.62) --> (371.04, 1028.40)
[09/08 00:26:37    198s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1607.8MB
[09/08 00:26:37    198s] Statistics of distance of Instance movement in refine placement:
[09/08 00:26:37    198s]   maximum (X+Y) =         8.10 um
[09/08 00:26:37    198s]   inst (i_croc_soc/i_croc/i_gpio/ictc_postCTS_holdFE_OCPC24359_soc_gpio_out_en_o_30) with max move: (375.36, 1024.62) -> (371.04, 1028.4)
[09/08 00:26:37    198s]   mean    (X+Y) =         3.46 um
[09/08 00:26:37    198s] Summary Report:
[09/08 00:26:37    198s] Instances move: 8 (out of 43666 movable)
[09/08 00:26:37    198s] Instances flipped: 0
[09/08 00:26:37    198s] Mean displacement: 3.46 um
[09/08 00:26:37    198s] Max displacement: 8.10 um (Instance: i_croc_soc/i_croc/i_gpio/ictc_postCTS_holdFE_OCPC24359_soc_gpio_out_en_o_30) (375.36, 1024.62) -> (371.04, 1028.4)
[09/08 00:26:37    198s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[09/08 00:26:37    198s] Total instances moved : 8
[09/08 00:26:37    198s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.701, REAL:1.680, MEM:1607.8M
[09/08 00:26:37    198s] Total net bbox length = 1.812e+06 (8.964e+05 9.158e+05) (ext = 3.889e+04)
[09/08 00:26:37    198s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1607.8MB
[09/08 00:26:37    198s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1607.8MB) @(0:03:17 - 0:03:19).
[09/08 00:26:37    198s] *** Finished refinePlace (0:03:19 mem=1607.8M) ***
[09/08 00:26:37    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2843440.5
[09/08 00:26:37    198s] OPERPROF: Finished RefinePlace at level 1, CPU:1.900, REAL:1.880, MEM:1607.8M
[09/08 00:26:37    198s] *** maximum move = 8.10 um ***
[09/08 00:26:37    198s] *** Finished re-routing un-routed nets (1607.8M) ***
[09/08 00:26:37    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1607.8M
[09/08 00:26:38    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1607.8M
[09/08 00:26:38    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1607.8M
[09/08 00:26:38    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.097, MEM:1607.8M
[09/08 00:26:38    199s] 
[09/08 00:26:38    199s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1607.8M) ***
[09/08 00:26:38    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2843440.4
[09/08 00:26:38    199s] ** GigaOpt Optimizer WNS Slack -3.106 TNS Slack -57.174 Density 61.14
[09/08 00:26:38    199s] 
[09/08 00:26:38    199s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.6 real=0:00:08.0 mem=1607.8M) ***
[09/08 00:26:38    199s] 
[09/08 00:26:38    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2843440.5
[09/08 00:26:38    199s] TotalInstCnt at PhyDesignMc Destruction: 43,882
[09/08 00:26:38    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2843440.6
[09/08 00:26:38    199s] *** SetupOpt [finish] : cpu/real = 0:00:10.6/0:00:10.6 (1.0), totSession cpu/real = 0:03:19.7/0:06:00.7 (0.6), mem = 1588.7M
[09/08 00:26:38    199s] 
[09/08 00:26:38    199s] =============================================================================================
[09/08 00:26:38    199s]  Step TAT Report for TnsOpt #3
[09/08 00:26:38    199s] =============================================================================================
[09/08 00:26:38    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:26:38    199s] ---------------------------------------------------------------------------------------------
[09/08 00:26:38    199s] [ RefinePlace            ]      1   0:00:02.9  (  27.2 % )     0:00:02.9 /  0:00:02.9    1.0
[09/08 00:26:38    199s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 00:26:38    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.0
[09/08 00:26:38    199s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 00:26:38    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ TransformInit          ]      1   0:00:02.4  (  22.1 % )     0:00:02.4 /  0:00:02.3    1.0
[09/08 00:26:38    199s] [ OptSingleIteration     ]     23   0:00:00.0  (   0.2 % )     0:00:03.9 /  0:00:03.8    1.0
[09/08 00:26:38    199s] [ OptGetWeight           ]     23   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.0
[09/08 00:26:38    199s] [ OptEval                ]     23   0:00:03.8  (  35.4 % )     0:00:03.8 /  0:00:03.7    1.0
[09/08 00:26:38    199s] [ OptCommit              ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ IncrTimingUpdate       ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[09/08 00:26:38    199s] [ PostCommitDelayCalc    ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ SetupOptGetWorkingSet  ]     69   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.3
[09/08 00:26:38    199s] [ SetupOptGetActiveNode  ]     69   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ SetupOptSlackGraph     ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:26:38    199s] [ MISC                   ]          0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[09/08 00:26:38    199s] ---------------------------------------------------------------------------------------------
[09/08 00:26:38    199s]  TnsOpt #3 TOTAL                    0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:10.6    1.0
[09/08 00:26:38    199s] ---------------------------------------------------------------------------------------------
[09/08 00:26:38    199s] 
[09/08 00:26:38    199s] End: GigaOpt TNS non-legal recovery
[09/08 00:26:38    199s] *** Steiner Routed Nets: 0.263%; Threshold: 100; Threshold for Hold: 100
[09/08 00:26:38    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1588.7M
[09/08 00:26:38    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1588.7M
[09/08 00:26:38    199s] Re-routed 0 nets
[09/08 00:26:38    199s] No multi-vt cells found. Aborting this optimization step
[09/08 00:26:39    200s] 
[09/08 00:26:39    200s] Active setup views:
[09/08 00:26:39    200s]  func_view_wc
[09/08 00:26:39    200s]   Dominating endpoints: 0
[09/08 00:26:39    200s]   Dominating TNS: -0.000
[09/08 00:26:39    200s] 
[09/08 00:26:39    200s] Extraction called for design 'croc_chip' of instances=52052 and nets=50726 using extraction engine 'preRoute' .
[09/08 00:26:39    200s] PreRoute RC Extraction called for design croc_chip.
[09/08 00:26:39    200s] RC Extraction called in multi-corner(1) mode.
[09/08 00:26:39    200s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:26:39    200s] Type 'man IMPEXT-6197' for more detail.
[09/08 00:26:39    200s] RCMode: PreRoute
[09/08 00:26:39    200s]       RC Corner Indexes            0   
[09/08 00:26:39    200s] Capacitance Scaling Factor   : 1.00000 
[09/08 00:26:39    200s] Resistance Scaling Factor    : 1.00000 
[09/08 00:26:39    200s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 00:26:39    200s] Clock Res. Scaling Factor    : 1.00000 
[09/08 00:26:39    200s] Shrink Factor                : 1.00000
[09/08 00:26:39    200s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/08 00:26:39    200s] RC Grid backup saved.
[09/08 00:26:39    200s] LayerId::1 widthSet size::1
[09/08 00:26:39    200s] LayerId::2 widthSet size::3
[09/08 00:26:39    200s] LayerId::3 widthSet size::3
[09/08 00:26:39    200s] LayerId::4 widthSet size::3
[09/08 00:26:39    200s] LayerId::5 widthSet size::3
[09/08 00:26:39    200s] LayerId::6 widthSet size::1
[09/08 00:26:39    200s] LayerId::7 widthSet size::1
[09/08 00:26:39    200s] Skipped RC grid update for preRoute extraction.
[09/08 00:26:39    200s] Initializing multi-corner resistance tables ...
[09/08 00:26:39    200s] {RT default_rc_corner 0 4 4 0}
[09/08 00:26:39    200s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.305322 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.835300 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:26:40    201s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1565.562M)
[09/08 00:26:40    201s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Loading and Dumping File ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Reading DB...
[09/08 00:26:40    201s] (I)       Read data from FE... (mem=1565.6M)
[09/08 00:26:40    201s] (I)       Read nodes and places... (mem=1565.6M)
[09/08 00:26:40    201s] (I)       Done Read nodes and places (cpu=0.065s, mem=1565.6M)
[09/08 00:26:40    201s] (I)       Read nets... (mem=1565.6M)
[09/08 00:26:40    201s] (I)       Done Read nets (cpu=0.164s, mem=1565.6M)
[09/08 00:26:40    201s] (I)       Done Read data from FE (cpu=0.230s, mem=1565.6M)
[09/08 00:26:40    201s] (I)       before initializing RouteDB syMemory usage = 1565.6 MB
[09/08 00:26:40    201s] (I)       == Non-default Options ==
[09/08 00:26:40    201s] (I)       Build term to term wires                           : false
[09/08 00:26:40    201s] (I)       Maximum routing layer                              : 4
[09/08 00:26:40    201s] (I)       Counted 60003 PG shapes. We will not process PG shapes layer by layer.
[09/08 00:26:40    201s] (I)       Use row-based GCell size
[09/08 00:26:40    201s] (I)       GCell unit size  : 3780
[09/08 00:26:40    201s] (I)       GCell multiplier : 1
[09/08 00:26:40    201s] (I)       build grid graph
[09/08 00:26:40    201s] (I)       build grid graph start
[09/08 00:26:40    201s] [NR-eGR] Track table information for default rule: 
[09/08 00:26:40    201s] [NR-eGR] Metal1 has no routable track
[09/08 00:26:40    201s] [NR-eGR] Metal2 has single uniform track structure
[09/08 00:26:40    201s] [NR-eGR] Metal3 has single uniform track structure
[09/08 00:26:40    201s] [NR-eGR] Metal4 has single uniform track structure
[09/08 00:26:40    201s] (I)       build grid graph end
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] (I)       == Report All Rule Vias ==
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] (I)        Via Rule : (Default)
[09/08 00:26:40    201s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:26:40    201s] (I)       ---------------------------------------------------------------------------
[09/08 00:26:40    201s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[09/08 00:26:40    201s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[09/08 00:26:40    201s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[09/08 00:26:40    201s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[09/08 00:26:40    201s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:26:40    201s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] (I)        Via Rule : ndr_1w2s
[09/08 00:26:40    201s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:26:40    201s] (I)       ---------------------------------------------------------------------------
[09/08 00:26:40    201s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:26:40    201s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:26:40    201s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:26:40    201s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:26:40    201s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:26:40    201s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] (I)        Via Rule : ndr_3w3s
[09/08 00:26:40    201s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:26:40    201s] (I)       ---------------------------------------------------------------------------
[09/08 00:26:40    201s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:26:40    201s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:26:40    201s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:26:40    201s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:26:40    201s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:26:40    201s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] (I)        Via Rule : ndr_2w2s
[09/08 00:26:40    201s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[09/08 00:26:40    201s] (I)       ---------------------------------------------------------------------------
[09/08 00:26:40    201s] (I)        1    3 : Via1_XXW_so                52 : Via1_DV3N_so             
[09/08 00:26:40    201s] (I)        2   88 : Via2_YX_so                123 : Via2_DV3S_so             
[09/08 00:26:40    201s] (I)        3  162 : Via3_YX_so                197 : Via3_DV3S_so             
[09/08 00:26:40    201s] (I)        4  236 : Via4_YX_so                271 : Via4_DV3S_so             
[09/08 00:26:40    201s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[09/08 00:26:40    201s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[09/08 00:26:40    201s] (I)       ===========================================================================
[09/08 00:26:40    201s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Num PG vias on layer 2 : 0
[09/08 00:26:40    201s] (I)       Num PG vias on layer 3 : 0
[09/08 00:26:40    201s] (I)       Num PG vias on layer 4 : 0
[09/08 00:26:40    201s] [NR-eGR] Read 74663 PG shapes
[09/08 00:26:40    201s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] [NR-eGR] #Routing Blockages  : 0
[09/08 00:26:40    201s] [NR-eGR] #Instance Blockages : 7052
[09/08 00:26:40    201s] [NR-eGR] #PG Blockages       : 74663
[09/08 00:26:40    201s] [NR-eGR] #Halo Blockages     : 0
[09/08 00:26:40    201s] [NR-eGR] #Boundary Blockages : 0
[09/08 00:26:40    201s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/08 00:26:40    201s] [NR-eGR] Num Prerouted Nets = 264  Num Prerouted Wires = 16865
[09/08 00:26:40    201s] (I)       readDataFromPlaceDB
[09/08 00:26:40    201s] (I)       Read net information..
[09/08 00:26:40    201s] [NR-eGR] Read numTotalNets=44540  numIgnoredNets=264
[09/08 00:26:40    201s] (I)       Read testcase time = 0.018 seconds
[09/08 00:26:40    201s] 
[09/08 00:26:40    201s] (I)       early_global_route_priority property id does not exist.
[09/08 00:26:40    201s] (I)       Start initializing grid graph
[09/08 00:26:40    201s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[09/08 00:26:40    201s] (I)       End initializing grid graph
[09/08 00:26:40    201s] (I)       Model blockages into capacity
[09/08 00:26:40    201s] (I)       Read Num Blocks=103645  Num Prerouted Wires=16865  Num CS=0
[09/08 00:26:40    201s] (I)       Started Modeling ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Layer 1 (H) : #blockages 66284 : #preroutes 12225
[09/08 00:26:40    201s] (I)       Layer 2 (V) : #blockages 25028 : #preroutes 4125
[09/08 00:26:40    201s] (I)       Layer 3 (H) : #blockages 12333 : #preroutes 515
[09/08 00:26:40    201s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       -- layer congestion ratio --
[09/08 00:26:40    201s] (I)       Layer 1 : 0.100000
[09/08 00:26:40    201s] (I)       Layer 2 : 0.700000
[09/08 00:26:40    201s] (I)       Layer 3 : 0.700000
[09/08 00:26:40    201s] (I)       Layer 4 : 0.700000
[09/08 00:26:40    201s] (I)       ----------------------------
[09/08 00:26:40    201s] (I)       Number of ignored nets = 264
[09/08 00:26:40    201s] (I)       Number of fixed nets = 216.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of clock nets = 244.  Ignored: No
[09/08 00:26:40    201s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of special nets = 0.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/08 00:26:40    201s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/08 00:26:40    201s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/08 00:26:40    201s] [NR-eGR] There are 25 clock nets ( 25 with NDR ).
[09/08 00:26:40    201s] (I)       Before initializing Early Global Route syMemory usage = 1565.6 MB
[09/08 00:26:40    201s] (I)       Ndr track 0 does not exist
[09/08 00:26:40    201s] (I)       Ndr track 0 does not exist
[09/08 00:26:40    201s] (I)       Ndr track 0 does not exist
[09/08 00:26:40    201s] (I)       ---------------------Grid Graph Info--------------------
[09/08 00:26:40    201s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[09/08 00:26:40    201s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[09/08 00:26:40    201s] (I)       Site width          :   480  (dbu)
[09/08 00:26:40    201s] (I)       Row height          :  3780  (dbu)
[09/08 00:26:40    201s] (I)       GCell width         :  3780  (dbu)
[09/08 00:26:40    201s] (I)       GCell height        :  3780  (dbu)
[09/08 00:26:40    201s] (I)       Grid                :   487   487     4
[09/08 00:26:40    201s] (I)       Layer numbers       :     1     2     3     4
[09/08 00:26:40    201s] (I)       Vertical capacity   :     0     0  3780     0
[09/08 00:26:40    201s] (I)       Horizontal capacity :     0  3780     0  3780
[09/08 00:26:40    201s] (I)       Default wire width  :   160   200   200   200
[09/08 00:26:40    201s] (I)       Default wire space  :   180   210   210   210
[09/08 00:26:40    201s] (I)       Default wire pitch  :   340   410   410   410
[09/08 00:26:40    201s] (I)       Default pitch size  :   340   420   480   420
[09/08 00:26:40    201s] (I)       First track coord   :     0   240   480   240
[09/08 00:26:40    201s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[09/08 00:26:40    201s] (I)       Total num of tracks :     0  4381  3833  4381
[09/08 00:26:40    201s] (I)       Num of masks        :     1     1     1     1
[09/08 00:26:40    201s] (I)       Num of trim masks   :     0     0     0     0
[09/08 00:26:40    201s] (I)       --------------------------------------------------------
[09/08 00:26:40    201s] 
[09/08 00:26:40    201s] [NR-eGR] ============ Routing rule table ============
[09/08 00:26:40    201s] [NR-eGR] Rule id: 0  Nets: 44251 
[09/08 00:26:40    201s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/08 00:26:40    201s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[09/08 00:26:40    201s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/08 00:26:40    201s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[09/08 00:26:40    201s] [NR-eGR] Rule id: 1  Rule name: ndr_3w3s  Nets: 25 
[09/08 00:26:40    201s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):5 Max Demand(V):5
[09/08 00:26:40    201s] (I)       Pitch:  L1=340  L2=2100  L3=2400  L4=2100
[09/08 00:26:40    201s] (I)       NumUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/08 00:26:40    201s] (I)       NumFullyUsedTracks:  L1=1  L2=5  L3=5  L4=5
[09/08 00:26:40    201s] [NR-eGR] Rule id: 2  Rule name: ndr_2w2s  Nets: 0 
[09/08 00:26:40    201s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/08 00:26:40    201s] (I)       Pitch:  L1=340  L2=1260  L3=1440  L4=1260
[09/08 00:26:40    201s] (I)       NumUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/08 00:26:40    201s] (I)       NumFullyUsedTracks:  L1=1  L2=3  L3=3  L4=3
[09/08 00:26:40    201s] [NR-eGR] ========================================
[09/08 00:26:40    201s] [NR-eGR] 
[09/08 00:26:40    201s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/08 00:26:40    201s] (I)       blocked tracks on layer2 : = 875227 / 2133547 (41.02%)
[09/08 00:26:40    201s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[09/08 00:26:40    201s] (I)       blocked tracks on layer4 : = 812351 / 2133547 (38.08%)
[09/08 00:26:40    201s] (I)       After initializing Early Global Route syMemory usage = 1565.6 MB
[09/08 00:26:40    201s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Reset routing kernel
[09/08 00:26:40    201s] (I)       Started Global Routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       ============= Initialization =============
[09/08 00:26:40    201s] (I)       totalPins=140055  totalGlobalPin=132984 (94.95%)
[09/08 00:26:40    201s] (I)       Started Net group 1 ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Build MST ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Generate topology with single threads
[09/08 00:26:40    201s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       total 2D Cap : 2431405 = (1334643 H, 1096762 V)
[09/08 00:26:40    201s] [NR-eGR] Layer group 1: route 25 net(s) in layer range [3, 4]
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1a Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1a ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Pattern routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/08 00:26:40    201s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:26:40    201s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1b Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1b ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Monotonic routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:26:40    201s] (I)       Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/08 00:26:40    201s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1c Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1c ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Two level routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Level2 Grid: 98 x 98
[09/08 00:26:40    201s] (I)       Started Two Level Routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:26:40    201s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1d Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1d ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Detoured routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:26:40    201s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1e Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1e ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Route legalization ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Usage: 51 = (26 H, 25 V) = (0.00% H, 0.00% V) = (9.828e+01um H, 9.450e+01um V)
[09/08 00:26:40    201s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 1.927800e+02um
[09/08 00:26:40    201s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Layer assignment ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Running layer assignment with 1 threads
[09/08 00:26:40    201s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Net group 2 ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Build MST ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Generate topology with single threads
[09/08 00:26:40    201s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       total 2D Cap : 3730856 = (2634094 H, 1096762 V)
[09/08 00:26:40    201s] [NR-eGR] Layer group 2: route 44251 net(s) in layer range [2, 4]
[09/08 00:26:40    201s] (I)       
[09/08 00:26:40    201s] (I)       ============  Phase 1a Route ============
[09/08 00:26:40    201s] (I)       Started Phase 1a ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Pattern routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Finished Pattern routing ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    201s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1565.56 MB )
[09/08 00:26:40    202s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 231
[09/08 00:26:40    202s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:40    202s] (I)       Usage: 518860 = (269292 H, 249568 V) = (10.22% H, 22.75% V) = (1.018e+06um H, 9.434e+05um V)
[09/08 00:26:41    202s] (I)       Finished Phase 1a ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] (I)       ============  Phase 1b Route ============
[09/08 00:26:41    202s] (I)       Started Phase 1b ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Monotonic routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Monotonic routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Usage: 519954 = (269945 H, 250009 V) = (10.25% H, 22.80% V) = (1.020e+06um H, 9.450e+05um V)
[09/08 00:26:41    202s] (I)       Overflow of layer group 2: 0.79% H + 4.52% V. EstWL: 1.965426e+06um
[09/08 00:26:41    202s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] (I)       ============  Phase 1c Route ============
[09/08 00:26:41    202s] (I)       Started Phase 1c ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Two level routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Level2 Grid: 98 x 98
[09/08 00:26:41    202s] (I)       Started Two Level Routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Two level routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Usage: 525942 = (275219 H, 250723 V) = (10.45% H, 22.86% V) = (1.040e+06um H, 9.477e+05um V)
[09/08 00:26:41    202s] (I)       Finished Phase 1c ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] (I)       ============  Phase 1d Route ============
[09/08 00:26:41    202s] (I)       Started Phase 1d ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Detoured routing ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Usage: 525942 = (275219 H, 250723 V) = (10.45% H, 22.86% V) = (1.040e+06um H, 9.477e+05um V)
[09/08 00:26:41    202s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] (I)       ============  Phase 1e Route ============
[09/08 00:26:41    202s] (I)       Started Phase 1e ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Route legalization ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Usage: 525942 = (275219 H, 250723 V) = (10.45% H, 22.86% V) = (1.040e+06um H, 9.477e+05um V)
[09/08 00:26:41    202s] [NR-eGR] Early Global Route overflow of layer group 2: 0.20% H + 3.94% V. EstWL: 1.988061e+06um
[09/08 00:26:41    202s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Started Layer assignment ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Current Layer assignment [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Running layer assignment with 1 threads
[09/08 00:26:41    202s] (I)       Finished Layer assignment ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Net group 2 ( CPU: 0.99 sec, Real: 1.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] (I)       ============  Phase 1l Route ============
[09/08 00:26:41    202s] (I)       Started Phase 1l ( Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       
[09/08 00:26:41    202s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/08 00:26:41    202s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/08 00:26:41    202s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/08 00:26:41    202s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[09/08 00:26:41    202s] [NR-eGR] --------------------------------------------------------------------------------
[09/08 00:26:41    202s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/08 00:26:41    202s] [NR-eGR]  Metal2  (2)       371( 0.23%)        27( 0.02%)         0( 0.00%)   ( 0.25%) 
[09/08 00:26:41    202s] [NR-eGR]  Metal3  (3)      5539( 3.44%)       135( 0.08%)         4( 0.00%)   ( 3.53%) 
[09/08 00:26:41    202s] [NR-eGR]  Metal4  (4)       125( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[09/08 00:26:41    202s] [NR-eGR] --------------------------------------------------------------------------------
[09/08 00:26:41    202s] [NR-eGR] Total             6035( 1.25%)       162( 0.03%)         4( 0.00%)   ( 1.28%) 
[09/08 00:26:41    202s] [NR-eGR] 
[09/08 00:26:41    202s] (I)       Finished Global Routing ( CPU: 1.06 sec, Real: 1.07 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] (I)       total 2D Cap : 3750842 = (2652454 H, 1098388 V)
[09/08 00:26:41    202s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 3.53% V
[09/08 00:26:41    202s] [NR-eGR] Overflow after Early Global Route 0.14% H + 4.30% V
[09/08 00:26:41    202s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 1.53 sec, Curr Mem: 1565.56 MB )
[09/08 00:26:41    202s] OPERPROF: Starting HotSpotCal at level 1, MEM:1565.6M
[09/08 00:26:41    202s] [hotspot] +------------+---------------+---------------+
[09/08 00:26:41    202s] [hotspot] |            |   max hotspot | total hotspot |
[09/08 00:26:41    202s] [hotspot] +------------+---------------+---------------+
[09/08 00:26:41    202s] [hotspot] | normalized |         86.03 |        170.43 |
[09/08 00:26:41    202s] [hotspot] +------------+---------------+---------------+
[09/08 00:26:41    202s] Local HotSpot Analysis: normalized max congestion hotspot area = 86.03, normalized total congestion hotspot area = 170.43 (area is in unit of 4 std-cell row bins)
[09/08 00:26:41    202s] [hotspot] max/total 86.03/170.43, big hotspot (>10) total 99.15
[09/08 00:26:41    202s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] |  1  |   544.56   484.08   665.52   726.00 |       81.57   |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] |  2  |  1421.52   574.80  1482.00   635.28 |        8.20   |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] |  3  |   998.16   937.68  1058.64   998.16 |        4.26   |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] |  4  |  1300.56  1240.08  1361.04  1300.56 |        4.20   |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] [hotspot] |  5  |   574.80   423.60   635.28   484.08 |        3.93   |
[09/08 00:26:41    202s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:26:41    202s] Top 5 hotspots total area: 102.16
[09/08 00:26:41    202s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.027, REAL:0.028, MEM:1565.6M
[09/08 00:26:41    202s] Starting delay calculation for Setup views
[09/08 00:26:41    202s] #################################################################################
[09/08 00:26:41    202s] # Design Stage: PreRoute
[09/08 00:26:41    202s] # Design Name: croc_chip
[09/08 00:26:41    202s] # Design Mode: 130nm
[09/08 00:26:41    202s] # Analysis Mode: MMMC OCV 
[09/08 00:26:41    202s] # Parasitics Mode: No SPEF/RCDB
[09/08 00:26:41    202s] # Signoff Settings: SI Off 
[09/08 00:26:41    202s] #################################################################################
[09/08 00:26:43    204s] Calculate early delays in OCV mode...
[09/08 00:26:43    204s] Calculate late delays in OCV mode...
[09/08 00:26:43    204s] Topological Sorting (REAL = 0:00:00.0, MEM = 1563.6M, InitMEM = 1563.6M)
[09/08 00:26:43    204s] Start delay calculation (fullDC) (1 T). (MEM=1563.56)
[09/08 00:26:44    205s] End AAE Lib Interpolated Model. (MEM=1588.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:26:53    214s] Total number of fetched objects 49401
[09/08 00:26:54    215s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[09/08 00:26:54    215s] End delay calculation. (MEM=1556.71 CPU=0:00:08.9 REAL=0:00:09.0)
[09/08 00:26:54    215s] End delay calculation (fullDC). (MEM=1556.71 CPU=0:00:10.4 REAL=0:00:11.0)
[09/08 00:26:54    215s] *** CDM Built up (cpu=0:00:12.3  real=0:00:13.0  mem= 1556.7M) ***
[09/08 00:26:56    217s] *** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:03:37 mem=1556.7M)
[09/08 00:26:56    217s] Reported timing to dir ./timingReports
[09/08 00:26:56    217s] **optDesign ... cpu = 0:02:26, real = 0:02:26, mem = 1428.0M, totSessionCpu=0:03:38 **
[09/08 00:26:56    217s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1501.7M
[09/08 00:26:56    217s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.056, REAL:0.056, MEM:1501.7M
[09/08 00:27:00    220s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.105  |  0.001  |  1.815  | -3.105  |   N/A   |  6.811  |  0.019  |  0.654  |
|           TNS (ns):| -57.169 |  0.000  |  0.000  | -57.169 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   35    |    0    |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.139   |    168 (168)     |
|   max_tran     |      0 (0)       |   0.000    |     43 (157)     |
|   max_fanout   |      2 (2)       |     -6     |    181 (181)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.136%
Routing Overflow: 0.14% H and 4.30% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:29, real = 0:02:30, mem = 1420.9M, totSessionCpu=0:03:41 **
[09/08 00:27:00    220s] *** Finished optDesign ***
[09/08 00:27:00    220s] Info: pop threads available for lower-level modules during optimization.
[09/08 00:27:00    220s] Deleting Lib Analyzer.
[09/08 00:27:00    220s] Info: Destroy the CCOpt slew target map.
[09/08 00:27:00    220s] clean pInstBBox. size 0
[09/08 00:27:00    220s] All LLGs are deleted
[09/08 00:27:00    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1517.0M
[09/08 00:27:00    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1517.0M
[09/08 00:27:00    220s] 
[09/08 00:27:00    220s] =============================================================================================
[09/08 00:27:00    220s]  Final TAT Report for optDesign
[09/08 00:27:00    220s] =============================================================================================
[09/08 00:27:00    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:27:00    220s] ---------------------------------------------------------------------------------------------
[09/08 00:27:00    220s] [ WnsOpt                 ]      2   0:00:33.2  (  22.1 % )     0:00:38.7 /  0:00:38.4    1.0
[09/08 00:27:00    220s] [ TnsOpt                 ]      3   0:00:17.2  (  11.4 % )     0:00:22.9 /  0:00:22.8    1.0
[09/08 00:27:00    220s] [ AreaOpt                ]      1   0:00:31.7  (  21.1 % )     0:00:34.5 /  0:00:34.2    1.0
[09/08 00:27:00    220s] [ ViewPruning            ]      3   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 00:27:00    220s] [ RefinePlace            ]      5   0:00:13.8  (   9.2 % )     0:00:13.8 /  0:00:13.8    1.0
[09/08 00:27:00    220s] [ TimingUpdate           ]      3   0:00:04.5  (   3.0 % )     0:00:17.0 /  0:00:16.9    1.0
[09/08 00:27:00    220s] [ FullDelayCalc          ]      1   0:00:12.5  (   8.3 % )     0:00:12.5 /  0:00:12.4    1.0
[09/08 00:27:00    220s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.2 % )     0:00:07.0 /  0:00:06.5    0.9
[09/08 00:27:00    220s] [ TimingReport           ]      2   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 00:27:00    220s] [ DrvReport              ]      2   0:00:02.7  (   1.8 % )     0:00:02.7 /  0:00:02.1    0.8
[09/08 00:27:00    220s] [ GenerateReports        ]      1   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:01.2    1.0
[09/08 00:27:00    220s] [ MISC                   ]          0:00:31.9  (  21.2 % )     0:00:31.9 /  0:00:31.9    1.0
[09/08 00:27:00    220s] ---------------------------------------------------------------------------------------------
[09/08 00:27:00    220s]  optDesign TOTAL                    0:02:30.2  ( 100.0 % )     0:02:30.2 /  0:02:29.0    1.0
[09/08 00:27:00    220s] ---------------------------------------------------------------------------------------------
[09/08 00:27:00    220s] 
[09/08 00:27:00    220s] Deleting Cell Server ...
[09/08 00:27:14    222s] <CMD> getLogFileName
[09/08 00:27:29    223s] <CMD> setMultiCpuUsage -localCpu 8
[09/08 00:27:29    224s] <CMD> setPreference ConstraintUserXGrid 0.1
[09/08 00:27:29    224s] <CMD> setPreference ConstraintUserXOffset 0.1
[09/08 00:27:29    224s] <CMD> setPreference ConstraintUserYGrid 0.1
[09/08 00:27:29    224s] <CMD> setPreference ConstraintUserYOffset 0.1
[09/08 00:27:29    224s] <CMD> setPreference SnapAllCorners 1
[09/08 00:27:29    224s] <CMD> setAnalysisMode -analysisType onchipvariation
[09/08 00:27:29    224s] <CMD> all_constraint_modes -active
[09/08 00:27:29    224s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/08 00:27:29    224s] <CMD> set_propagated_clock [all_clocks]
[09/08 00:27:29    224s] <CMD> current_design
[09/08 00:27:29    224s] <CMD> set_max_fanout 32 [current_design]
[09/08 00:27:29    224s] <CMD> current_design
[09/08 00:27:29    224s] <CMD> set_max_transition 0.5 [current_design] 
[09/08 00:27:29    224s] <CMD> setExtractRCMode -layerIndependent 1
[09/08 00:27:29    224s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/08 00:27:29    224s] Type 'man IMPEXT-3493' for more detail.
[09/08 00:27:29    224s] <CMD> setExtractRCMode -defViaCap true
[09/08 00:27:29    224s] <CMD> setDesignMode -reset -congEffort
[09/08 00:27:29    224s] -congEffort auto
[09/08 00:27:29    224s] <CMD> setDesignMode -flowEffort standard -process 130
[09/08 00:27:29    224s] ##  Process: 130           (User Set)               
[09/08 00:27:29    224s] ##     Node: (not set)                           
[09/08 00:27:29    224s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/08 00:27:29    224s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[09/08 00:27:29    224s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/08 00:27:29    224s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[09/08 00:27:29    224s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/08 00:27:29    224s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/08 00:27:29    224s] <CMD> setDesignMode -topRoutingLayer Metal5
[09/08 00:27:29    224s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[09/08 00:27:29    224s] <CMD> setDesignMode -congEffort high
[09/08 00:27:29    224s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[09/08 00:27:29    224s] <CMD> set_table_style -no_frame_fix_width
[09/08 00:27:29    224s] <CMD> set_global timing_report_enable_auto_column_width true
[09/08 00:27:29    224s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[09/08 00:27:29    224s] <CMD> reset_path_group -all
[09/08 00:27:29    224s] Multithreaded Timing Analysis is initialized with 8 threads
[09/08 00:27:29    224s] 
[09/08 00:27:29    224s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 00:27:29    224s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/08 00:27:29    224s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[09/08 00:27:29    224s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 00:27:29    224s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[09/08 00:27:29    224s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[09/08 00:27:29    224s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[09/08 00:27:29    224s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[09/08 00:27:29    224s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[09/08 00:27:29    224s] Effort level <high> specified for reg2reg path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[09/08 00:27:29    224s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[09/08 00:27:29    224s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:27:29    224s] Effort level <high> specified for reg2icg path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[09/08 00:27:29    224s] Effort level <high> specified for reg2mem path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[09/08 00:27:29    224s] Effort level <high> specified for mem2reg path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions reg2out -effortLevel low
[09/08 00:27:29    224s] Effort level <low> specified for reg2out path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions in2reg -effortLevel low
[09/08 00:27:29    224s] Effort level <low> specified for in2reg path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions in2icg -effortLevel low
[09/08 00:27:29    224s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[09/08 00:27:29    224s] Type 'man IMPOPT-3602' for more detail.
[09/08 00:27:29    224s] Effort level <low> specified for in2icg path_group
[09/08 00:27:29    224s] <CMD> setPathGroupOptions in2out -effortLevel low
[09/08 00:27:29    224s] Effort level <low> specified for in2out path_group
[09/08 00:27:29    224s] <CMD> reportPathGroupOptions
[09/08 00:27:29    224s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 00:27:29    224s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[09/08 00:27:29    224s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 00:27:29    224s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[09/08 00:27:29    224s]  ------------------------------------------------------------------------------------------------------------------------
[09/08 00:27:30    224s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/08 00:27:30    224s] Type 'man IMPOPT-6115' for more detail.
[09/08 00:27:30    224s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:27:30    224s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:27:30    224s] **Info: Trial Route has Max Route Layer 15/7.
[09/08 00:27:30    224s] #################################################################################
[09/08 00:27:30    224s] # Design Stage: PreRoute
[09/08 00:27:30    224s] # Design Name: croc_chip
[09/08 00:27:30    224s] # Design Mode: 130nm
[09/08 00:27:30    224s] # Analysis Mode: MMMC OCV 
[09/08 00:27:30    224s] # Parasitics Mode: No SPEF/RCDB
[09/08 00:27:30    224s] # Signoff Settings: SI Off 
[09/08 00:27:30    224s] #################################################################################
[09/08 00:27:30    224s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 00:27:30    225s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 00:27:30    225s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[09/08 00:27:30    225s] Type 'man IMPOPT-6115' for more detail.
[09/08 00:27:30    225s] Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 00:27:30    225s] Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -reset
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -dbProcessNode 130
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/08 00:27:30    225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
[09/08 00:27:30    225s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
[09/08 00:27:30    225s] <CMD> routeDesign -globalDetail
[09/08 00:27:30    225s] #% Begin routeDesign (date=09/08 00:27:30, mem=1405.7M)
[09/08 00:27:30    225s] ### Time Record (routeDesign) is installed.
[09/08 00:27:30    225s] #WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
[09/08 00:27:30    225s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.69 (MB), peak = 1526.71 (MB)
[09/08 00:27:30    225s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/08 00:27:30    225s] **INFO: User settings:
[09/08 00:27:30    225s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[09/08 00:27:30    225s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[09/08 00:27:30    225s] setNanoRouteMode -routeExpAdvancedPinAccess                     2
[09/08 00:27:30    225s] setNanoRouteMode -routeInsertAntennaDiode                       true
[09/08 00:27:30    225s] setNanoRouteMode -routeWithSiDriven                             true
[09/08 00:27:30    225s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/08 00:27:30    225s] setNanoRouteMode -routeWithTimingDriven                         true
[09/08 00:27:30    225s] setNanoRouteMode -timingEngine                                  {}
[09/08 00:27:30    225s] setDesignMode -bottomRoutingLayer                               Metal2
[09/08 00:27:30    225s] setDesignMode -congEffort                                       high
[09/08 00:27:30    225s] setDesignMode -flowEffort                                       standard
[09/08 00:27:30    225s] setDesignMode -process                                          130
[09/08 00:27:30    225s] setDesignMode -topRoutingLayer                                  Metal4
[09/08 00:27:30    225s] setExtractRCMode -coupling_c_th                                 0.4
[09/08 00:27:30    225s] setExtractRCMode -defViaCap                                     true
[09/08 00:27:30    225s] setExtractRCMode -engine                                        preRoute
[09/08 00:27:30    225s] setExtractRCMode -layerIndependent                              1
[09/08 00:27:30    225s] setExtractRCMode -relative_c_th                                 1
[09/08 00:27:30    225s] setExtractRCMode -total_c_th                                    0
[09/08 00:27:30    225s] setDelayCalMode -enable_high_fanout                             true
[09/08 00:27:30    225s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[09/08 00:27:30    225s] setDelayCalMode -engine                                         aae
[09/08 00:27:30    225s] setDelayCalMode -ignoreNetLoad                                  false
[09/08 00:27:30    225s] setSIMode -separate_delta_delay_on_data                         true
[09/08 00:27:30    225s] 
[09/08 00:27:30    225s] #default_rc_corner has no qx tech file defined
[09/08 00:27:30    225s] #No active RC corner or QRC tech file is missing.
[09/08 00:27:30    225s] #**INFO: setDesignMode -flowEffort standard
[09/08 00:27:30    225s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/08 00:27:30    225s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/08 00:27:30    225s] OPERPROF: Starting checkPlace at level 1, MEM:1558.7M
[09/08 00:27:30    225s] #spOpts: N=130 
[09/08 00:27:30    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.7M
[09/08 00:27:30    225s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1558.7M
[09/08 00:27:30    225s] Core basic site is CoreSite
[09/08 00:27:30    225s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 00:27:30    225s] SiteArray: use 3,092,480 bytes
[09/08 00:27:30    225s] SiteArray: current memory after site array memory allocation 1590.7M
[09/08 00:27:30    225s] SiteArray: FP blocked sites are writable
[09/08 00:27:30    225s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.151, REAL:0.036, MEM:1590.7M
[09/08 00:27:30    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.156, REAL:0.042, MEM:1590.7M
[09/08 00:27:30    225s] Begin checking placement ... (start mem=1558.7M, init mem=1590.7M)
[09/08 00:27:30    225s] 
[09/08 00:27:30    225s] Running CheckPlace using 8 threads!...
[09/08 00:27:30    225s] 
[09/08 00:27:30    225s] ...checkPlace MT is done!
[09/08 00:27:30    225s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1590.7M
[09/08 00:27:30    225s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.034, REAL:0.034, MEM:1590.7M
[09/08 00:27:30    225s] Overlapping with other instance:	5
[09/08 00:27:30    225s] *info: Placed = 51992          (Fixed = 8322)
[09/08 00:27:30    225s] *info: Unplaced = 0           
[09/08 00:27:30    226s] Placement Density:61.14%(650343/1063714)
[09/08 00:27:30    226s] Placement Density (including fixed std cells):61.76%(667605/1080976)
[09/08 00:27:30    226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1590.7M
[09/08 00:27:30    226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.021, REAL:0.021, MEM:1590.7M
[09/08 00:27:30    226s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=1590.7M)
[09/08 00:27:30    226s] OPERPROF: Finished checkPlace at level 1, CPU:0.826, REAL:0.369, MEM:1590.7M
[09/08 00:27:30    226s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[09/08 00:27:30    226s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[09/08 00:27:30    226s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[09/08 00:27:30    226s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/08 00:27:30    226s] 
[09/08 00:27:30    226s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/08 00:27:30    226s] *** Changed status on (216) nets in Clock.
[09/08 00:27:30    226s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1590.7M) ***
[09/08 00:27:31    226s] % Begin globalDetailRoute (date=09/08 00:27:30, mem=1415.9M)
[09/08 00:27:31    226s] 
[09/08 00:27:31    226s] globalDetailRoute
[09/08 00:27:31    226s] 
[09/08 00:27:31    226s] ### Time Record (globalDetailRoute) is installed.
[09/08 00:27:31    226s] #Start globalDetailRoute on Mon Sep  8 00:27:31 2025
[09/08 00:27:31    226s] #
[09/08 00:27:31    226s] ### Time Record (Pre Callback) is installed.
[09/08 00:27:31    226s] ### Time Record (Pre Callback) is uninstalled.
[09/08 00:27:31    226s] ### Time Record (DB Import) is installed.
[09/08 00:27:31    226s] ### Time Record (Timing Data Generation) is installed.
[09/08 00:27:31    226s] #Generating timing data, please wait...
[09/08 00:27:31    226s] #49375 total nets, 44493 already routed, 44493 will ignore in trialRoute
[09/08 00:27:31    226s] ### run_trial_route starts on Mon Sep  8 00:27:31 2025 with memory = 1416.22 (MB), peak = 1526.71 (MB)
[09/08 00:27:31    226s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[09/08 00:27:31    226s] ### dump_timing_file starts on Mon Sep  8 00:27:31 2025 with memory = 1468.46 (MB), peak = 1526.71 (MB)
[09/08 00:27:31    226s] ### extractRC starts on Mon Sep  8 00:27:31 2025 with memory = 1468.46 (MB), peak = 1526.71 (MB)
[09/08 00:27:31    226s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:27:31    226s] {RT default_rc_corner 0 4 4 0}
[09/08 00:27:32    227s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[09/08 00:27:32    227s] #Dump tif for version 2.1
[09/08 00:27:34    229s] End AAE Lib Interpolated Model. (MEM=1655.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:27:34    231s] Type 'man IMPESI-3194' for more detail.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[09/08 00:27:34    231s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:27:34    231s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:27:34    231s] Type 'man IMPESI-3199' for more detail.
[09/08 00:27:34    231s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[09/08 00:27:34    231s] To increase the message display limit, refer to the product command reference manual.
[09/08 00:27:35    240s] Total number of fetched objects 49405
[09/08 00:27:35    241s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 00:27:35    241s] End delay calculation. (MEM=1922.02 CPU=0:00:09.7 REAL=0:00:01.0)
[09/08 00:27:40    247s] #Generating timing data took: cpu time = 00:00:21, elapsed time = 00:00:09, memory = 1521.65 (MB), peak = 1636.82 (MB)
[09/08 00:27:40    247s] ### dump_timing_file cpu:00:00:21, real:00:00:09, mem:1.5 GB, peak:1.6 GB
[09/08 00:27:40    248s] #Done generating timing data.
[09/08 00:27:40    248s] ### Time Record (Timing Data Generation) is uninstalled.
[09/08 00:27:41    248s] #create default rule from bind_ndr_rule rule=0x7fb18931e270 0x7fb160262a98
[09/08 00:27:41    248s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 00:27:41    248s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[09/08 00:27:41    248s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[09/08 00:27:41    248s] #To increase the message display limit, refer to the product command reference manual.
[09/08 00:27:41    248s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[09/08 00:27:41    248s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[09/08 00:27:41    248s] #To increase the message display limit, refer to the product command reference manual.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[09/08 00:27:41    248s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[09/08 00:27:41    248s] #To increase the message display limit, refer to the product command reference manual.
[09/08 00:27:41    248s] ### Net info: total nets: 50730
[09/08 00:27:41    248s] ### Net info: dirty nets: 118
[09/08 00:27:41    248s] ### Net info: marked as disconnected nets: 0
[09/08 00:27:41    249s] #num needed restored net=48
[09/08 00:27:41    249s] #need_extraction net=48 (total=50730)
[09/08 00:27:41    249s] ### Net info: fully routed nets: 216
[09/08 00:27:41    249s] ### Net info: trivial (< 2 pins) nets: 6234
[09/08 00:27:41    249s] ### Net info: unrouted nets: 44280
[09/08 00:27:41    249s] ### Net info: re-extraction nets: 0
[09/08 00:27:41    249s] ### Net info: ignored nets: 0
[09/08 00:27:41    249s] ### Net info: skip routing nets: 48
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[09/08 00:27:41    249s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[09/08 00:27:42    249s] #Start reading timing information from file .timing_file_2843440.tif.gz ...
[09/08 00:27:42    250s] #Read in timing information for 48 ports, 43952 instances from timing file .timing_file_2843440.tif.gz.
[09/08 00:27:42    250s] ### import design signature (2): route=1563055505 flt_obj=0 vio=2047523288 swire=282492057 shield_wire=1 net_attr=960212271 dirty_area=1952759393, del_dirty_area=0 cell=1297058440 placement=1891346899 pin_access=1
[09/08 00:27:42    250s] ### Time Record (DB Import) is uninstalled.
[09/08 00:27:42    250s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[09/08 00:27:42    250s] #RTESIG:78da8dd04d4fc3300c0660cefb1556b64391e870bed6f48ab4eb4015708dba25fdd0b614
[09/08 00:27:42    250s] #       25e9817f4f24aeb4e166c98f2dfbddee3e8f0d10867b8ae517a2d0144e0d4b05e525322e
[09/08 00:27:42    250s] #       9e19ead4fa78219bedeef5ed9dd70a108ad145db5bff0473b01e828d7174fde32fa15c4a
[09/08 00:27:42    250s] #       e8da5bb0509ca7e9f637128ce791a408245cbf2947dd191d2e7a305a9b71325633024588
[09/08 00:27:42    250s] #       3ee98559c6800c633fe49cac52003954f374486c9d69bd49d6baf9be2405103739bbaaaa
[09/08 00:27:42    250s] #       0342f4f3eaf395a259a3a4f88739e493562985e5450f3f398fa69f
[09/08 00:27:42    250s] #
[09/08 00:27:42    250s] ### Time Record (Data Preparation) is installed.
[09/08 00:27:42    250s] #RTESIG:78da8dd1b16ec3201006e0ce798a13c9e0484d7b1c6093b552d6b68adaaec809c4b69ae0
[09/08 00:27:42    250s] #       08f0d0b72f6ad73a743b89ef0ef86fb9fad8ed81113e70dc5c11a5e1f0bca75c70b14112
[09/08 00:27:42    250s] #       f291d0e4a3f727b658ae5e5edfc456034235f8e43a17ee618a2e4074290dbe5bff122e94
[09/08 00:27:42    250s] #       82537b8e0eaac3389eff46924419298ec0e2e71717684ed6c4a3e9ad317618ad33c4a08a
[09/08 00:27:42    250s] #       29643dd34b04ac1fbabee454930328a1adc80f49adb76db0d93a3f5de6a404e647ef6eaa
[09/08 00:27:42    250s] #       9a34b09fef172e6e6a8414a69b29359a178d56f21fa62eaf44e7b8e607dd7d03dfa8b354
[09/08 00:27:42    250s] #
[09/08 00:27:42    250s] ### Time Record (Data Preparation) is uninstalled.
[09/08 00:27:42    250s] #Using multithreading with 8 threads.
[09/08 00:27:42    250s] ### Time Record (Data Preparation) is installed.
[09/08 00:27:42    250s] #Start routing data preparation on Mon Sep  8 00:27:42 2025
[09/08 00:27:42    250s] #
[09/08 00:27:44    251s] #Minimum voltage of a net in the design = 0.000.
[09/08 00:27:44    251s] #Maximum voltage of a net in the design = 1.320.
[09/08 00:27:44    251s] #Voltage range [0.000 - 1.320] has 50728 nets.
[09/08 00:27:44    251s] #Voltage range [1.080 - 1.320] has 1 net.
[09/08 00:27:44    251s] #Voltage range [0.000 - 0.000] has 1 net.
[09/08 00:27:44    251s] ### Time Record (Cell Pin Access) is installed.
[09/08 00:27:44    251s] #Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
[09/08 00:27:44    251s] #WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
[09/08 00:27:44    251s] #Could not restore pin access data
[09/08 00:27:44    251s] #WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
[09/08 00:27:47    268s] ### Time Record (Cell Pin Access) is uninstalled.
[09/08 00:27:48    269s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[09/08 00:27:48    269s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 00:27:48    269s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 00:27:48    269s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[09/08 00:27:48    269s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[09/08 00:27:48    269s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[09/08 00:27:48    269s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[09/08 00:27:48    269s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[09/08 00:27:49    269s] #Monitoring time of adding inner blkg by smac
[09/08 00:27:49    269s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.65 (MB), peak = 1912.77 (MB)
[09/08 00:27:49    270s] #Regenerating Ggrids automatically.
[09/08 00:27:49    270s] #Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
[09/08 00:27:49    270s] #Using automatically generated G-grids.
[09/08 00:27:49    270s] #Done routing data preparation.
[09/08 00:27:49    270s] #cpu time = 00:00:20, elapsed time = 00:00:07, memory = 1882.78 (MB), peak = 1912.77 (MB)
[09/08 00:27:49    271s] #Start instance access analysis using 8 threads...
[09/08 00:27:49    271s] ### Time Record (Instance Pin Access) is installed.
[09/08 00:27:50    271s] #0 instance pins are hard to access
[09/08 00:27:50    271s] #Instance access analysis statistics:
[09/08 00:27:50    271s] #Cpu time = 00:00:01
[09/08 00:27:50    271s] #Elapsed time = 00:00:01
[09/08 00:27:50    271s] #Increased memory = 4.53 (MB)
[09/08 00:27:50    271s] #Total memory = 1887.62 (MB)
[09/08 00:27:50    271s] #Peak memory = 2091.64 (MB)
[09/08 00:27:50    271s] ### Time Record (Instance Pin Access) is uninstalled.
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Finished routing data preparation on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Cpu time = 00:00:21
[09/08 00:27:50    271s] #Elapsed time = 00:00:08
[09/08 00:27:50    271s] #Increased memory = 260.64 (MB)
[09/08 00:27:50    271s] #Total memory = 1887.62 (MB)
[09/08 00:27:50    271s] #Peak memory = 2091.64 (MB)
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] ### Time Record (Data Preparation) is uninstalled.
[09/08 00:27:50    271s] ### Time Record (Global Routing) is installed.
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Start global routing on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Start global routing initialization on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Number of eco nets is 194
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] #Start global routing data preparation on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  8 00:27:50 2025 with memory = 1887.62 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    271s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:50    271s] #Start routing resource analysis on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    271s] #
[09/08 00:27:50    271s] ### init_is_bin_blocked starts on Mon Sep  8 00:27:50 2025 with memory = 1887.62 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    271s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:27:50    271s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  8 00:27:50 2025 with memory = 1890.12 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.0 GB --6.58 [8]--
[09/08 00:27:50    272s] ### adjust_flow_cap starts on Mon Sep  8 00:27:50 2025 with memory = 1897.72 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.56 [8]--
[09/08 00:27:50    272s] ### adjust_partial_route_blockage starts on Mon Sep  8 00:27:50 2025 with memory = 1898.31 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:27:50    272s] ### set_via_blocked starts on Mon Sep  8 00:27:50 2025 with memory = 1898.31 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.70 [8]--
[09/08 00:27:50    272s] ### copy_flow starts on Mon Sep  8 00:27:50 2025 with memory = 1898.31 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --2.03 [8]--
[09/08 00:27:50    272s] #Routing resource analysis is done on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] ### report_flow_cap starts on Mon Sep  8 00:27:50 2025 with memory = 1893.22 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] #  Resource Analysis:
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/08 00:27:50    272s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/08 00:27:50    272s] #  --------------------------------------------------------------
[09/08 00:27:50    272s] #  Metal1         V        2501        1332       47961    65.19%
[09/08 00:27:50    272s] #  Metal2         H        2854        1527       47961    33.22%
[09/08 00:27:50    272s] #  Metal3         V        2506        1327       47961    33.04%
[09/08 00:27:50    272s] #  Metal4         H        3104        1277       47961    33.34%
[09/08 00:27:50    272s] #  --------------------------------------------------------------
[09/08 00:27:50    272s] #  Total                  10966      33.34%      191844    41.20%
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.05 [8]--
[09/08 00:27:50    272s] ### analyze_m2_tracks starts on Mon Sep  8 00:27:50 2025 with memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:27:50    272s] ### report_initial_resource starts on Mon Sep  8 00:27:50 2025 with memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.88 [8]--
[09/08 00:27:50    272s] ### mark_pg_pins_accessibility starts on Mon Sep  8 00:27:50 2025 with memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:50    272s] ### set_net_region starts on Mon Sep  8 00:27:50 2025 with memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #Global routing data preparation is done on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] ### prepare_level starts on Mon Sep  8 00:27:50 2025 with memory = 1893.14 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### init level 1 starts on Mon Sep  8 00:27:50 2025 with memory = 1893.45 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:50    272s] ### Level 1 hgrid = 219 X 219
[09/08 00:27:50    272s] ### init level 2 starts on Mon Sep  8 00:27:50 2025 with memory = 1893.45 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.59 [8]--
[09/08 00:27:50    272s] ### Level 2 hgrid = 55 X 55
[09/08 00:27:50    272s] ### prepare_level_flow starts on Mon Sep  8 00:27:50 2025 with memory = 1894.01 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:27:50    272s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --1.30 [8]--
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #Global routing initialization is done on Mon Sep  8 00:27:50 2025
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1894.01 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] #
[09/08 00:27:50    272s] #start global routing iteration 1...
[09/08 00:27:50    272s] ### init_flow_edge starts on Mon Sep  8 00:27:50 2025 with memory = 1894.64 (MB), peak = 2091.64 (MB)
[09/08 00:27:50    272s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.44 [8]--
[09/08 00:27:50    272s] ### Uniform Hboxes (6x6)
[09/08 00:27:50    272s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 00:27:54    278s] ### measure_qor starts on Mon Sep  8 00:27:54 2025 with memory = 1968.46 (MB), peak = 2091.64 (MB)
[09/08 00:27:54    278s] ### measure_congestion starts on Mon Sep  8 00:27:54 2025 with memory = 1968.46 (MB), peak = 2091.64 (MB)
[09/08 00:27:54    278s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:54    278s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --5.11 [8]--
[09/08 00:27:54    278s] ### Uniform Hboxes (6x6)
[09/08 00:27:54    278s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 00:27:58    285s] ### measure_qor starts on Mon Sep  8 00:27:58 2025 with memory = 1971.33 (MB), peak = 2091.64 (MB)
[09/08 00:27:58    285s] ### measure_congestion starts on Mon Sep  8 00:27:58 2025 with memory = 1971.33 (MB), peak = 2091.64 (MB)
[09/08 00:27:58    285s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:27:58    285s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --4.63 [8]--
[09/08 00:27:58    285s] ### Uniform Hboxes (6x6)
[09/08 00:27:58    285s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 00:28:03    293s] ### measure_qor starts on Mon Sep  8 00:28:03 2025 with memory = 1971.29 (MB), peak = 2091.64 (MB)
[09/08 00:28:03    293s] ### measure_congestion starts on Mon Sep  8 00:28:03 2025 with memory = 1971.29 (MB), peak = 2091.64 (MB)
[09/08 00:28:03    293s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:03    293s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --5.55 [8]--
[09/08 00:28:03    293s] #cpu time = 00:00:20, elapsed time = 00:00:12, memory = 1924.16 (MB), peak = 2091.64 (MB)
[09/08 00:28:03    293s] #
[09/08 00:28:03    293s] #start global routing iteration 2...
[09/08 00:28:03    293s] ### init_flow_edge starts on Mon Sep  8 00:28:03 2025 with memory = 1924.47 (MB), peak = 2091.64 (MB)
[09/08 00:28:03    293s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.74 [8]--
[09/08 00:28:03    293s] ### routing at level 2 (topmost level) iter 0
[09/08 00:28:04    293s] ### measure_qor starts on Mon Sep  8 00:28:04 2025 with memory = 1924.65 (MB), peak = 2091.64 (MB)
[09/08 00:28:04    293s] ### measure_congestion starts on Mon Sep  8 00:28:04 2025 with memory = 1924.65 (MB), peak = 2091.64 (MB)
[09/08 00:28:04    293s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:04    293s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --6.18 [8]--
[09/08 00:28:04    294s] ### routing at level 2 (topmost level) iter 1
[09/08 00:28:05    295s] ### measure_qor starts on Mon Sep  8 00:28:05 2025 with memory = 1924.96 (MB), peak = 2091.64 (MB)
[09/08 00:28:05    295s] ### measure_congestion starts on Mon Sep  8 00:28:05 2025 with memory = 1924.96 (MB), peak = 2091.64 (MB)
[09/08 00:28:05    295s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:05    295s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --6.70 [8]--
[09/08 00:28:05    295s] ### routing at level 2 (topmost level) iter 2
[09/08 00:28:06    296s] ### measure_qor starts on Mon Sep  8 00:28:06 2025 with memory = 1924.96 (MB), peak = 2091.64 (MB)
[09/08 00:28:06    296s] ### measure_congestion starts on Mon Sep  8 00:28:06 2025 with memory = 1924.96 (MB), peak = 2091.64 (MB)
[09/08 00:28:06    296s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:06    296s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --6.34 [8]--
[09/08 00:28:06    296s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1924.96 (MB), peak = 2091.64 (MB)
[09/08 00:28:06    296s] #
[09/08 00:28:06    296s] #start global routing iteration 3...
[09/08 00:28:06    296s] ### Uniform Hboxes (6x6)
[09/08 00:28:06    296s] ### routing at level 1 iter 0 for 0 hboxes
[09/08 00:28:08    299s] ### measure_qor starts on Mon Sep  8 00:28:08 2025 with memory = 1941.45 (MB), peak = 2091.64 (MB)
[09/08 00:28:08    299s] ### measure_congestion starts on Mon Sep  8 00:28:08 2025 with memory = 1941.45 (MB), peak = 2091.64 (MB)
[09/08 00:28:08    299s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:08    299s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --5.36 [8]--
[09/08 00:28:08    299s] ### measure_congestion starts on Mon Sep  8 00:28:08 2025 with memory = 1941.45 (MB), peak = 2091.64 (MB)
[09/08 00:28:08    299s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:08    299s] ### Uniform Hboxes (6x6)
[09/08 00:28:08    299s] ### routing at level 1 iter 1 for 0 hboxes
[09/08 00:28:09    302s] ### measure_qor starts on Mon Sep  8 00:28:09 2025 with memory = 1943.48 (MB), peak = 2091.64 (MB)
[09/08 00:28:09    302s] ### measure_congestion starts on Mon Sep  8 00:28:09 2025 with memory = 1943.48 (MB), peak = 2091.64 (MB)
[09/08 00:28:09    302s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:09    302s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --5.12 [8]--
[09/08 00:28:09    302s] ### measure_congestion starts on Mon Sep  8 00:28:09 2025 with memory = 1943.48 (MB), peak = 2091.64 (MB)
[09/08 00:28:09    302s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:09    302s] ### Uniform Hboxes (6x6)
[09/08 00:28:09    302s] ### routing at level 1 iter 2 for 0 hboxes
[09/08 00:28:11    305s] ### measure_qor starts on Mon Sep  8 00:28:11 2025 with memory = 1943.28 (MB), peak = 2091.64 (MB)
[09/08 00:28:11    305s] ### measure_congestion starts on Mon Sep  8 00:28:11 2025 with memory = 1943.28 (MB), peak = 2091.64 (MB)
[09/08 00:28:11    305s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:11    305s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --4.78 [8]--
[09/08 00:28:11    305s] ### measure_congestion starts on Mon Sep  8 00:28:11 2025 with memory = 1943.28 (MB), peak = 2091.64 (MB)
[09/08 00:28:11    305s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.98 [8]--
[09/08 00:28:11    306s] ### Uniform Hboxes (6x6)
[09/08 00:28:11    306s] ### routing at level 1 iter 3 for 0 hboxes
[09/08 00:28:17    317s] ### measure_qor starts on Mon Sep  8 00:28:17 2025 with memory = 1953.20 (MB), peak = 2091.64 (MB)
[09/08 00:28:17    317s] ### measure_congestion starts on Mon Sep  8 00:28:17 2025 with memory = 1953.20 (MB), peak = 2091.64 (MB)
[09/08 00:28:17    317s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:17    317s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --5.19 [8]--
[09/08 00:28:17    317s] ### measure_congestion starts on Mon Sep  8 00:28:17 2025 with memory = 1953.20 (MB), peak = 2091.64 (MB)
[09/08 00:28:17    317s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:17    317s] ### Uniform Hboxes (6x6)
[09/08 00:28:17    317s] ### routing at level 1 iter 4 for 0 hboxes
[09/08 00:28:23    328s] ### measure_qor starts on Mon Sep  8 00:28:23 2025 with memory = 1953.38 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### measure_congestion starts on Mon Sep  8 00:28:23 2025 with memory = 1953.38 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.98 [8]--
[09/08 00:28:23    328s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --4.55 [8]--
[09/08 00:28:23    328s] ### measure_congestion starts on Mon Sep  8 00:28:23 2025 with memory = 1953.38 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:23    328s] ### routing at level 1 iter 5 for 5 hboxes
[09/08 00:28:23    328s] ### measure_qor starts on Mon Sep  8 00:28:23 2025 with memory = 1953.38 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### measure_congestion starts on Mon Sep  8 00:28:23 2025 with memory = 1953.38 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:23    328s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --4.94 [8]--
[09/08 00:28:23    328s] #cpu time = 00:00:32, elapsed time = 00:00:17, memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] ### route_end starts on Mon Sep  8 00:28:23 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] #Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
[09/08 00:28:23    328s] #Total number of routable nets = 44496.
[09/08 00:28:23    328s] #Total number of nets in the design = 50730.
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] #44474 routable nets have only global wires.
[09/08 00:28:23    328s] #22 routable nets have only detail routed wires.
[09/08 00:28:23    328s] #219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 00:28:23    328s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] #Routed nets constraints summary:
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #        Rules   Pref Layer   Unconstrained  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #      Default            0           44255  
[09/08 00:28:23    328s] #     ndr_3w3s           40               0  
[09/08 00:28:23    328s] #     ndr_2w2s          179               0  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #        Total          219           44255  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] #Routing constraints summary of the whole design:
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #        Rules   Pref Layer   Unconstrained  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #      Default            0           44255  
[09/08 00:28:23    328s] #     ndr_3w3s           58               0  
[09/08 00:28:23    328s] #     ndr_2w2s          183               0  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #        Total          241           44255  
[09/08 00:28:23    328s] #------------------------------------------
[09/08 00:28:23    328s] #
[09/08 00:28:23    328s] ### cal_base_flow starts on Mon Sep  8 00:28:23 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### init_flow_edge starts on Mon Sep  8 00:28:23 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:23    328s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.36 [8]--
[09/08 00:28:23    328s] ### cal_flow starts on Mon Sep  8 00:28:23 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:24    329s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:24    329s] ### report_overcon starts on Mon Sep  8 00:28:24 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #                 OverCon       OverCon       OverCon       OverCon          
[09/08 00:28:24    329s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/08 00:28:24    329s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[09/08 00:28:24    329s] #  ----------------------------------------------------------------------------------------
[09/08 00:28:24    329s] #  Metal2      385(1.20%)     88(0.27%)     18(0.06%)      3(0.01%)   (1.54%)     0.36  
[09/08 00:28:24    329s] #  Metal3     1002(3.12%)     56(0.17%)      2(0.01%)      0(0.00%)   (3.30%)     0.43  
[09/08 00:28:24    329s] #  Metal4       23(0.07%)     24(0.07%)      4(0.01%)      0(0.00%)   (0.16%)     0.22  
[09/08 00:28:24    329s] #  ----------------------------------------------------------------------------------------
[09/08 00:28:24    329s] #     Total   1410(1.47%)    168(0.17%)     24(0.02%)      3(0.00%)   (1.67%)
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[09/08 00:28:24    329s] #  Overflow after GR: 0.57% H + 1.10% V
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:24    329s] ### cal_base_flow starts on Mon Sep  8 00:28:24 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### init_flow_edge starts on Mon Sep  8 00:28:24 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.47 [8]--
[09/08 00:28:24    329s] ### cal_flow starts on Mon Sep  8 00:28:24 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:24    329s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:24    329s] ### export_cong_map starts on Mon Sep  8 00:28:24 2025 with memory = 1929.09 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### PDZT_Export::export_cong_map starts on Mon Sep  8 00:28:24 2025 with memory = 1929.72 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.98 [8]--
[09/08 00:28:24    329s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.73 [8]--
[09/08 00:28:24    329s] ### import_cong_map starts on Mon Sep  8 00:28:24 2025 with memory = 1929.72 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] #Hotspot report including placement blocked areas
[09/08 00:28:24    329s] OPERPROF: Starting HotSpotCal at level 1, MEM:2174.0M
[09/08 00:28:24    329s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 00:28:24    329s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/08 00:28:24    329s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 00:28:24    329s] [hotspot] |   Metal1(V)    |           4566.22 |           4566.22 |   362.88   347.75  1481.76  1496.88 |
[09/08 00:28:24    329s] [hotspot] |   Metal2(H)    |             19.11 |             77.44 |  1315.43   529.20  1451.52   574.56 |
[09/08 00:28:24    329s] [hotspot] |   Metal3(V)    |            117.22 |            422.78 |   574.56   846.72  1088.63   997.92 |
[09/08 00:28:24    329s] [hotspot] |   Metal4(H)    |            838.44 |            838.44 |   635.03   423.36  1451.52   680.39 |
[09/08 00:28:24    329s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 00:28:24    329s] [hotspot] |      worst     | (Metal1)  4566.22 | (Metal1)  4566.22 |                                     |
[09/08 00:28:24    329s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 00:28:24    329s] [hotspot] |   all layers   |            790.00 |           1218.00 |                                     |
[09/08 00:28:24    329s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/08 00:28:24    329s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 790.00, normalized total congestion hotspot area = 1218.00 (area is in unit of 4 std-cell row bins)
[09/08 00:28:24    329s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 790.00/1218.00 (area is in unit of 4 std-cell row bins)
[09/08 00:28:24    329s] [hotspot] max/total 790.00/1218.00, big hotspot (>10) total 1091.78
[09/08 00:28:24    329s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] | top |            hotspot bbox             | hotspot score |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] |  1  |   619.91   438.48  1451.52   680.39 |      790.00   |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] |  2  |   574.56   846.72  1088.63   997.92 |      147.11   |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] |  3  |   967.68   695.51  1315.43   846.72 |      106.33   |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] |  4  |  1028.15  1375.91  1149.12  1466.63 |       32.56   |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] [hotspot] |  5  |   589.68  1013.03   665.27  1103.76 |       17.33   |
[09/08 00:28:24    329s] [hotspot] +-----+-------------------------------------+---------------+
[09/08 00:28:24    329s] Top 5 hotspots total area: 1093.33
[09/08 00:28:24    329s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.099, REAL:0.053, MEM:2174.0M
[09/08 00:28:24    329s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.83 [8]--
[09/08 00:28:24    329s] ### update starts on Mon Sep  8 00:28:24 2025 with memory = 1931.28 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] #Complete Global Routing.
[09/08 00:28:24    329s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:28:24    329s] #Total wire length = 2192028 um.
[09/08 00:28:24    329s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:28:24    329s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:28:24    329s] #Total wire length on LAYER Metal2 = 524248 um.
[09/08 00:28:24    329s] #Total wire length on LAYER Metal3 = 933083 um.
[09/08 00:28:24    329s] #Total wire length on LAYER Metal4 = 734697 um.
[09/08 00:28:24    329s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:28:24    329s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:28:24    329s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:28:24    329s] #Total number of vias = 239526
[09/08 00:28:24    329s] #Up-Via Summary (total 239526):
[09/08 00:28:24    329s] #           
[09/08 00:28:24    329s] #-----------------------
[09/08 00:28:24    329s] # Metal1         129805
[09/08 00:28:24    329s] # Metal2          82061
[09/08 00:28:24    329s] # Metal3          27660
[09/08 00:28:24    329s] #-----------------------
[09/08 00:28:24    329s] #                239526 
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --3.02 [8]--
[09/08 00:28:24    329s] ### report_overcon starts on Mon Sep  8 00:28:24 2025 with memory = 1932.53 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [8]--
[09/08 00:28:24    329s] ### report_overcon starts on Mon Sep  8 00:28:24 2025 with memory = 1932.53 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    329s] #Max overcon = 8 tracks.
[09/08 00:28:24    329s] #Total overcon = 1.67%.
[09/08 00:28:24    329s] #Worst layer Gcell overcon rate = 3.30%.
[09/08 00:28:24    329s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [8]--
[09/08 00:28:24    329s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.0 GB --1.32 [8]--
[09/08 00:28:24    329s] ### global_route design signature (5): route=1009305583 net_attr=2105592274
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #Global routing statistics:
[09/08 00:28:24    329s] #Cpu time = 00:00:58
[09/08 00:28:24    329s] #Elapsed time = 00:00:34
[09/08 00:28:24    329s] #Increased memory = 32.03 (MB)
[09/08 00:28:24    329s] #Total memory = 1919.65 (MB)
[09/08 00:28:24    329s] #Peak memory = 2091.64 (MB)
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #Finished global routing on Mon Sep  8 00:28:24 2025
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] #
[09/08 00:28:24    329s] ### Time Record (Global Routing) is uninstalled.
[09/08 00:28:24    329s] ### Time Record (Data Preparation) is installed.
[09/08 00:28:24    330s] ### Time Record (Data Preparation) is uninstalled.
[09/08 00:28:24    330s] ### track-assign external-init starts on Mon Sep  8 00:28:24 2025 with memory = 1916.88 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    330s] ### Time Record (Track Assignment) is installed.
[09/08 00:28:24    330s] ### Time Record (Track Assignment) is uninstalled.
[09/08 00:28:24    330s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.42 [8]--
[09/08 00:28:24    330s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1916.88 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    330s] ### track-assign engine-init starts on Mon Sep  8 00:28:24 2025 with memory = 1916.88 (MB), peak = 2091.64 (MB)
[09/08 00:28:24    330s] ### Time Record (Track Assignment) is installed.
[09/08 00:28:25    330s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.37 [8]--
[09/08 00:28:25    330s] ### track-assign core-engine starts on Mon Sep  8 00:28:25 2025 with memory = 1916.88 (MB), peak = 2091.64 (MB)
[09/08 00:28:25    330s] #Start Track Assignment.
[09/08 00:28:28    336s] #Done with 59442 horizontal wires in 7 hboxes and 48461 vertical wires in 7 hboxes.
[09/08 00:28:31    343s] #Done with 16846 horizontal wires in 7 hboxes and 8775 vertical wires in 7 hboxes.
[09/08 00:28:32    344s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[09/08 00:28:32    344s] #
[09/08 00:28:32    344s] #Track assignment summary:
[09/08 00:28:32    344s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/08 00:28:32    344s] #------------------------------------------------------------------------
[09/08 00:28:32    344s] # Metal2    489109.22 	  0.34%  	  0.05% 	  0.04%
[09/08 00:28:32    344s] # Metal3    882547.99 	  0.56%  	  0.08% 	  0.11%
[09/08 00:28:32    344s] # Metal4    710983.17 	  0.13%  	  0.06% 	  0.01%
[09/08 00:28:32    344s] #------------------------------------------------------------------------
[09/08 00:28:32    344s] # All     2082640.39  	  0.36% 	  0.06% 	  0.01%
[09/08 00:28:32    344s] #Complete Track Assignment.
[09/08 00:28:32    344s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:28:32    344s] #Total wire length = 2223975 um.
[09/08 00:28:32    344s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:28:32    344s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:28:32    344s] #Total wire length on LAYER Metal2 = 561756 um.
[09/08 00:28:32    344s] #Total wire length on LAYER Metal3 = 920913 um.
[09/08 00:28:32    344s] #Total wire length on LAYER Metal4 = 741306 um.
[09/08 00:28:32    344s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:28:32    344s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:28:32    344s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:28:32    344s] #Total number of vias = 239526
[09/08 00:28:32    344s] #Up-Via Summary (total 239526):
[09/08 00:28:32    344s] #           
[09/08 00:28:32    344s] #-----------------------
[09/08 00:28:32    344s] # Metal1         129805
[09/08 00:28:32    344s] # Metal2          82061
[09/08 00:28:32    344s] # Metal3          27660
[09/08 00:28:32    344s] #-----------------------
[09/08 00:28:32    344s] #                239526 
[09/08 00:28:32    344s] #
[09/08 00:28:32    344s] ### track_assign design signature (8): route=1547124034
[09/08 00:28:32    344s] ### track-assign core-engine cpu:00:00:14, real:00:00:08, mem:1.9 GB, peak:2.0 GB --1.82 [8]--
[09/08 00:28:32    344s] ### Time Record (Track Assignment) is uninstalled.
[09/08 00:28:32    344s] #cpu time = 00:00:15, elapsed time = 00:00:08, memory = 1917.20 (MB), peak = 2091.64 (MB)
[09/08 00:28:32    344s] #
[09/08 00:28:32    344s] #number of short segments in preferred routing layers
[09/08 00:28:32    344s] #	Metal2    Metal3    Metal4    Total 
[09/08 00:28:32    344s] #	440       66        11        517       
[09/08 00:28:32    344s] #
[09/08 00:28:33    345s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/08 00:28:33    345s] #Cpu time = 00:01:35
[09/08 00:28:33    345s] #Elapsed time = 00:00:50
[09/08 00:28:33    345s] #Increased memory = 290.84 (MB)
[09/08 00:28:33    345s] #Total memory = 1917.82 (MB)
[09/08 00:28:33    345s] #Peak memory = 2091.64 (MB)
[09/08 00:28:33    345s] #Using multithreading with 8 threads.
[09/08 00:28:33    345s] ### Time Record (Detail Routing) is installed.
[09/08 00:28:33    346s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 00:28:39    351s] #
[09/08 00:28:39    351s] #Start Detail Routing..
[09/08 00:28:39    351s] #start initial detail routing ...
[09/08 00:28:39    352s] ### Design has 79 dirty nets, 58192 dirty-areas)
[09/08 00:30:26   1198s] #   number of violations = 1746
[09/08 00:30:26   1198s] #
[09/08 00:30:26   1198s] #    By Layer and Type :
[09/08 00:30:26   1198s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/08 00:30:26   1198s] #	Metal1       10        8        1        0        0       19
[09/08 00:30:26   1198s] #	Metal2      824      679        0        3        6     1512
[09/08 00:30:26   1198s] #	Metal3       51      141        0        2        0      194
[09/08 00:30:26   1198s] #	Metal4        5       16        0        0        0       21
[09/08 00:30:26   1198s] #	Totals      890      844        1        5        6     1746
[09/08 00:30:26   1198s] #32124 out of 52056 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
[09/08 00:30:33   1250s] #   number of violations = 1765
[09/08 00:30:33   1250s] #
[09/08 00:30:33   1250s] #    By Layer and Type :
[09/08 00:30:33   1250s] #	         MetSpc    Short   CShort      Mar WireFuse   Totals
[09/08 00:30:33   1250s] #	Metal1       10        8        1        0        0       19
[09/08 00:30:33   1250s] #	Metal2      830      683        0        3        6     1522
[09/08 00:30:33   1250s] #	Metal3       53      145        0        2        0      200
[09/08 00:30:33   1250s] #	Metal4        5       19        0        0        0       24
[09/08 00:30:33   1250s] #	Totals      898      855        1        5        6     1765
[09/08 00:30:33   1251s] #cpu time = 00:14:59, elapsed time = 00:01:54, memory = 1994.00 (MB), peak = 4400.76 (MB)
[09/08 00:30:33   1253s] #start 1st optimization iteration ...
[09/08 00:30:50   1325s] #   number of violations = 1001
[09/08 00:30:50   1325s] #
[09/08 00:30:50   1325s] #    By Layer and Type :
[09/08 00:30:50   1325s] #	         MetSpc    Short   CutSpc   CShort      Mar WireFuse   Totals
[09/08 00:30:50   1325s] #	Metal1       11        9        1        1        0        0       22
[09/08 00:30:50   1325s] #	Metal2      610      204        0        0        1        6      821
[09/08 00:30:50   1325s] #	Metal3       23      103        0        0        1        0      127
[09/08 00:30:50   1325s] #	Metal4        4       27        0        0        0        0       31
[09/08 00:30:50   1325s] #	Totals      648      343        1        1        2        6     1001
[09/08 00:30:50   1325s] #    number of process antenna violations = 226
[09/08 00:30:50   1325s] #cpu time = 00:01:12, elapsed time = 00:00:16, memory = 1994.86 (MB), peak = 4400.76 (MB)
[09/08 00:30:50   1326s] #start 2nd optimization iteration ...
[09/08 00:31:07   1363s] #   number of violations = 969
[09/08 00:31:07   1363s] #
[09/08 00:31:07   1363s] #    By Layer and Type :
[09/08 00:31:07   1363s] #	         MetSpc    Short   CutSpc   CShort      Mar   AdjCut WireFuse   Totals
[09/08 00:31:07   1363s] #	Metal1       15       12        1        1        0        1        0       30
[09/08 00:31:07   1363s] #	Metal2      600      194        0        0        2        0        6      802
[09/08 00:31:07   1363s] #	Metal3       22       95        0        0        3        0        0      120
[09/08 00:31:07   1363s] #	Metal4        4       13        0        0        0        0        0       17
[09/08 00:31:07   1363s] #	Totals      641      314        1        1        5        1        6      969
[09/08 00:31:07   1363s] #    number of process antenna violations = 226
[09/08 00:31:07   1363s] #cpu time = 00:00:37, elapsed time = 00:00:17, memory = 1991.71 (MB), peak = 4400.76 (MB)
[09/08 00:31:07   1363s] #start 3rd optimization iteration ...
[09/08 00:31:29   1486s] #   number of violations = 607
[09/08 00:31:29   1486s] #
[09/08 00:31:29   1486s] #    By Layer and Type :
[09/08 00:31:29   1486s] #	         MetSpc    Short     Loop   CutSpc   AdjCut WireFuse   Totals
[09/08 00:31:29   1486s] #	Metal1       10        9        0        2        1        0       22
[09/08 00:31:29   1486s] #	Metal2      296      134        5        0        0        2      437
[09/08 00:31:29   1486s] #	Metal3       22      107        1        0        0        1      131
[09/08 00:31:29   1486s] #	Metal4        1       15        0        0        0        1       17
[09/08 00:31:29   1486s] #	Totals      329      265        6        2        1        4      607
[09/08 00:31:29   1486s] #    number of process antenna violations = 226
[09/08 00:31:29   1487s] #cpu time = 00:02:04, elapsed time = 00:00:22, memory = 1995.02 (MB), peak = 4400.76 (MB)
[09/08 00:31:29   1487s] #start 4th optimization iteration ...
[09/08 00:31:51   1579s] #   number of violations = 541
[09/08 00:31:51   1579s] #
[09/08 00:31:51   1579s] #    By Layer and Type :
[09/08 00:31:51   1579s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 00:31:51   1579s] #	Metal1        6       12        0        4        0        1        0       23
[09/08 00:31:51   1579s] #	Metal2      228      129        1        0        0        0        0      358
[09/08 00:31:51   1579s] #	Metal3       30      102        0        0        2        0        0      134
[09/08 00:31:51   1579s] #	Metal4        2       23        0        0        0        0        1       26
[09/08 00:31:51   1579s] #	Totals      266      266        1        4        2        1        1      541
[09/08 00:31:51   1579s] #    number of process antenna violations = 242
[09/08 00:31:51   1579s] #cpu time = 00:01:32, elapsed time = 00:00:22, memory = 1989.32 (MB), peak = 4400.76 (MB)
[09/08 00:31:51   1579s] #start 5th optimization iteration ...
[09/08 00:32:14   1687s] #   number of violations = 459
[09/08 00:32:14   1687s] #
[09/08 00:32:14   1687s] #    By Layer and Type :
[09/08 00:32:14   1687s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 00:32:14   1687s] #	Metal1        2        9        0        3        0        2        0       16
[09/08 00:32:14   1687s] #	Metal2      184      113        1        0        0        0        1      299
[09/08 00:32:14   1687s] #	Metal3       24      100        0        0        2        0        0      126
[09/08 00:32:14   1687s] #	Metal4        5       13        0        0        0        0        0       18
[09/08 00:32:14   1687s] #	Totals      215      235        1        3        2        2        1      459
[09/08 00:32:14   1687s] #    number of process antenna violations = 242
[09/08 00:32:14   1687s] #cpu time = 00:01:48, elapsed time = 00:00:23, memory = 1990.92 (MB), peak = 4400.76 (MB)
[09/08 00:32:14   1688s] #start 6th optimization iteration ...
[09/08 00:32:50   1826s] #   number of violations = 427
[09/08 00:32:50   1826s] #
[09/08 00:32:50   1826s] #    By Layer and Type :
[09/08 00:32:50   1826s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[09/08 00:32:50   1826s] #	Metal1        6       13        0        2        0       21
[09/08 00:32:50   1826s] #	Metal2      154      109        3        0        0      266
[09/08 00:32:50   1826s] #	Metal3       19       96        0        0        2      117
[09/08 00:32:50   1826s] #	Metal4        1       22        0        0        0       23
[09/08 00:32:50   1826s] #	Totals      180      240        3        2        2      427
[09/08 00:32:50   1826s] #    number of process antenna violations = 242
[09/08 00:32:50   1826s] #cpu time = 00:02:19, elapsed time = 00:00:36, memory = 1994.40 (MB), peak = 4400.76 (MB)
[09/08 00:32:50   1827s] #start 7th optimization iteration ...
[09/08 00:33:07   1946s] #   number of violations = 331
[09/08 00:33:07   1946s] #
[09/08 00:33:07   1946s] #    By Layer and Type :
[09/08 00:33:07   1946s] #	         MetSpc    Short     Loop   CutSpc   AdjCut WireFuse   Totals
[09/08 00:33:07   1946s] #	Metal1        8       12        0        2        1        0       23
[09/08 00:33:07   1946s] #	Metal2       82      106        2        0        0        0      190
[09/08 00:33:07   1946s] #	Metal3       19       77        0        0        0        1       97
[09/08 00:33:07   1946s] #	Metal4        2       19        0        0        0        0       21
[09/08 00:33:07   1946s] #	Totals      111      214        2        2        1        1      331
[09/08 00:33:07   1946s] #    number of process antenna violations = 242
[09/08 00:33:07   1946s] #cpu time = 00:02:00, elapsed time = 00:00:17, memory = 1998.63 (MB), peak = 4400.76 (MB)
[09/08 00:33:07   1947s] #start 8th optimization iteration ...
[09/08 00:33:29   2043s] #   number of violations = 310
[09/08 00:33:29   2043s] #
[09/08 00:33:29   2043s] #    By Layer and Type :
[09/08 00:33:29   2043s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut   Others   Totals
[09/08 00:33:29   2043s] #	Metal1        5        8        0        3        0        3        1       20
[09/08 00:33:29   2043s] #	Metal2       61      112        2        0        0        0        1      176
[09/08 00:33:29   2043s] #	Metal3       20       83        0        0        2        0        0      105
[09/08 00:33:29   2043s] #	Metal4        1        8        0        0        0        0        0        9
[09/08 00:33:29   2043s] #	Totals       87      211        2        3        2        3        2      310
[09/08 00:33:29   2043s] #    number of process antenna violations = 242
[09/08 00:33:29   2043s] #cpu time = 00:01:36, elapsed time = 00:00:22, memory = 1997.76 (MB), peak = 4400.76 (MB)
[09/08 00:33:29   2043s] #start 9th optimization iteration ...
[09/08 00:33:45   2084s] #   number of violations = 300
[09/08 00:33:45   2084s] #
[09/08 00:33:45   2084s] #    By Layer and Type :
[09/08 00:33:45   2084s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 00:33:45   2084s] #	Metal1        6       10        0        2        0        1        0       19
[09/08 00:33:45   2084s] #	Metal2       61      116        2        0        0        0        0      179
[09/08 00:33:45   2084s] #	Metal3       22       62        0        0        1        0        1       86
[09/08 00:33:45   2084s] #	Metal4        4       12        0        0        0        0        0       16
[09/08 00:33:45   2084s] #	Totals       93      200        2        2        1        1        1      300
[09/08 00:33:45   2084s] #    number of process antenna violations = 242
[09/08 00:33:45   2084s] #cpu time = 00:00:41, elapsed time = 00:00:16, memory = 1990.88 (MB), peak = 4400.76 (MB)
[09/08 00:33:45   2085s] #start 10th optimization iteration ...
[09/08 00:34:02   2131s] #   number of violations = 304
[09/08 00:34:02   2131s] #
[09/08 00:34:02   2131s] #    By Layer and Type :
[09/08 00:34:02   2131s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 00:34:02   2131s] #	Metal1        4       14        0        4        0        2        0       24
[09/08 00:34:02   2131s] #	Metal2       60      109        2        0        0        0        0      171
[09/08 00:34:02   2131s] #	Metal3       15       74        0        0        4        0        1       94
[09/08 00:34:02   2131s] #	Metal4        2       13        0        0        0        0        0       15
[09/08 00:34:02   2131s] #	Totals       81      210        2        4        4        2        1      304
[09/08 00:34:02   2131s] #    number of process antenna violations = 242
[09/08 00:34:02   2131s] #cpu time = 00:00:47, elapsed time = 00:00:18, memory = 1991.82 (MB), peak = 4400.76 (MB)
[09/08 00:34:02   2132s] #start 11th optimization iteration ...
[09/08 00:34:36   2212s] #   number of violations = 292
[09/08 00:34:36   2212s] #
[09/08 00:34:36   2212s] #    By Layer and Type :
[09/08 00:34:36   2212s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[09/08 00:34:36   2212s] #	Metal1        7       10        0        1        1        0       19
[09/08 00:34:36   2212s] #	Metal2       36      107        2        0        0        0      145
[09/08 00:34:36   2212s] #	Metal3       22       87        0        0        0        3      112
[09/08 00:34:36   2212s] #	Metal4        3       13        0        0        0        0       16
[09/08 00:34:36   2212s] #	Totals       68      217        2        1        1        3      292
[09/08 00:34:36   2212s] #    number of process antenna violations = 242
[09/08 00:34:36   2212s] #cpu time = 00:01:20, elapsed time = 00:00:34, memory = 1995.30 (MB), peak = 4400.76 (MB)
[09/08 00:34:36   2212s] #start 12th optimization iteration ...
[09/08 00:35:09   2285s] #   number of violations = 262
[09/08 00:35:09   2285s] #
[09/08 00:35:09   2285s] #    By Layer and Type :
[09/08 00:35:09   2285s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut   Totals
[09/08 00:35:09   2285s] #	Metal1        7       11        0        2        0        2       22
[09/08 00:35:09   2285s] #	Metal2       34      114        2        0        0        0      150
[09/08 00:35:09   2285s] #	Metal3       14       70        0        0        1        0       85
[09/08 00:35:09   2285s] #	Metal4        1        4        0        0        0        0        5
[09/08 00:35:09   2285s] #	Totals       56      199        2        2        1        2      262
[09/08 00:35:09   2285s] #    number of process antenna violations = 242
[09/08 00:35:09   2286s] #cpu time = 00:01:13, elapsed time = 00:00:33, memory = 1994.25 (MB), peak = 4400.76 (MB)
[09/08 00:35:09   2286s] #start 13th optimization iteration ...
[09/08 00:35:28   2339s] #   number of violations = 287
[09/08 00:35:28   2339s] #
[09/08 00:35:28   2339s] #    By Layer and Type :
[09/08 00:35:28   2339s] #	         MetSpc    Short     Loop   CutSpc   CShort   AdjCut WireFuse   Totals
[09/08 00:35:28   2339s] #	Metal1        3       10        0        2        1        3        0       19
[09/08 00:35:28   2339s] #	Metal2       30      106        3        0        0        0        1      140
[09/08 00:35:28   2339s] #	Metal3       20       90        0        0        0        0        0      110
[09/08 00:35:28   2339s] #	Metal4        1       17        0        0        0        0        0       18
[09/08 00:35:28   2339s] #	Totals       54      223        3        2        1        3        1      287
[09/08 00:35:28   2339s] #    number of process antenna violations = 242
[09/08 00:35:29   2339s] #cpu time = 00:00:54, elapsed time = 00:00:19, memory = 1993.54 (MB), peak = 4400.76 (MB)
[09/08 00:35:29   2339s] #start 14th optimization iteration ...
[09/08 00:35:45   2392s] #   number of violations = 286
[09/08 00:35:45   2392s] #
[09/08 00:35:45   2392s] #    By Layer and Type :
[09/08 00:35:45   2392s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
[09/08 00:35:45   2392s] #	Metal1        8       11        0        3        0        1        0       23
[09/08 00:35:45   2392s] #	Metal2       33      105        3        0        0        0        1      142
[09/08 00:35:45   2392s] #	Metal3       13       87        0        0        3        0        0      103
[09/08 00:35:45   2392s] #	Metal4        1       17        0        0        0        0        0       18
[09/08 00:35:45   2392s] #	Totals       55      220        3        3        3        1        1      286
[09/08 00:35:45   2392s] #    number of process antenna violations = 242
[09/08 00:35:45   2392s] #cpu time = 00:00:53, elapsed time = 00:00:16, memory = 1995.79 (MB), peak = 4400.76 (MB)
[09/08 00:35:45   2392s] #start 15th optimization iteration ...
[09/08 00:35:58   2425s] #   number of violations = 268
[09/08 00:35:58   2425s] #
[09/08 00:35:58   2425s] #    By Layer and Type :
[09/08 00:35:58   2425s] #	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut   Totals
[09/08 00:35:58   2425s] #	Metal1        3       11        0        3        0        2       19
[09/08 00:35:58   2425s] #	Metal2       31      104        4        0        0        0      139
[09/08 00:35:58   2425s] #	Metal3       14       79        0        0        3        0       96
[09/08 00:35:58   2425s] #	Metal4        2       12        0        0        0        0       14
[09/08 00:35:58   2425s] #	Totals       50      206        4        3        3        2      268
[09/08 00:35:58   2425s] #    number of process antenna violations = 242
[09/08 00:35:59   2425s] #cpu time = 00:00:32, elapsed time = 00:00:13, memory = 1988.73 (MB), peak = 4400.76 (MB)
[09/08 00:35:59   2425s] #start 16th optimization iteration ...
[09/08 00:36:29   2496s] #   number of violations = 233
[09/08 00:36:29   2496s] #
[09/08 00:36:29   2496s] #    By Layer and Type :
[09/08 00:36:29   2496s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:36:29   2496s] #	Metal1        6       11        3        1        3       24
[09/08 00:36:29   2496s] #	Metal2        4      111        0        0        0      115
[09/08 00:36:29   2496s] #	Metal3        2       79        0        0        0       81
[09/08 00:36:29   2496s] #	Metal4        1       12        0        0        0       13
[09/08 00:36:29   2496s] #	Totals       13      213        3        1        3      233
[09/08 00:36:29   2496s] #    number of process antenna violations = 242
[09/08 00:36:29   2496s] #cpu time = 00:01:11, elapsed time = 00:00:31, memory = 1991.67 (MB), peak = 4400.76 (MB)
[09/08 00:36:29   2497s] #start 17th optimization iteration ...
[09/08 00:36:51   2543s] #   number of violations = 224
[09/08 00:36:51   2543s] #
[09/08 00:36:51   2543s] #    By Layer and Type :
[09/08 00:36:51   2543s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:36:51   2543s] #	Metal1        7        9        4        4       24
[09/08 00:36:51   2543s] #	Metal2        9      108        0        0      117
[09/08 00:36:51   2543s] #	Metal3        6       64        0        0       70
[09/08 00:36:51   2543s] #	Metal4        1       12        0        0       13
[09/08 00:36:51   2543s] #	Totals       23      193        4        4      224
[09/08 00:36:51   2543s] #    number of process antenna violations = 242
[09/08 00:36:51   2543s] #cpu time = 00:00:46, elapsed time = 00:00:22, memory = 1986.93 (MB), peak = 4400.76 (MB)
[09/08 00:36:51   2543s] #start 18th optimization iteration ...
[09/08 00:37:24   2609s] #   number of violations = 239
[09/08 00:37:24   2609s] #
[09/08 00:37:24   2609s] #    By Layer and Type :
[09/08 00:37:24   2609s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:37:24   2609s] #	Metal1        5       12        3        4       24
[09/08 00:37:24   2609s] #	Metal2        4      102        0        0      106
[09/08 00:37:24   2609s] #	Metal3        6       92        0        0       98
[09/08 00:37:24   2609s] #	Metal4        0       11        0        0       11
[09/08 00:37:24   2609s] #	Totals       15      217        3        4      239
[09/08 00:37:24   2609s] #    number of process antenna violations = 242
[09/08 00:37:24   2609s] #cpu time = 00:01:06, elapsed time = 00:00:32, memory = 1989.23 (MB), peak = 4400.76 (MB)
[09/08 00:37:24   2609s] #start 19th optimization iteration ...
[09/08 00:37:40   2640s] #   number of violations = 231
[09/08 00:37:40   2640s] #
[09/08 00:37:40   2640s] #    By Layer and Type :
[09/08 00:37:40   2640s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:37:40   2640s] #	Metal1       11        8        2        0        4       25
[09/08 00:37:40   2640s] #	Metal2        4      107        0        0        0      111
[09/08 00:37:40   2640s] #	Metal3        4       76        0        1        0       81
[09/08 00:37:40   2640s] #	Metal4        2       12        0        0        0       14
[09/08 00:37:40   2640s] #	Totals       21      203        2        1        4      231
[09/08 00:37:40   2640s] #    number of process antenna violations = 242
[09/08 00:37:40   2640s] #cpu time = 00:00:31, elapsed time = 00:00:16, memory = 1985.76 (MB), peak = 4400.76 (MB)
[09/08 00:37:40   2641s] #start 20th optimization iteration ...
[09/08 00:37:56   2677s] #   number of violations = 235
[09/08 00:37:56   2677s] #
[09/08 00:37:56   2677s] #    By Layer and Type :
[09/08 00:37:56   2677s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:37:56   2677s] #	Metal1        7       13        2        0        2       24
[09/08 00:37:56   2677s] #	Metal2        5       96        0        0        0      101
[09/08 00:37:56   2677s] #	Metal3        8       75        0        2        0       85
[09/08 00:37:56   2677s] #	Metal4        5       20        0        0        0       25
[09/08 00:37:56   2677s] #	Totals       25      204        2        2        2      235
[09/08 00:37:56   2677s] #    number of process antenna violations = 242
[09/08 00:37:56   2677s] #cpu time = 00:00:36, elapsed time = 00:00:17, memory = 1987.22 (MB), peak = 4400.76 (MB)
[09/08 00:37:56   2677s] #start 21th optimization iteration ...
[09/08 00:38:26   2735s] #   number of violations = 228
[09/08 00:38:26   2735s] #
[09/08 00:38:26   2735s] #    By Layer and Type :
[09/08 00:38:26   2735s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:38:26   2735s] #	Metal1        6       10        2        1        3       22
[09/08 00:38:26   2735s] #	Metal2        4      104        0        0        0      108
[09/08 00:38:26   2735s] #	Metal3        4       85        0        0        0       89
[09/08 00:38:26   2735s] #	Metal4        0        9        0        0        0        9
[09/08 00:38:26   2735s] #	Totals       14      208        2        1        3      228
[09/08 00:38:26   2735s] #    number of process antenna violations = 242
[09/08 00:38:26   2735s] #cpu time = 00:00:59, elapsed time = 00:00:30, memory = 1990.84 (MB), peak = 4400.76 (MB)
[09/08 00:38:26   2736s] #start 22th optimization iteration ...
[09/08 00:38:48   2780s] #   number of violations = 239
[09/08 00:38:48   2780s] #
[09/08 00:38:48   2780s] #    By Layer and Type :
[09/08 00:38:48   2780s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:38:48   2780s] #	Metal1        7       12        2        0        1       22
[09/08 00:38:48   2780s] #	Metal2        5      100        0        0        0      105
[09/08 00:38:48   2780s] #	Metal3        2       94        0        3        0       99
[09/08 00:38:48   2780s] #	Metal4        1       12        0        0        0       13
[09/08 00:38:48   2780s] #	Totals       15      218        2        3        1      239
[09/08 00:38:48   2780s] #    number of process antenna violations = 242
[09/08 00:38:48   2780s] #cpu time = 00:00:45, elapsed time = 00:00:21, memory = 1986.32 (MB), peak = 4400.76 (MB)
[09/08 00:38:48   2780s] #start 23th optimization iteration ...
[09/08 00:39:21   2844s] #   number of violations = 257
[09/08 00:39:21   2844s] #
[09/08 00:39:21   2844s] #    By Layer and Type :
[09/08 00:39:21   2844s] #	         MetSpc    Short   CutSpc   CShort      Mar   AdjCut   Totals
[09/08 00:39:21   2844s] #	Metal1        3       12        2        1        0        1       19
[09/08 00:39:21   2844s] #	Metal2        4      104        0        0        0        0      108
[09/08 00:39:21   2844s] #	Metal3        6       96        0        0        4        0      106
[09/08 00:39:21   2844s] #	Metal4        1       23        0        0        0        0       24
[09/08 00:39:21   2844s] #	Totals       14      235        2        1        4        1      257
[09/08 00:39:21   2844s] #    number of process antenna violations = 245
[09/08 00:39:21   2844s] #cpu time = 00:01:04, elapsed time = 00:00:33, memory = 1986.30 (MB), peak = 4400.76 (MB)
[09/08 00:39:21   2844s] #start 24th optimization iteration ...
[09/08 00:39:53   2906s] #   number of violations = 238
[09/08 00:39:53   2906s] #
[09/08 00:39:53   2906s] #    By Layer and Type :
[09/08 00:39:53   2906s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:39:53   2906s] #	Metal1        2        9        4        0        4       19
[09/08 00:39:53   2906s] #	Metal2        3      106        0        0        0      109
[09/08 00:39:53   2906s] #	Metal3        4       89        0        2        0       95
[09/08 00:39:53   2906s] #	Metal4        0       15        0        0        0       15
[09/08 00:39:53   2906s] #	Totals        9      219        4        2        4      238
[09/08 00:39:53   2906s] #    number of process antenna violations = 245
[09/08 00:39:53   2907s] #cpu time = 00:01:02, elapsed time = 00:00:32, memory = 1988.34 (MB), peak = 4400.76 (MB)
[09/08 00:39:53   2907s] #start 25th optimization iteration ...
[09/08 00:40:08   2938s] #   number of violations = 231
[09/08 00:40:08   2938s] #
[09/08 00:40:08   2938s] #    By Layer and Type :
[09/08 00:40:08   2938s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:40:08   2938s] #	Metal1        3       11        3        0        1       18
[09/08 00:40:08   2938s] #	Metal2        9      101        0        0        0      110
[09/08 00:40:08   2938s] #	Metal3        5       82        0        1        0       88
[09/08 00:40:08   2938s] #	Metal4        2       13        0        0        0       15
[09/08 00:40:08   2938s] #	Totals       19      207        3        1        1      231
[09/08 00:40:08   2938s] #    number of process antenna violations = 245
[09/08 00:40:08   2938s] #cpu time = 00:00:31, elapsed time = 00:00:14, memory = 1984.81 (MB), peak = 4400.76 (MB)
[09/08 00:40:08   2938s] #start 26th optimization iteration ...
[09/08 00:40:28   2980s] #   number of violations = 232
[09/08 00:40:28   2980s] #
[09/08 00:40:28   2980s] #    By Layer and Type :
[09/08 00:40:28   2980s] #	         MetSpc    Short   CutSpc   CShort      Mar   AdjCut   Totals
[09/08 00:40:28   2980s] #	Metal1        4        9        2        1        0        1       17
[09/08 00:40:28   2980s] #	Metal2        3       98        0        0        0        0      101
[09/08 00:40:28   2980s] #	Metal3        7       88        0        1        1        0       97
[09/08 00:40:28   2980s] #	Metal4        1       16        0        0        0        0       17
[09/08 00:40:28   2980s] #	Totals       15      211        2        2        1        1      232
[09/08 00:40:28   2980s] #    number of process antenna violations = 249
[09/08 00:40:28   2980s] #cpu time = 00:00:42, elapsed time = 00:00:21, memory = 1989.20 (MB), peak = 4400.76 (MB)
[09/08 00:40:29   2980s] #start 27th optimization iteration ...
[09/08 00:40:46   3016s] #   number of violations = 234
[09/08 00:40:46   3016s] #
[09/08 00:40:46   3016s] #    By Layer and Type :
[09/08 00:40:46   3016s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:40:46   3016s] #	Metal1        8       11        2        0        4       25
[09/08 00:40:46   3016s] #	Metal2        2      100        0        0        0      102
[09/08 00:40:46   3016s] #	Metal3        7       83        0        1        0       91
[09/08 00:40:46   3016s] #	Metal4        1       15        0        0        0       16
[09/08 00:40:46   3016s] #	Totals       18      209        2        1        4      234
[09/08 00:40:46   3016s] #    number of process antenna violations = 249
[09/08 00:40:46   3017s] #cpu time = 00:00:36, elapsed time = 00:00:18, memory = 1983.73 (MB), peak = 4400.76 (MB)
[09/08 00:40:46   3017s] #start 28th optimization iteration ...
[09/08 00:41:10   3066s] #   number of violations = 239
[09/08 00:41:10   3066s] #
[09/08 00:41:10   3066s] #    By Layer and Type :
[09/08 00:41:10   3066s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 00:41:10   3066s] #	Metal1        7       10        1        1        0       19
[09/08 00:41:10   3066s] #	Metal2        5       89        0        0        0       94
[09/08 00:41:10   3066s] #	Metal3       10       95        0        0        1      106
[09/08 00:41:10   3066s] #	Metal4        4       16        0        0        0       20
[09/08 00:41:10   3066s] #	Totals       26      210        1        1        1      239
[09/08 00:41:10   3066s] #    number of process antenna violations = 249
[09/08 00:41:10   3066s] #cpu time = 00:00:49, elapsed time = 00:00:23, memory = 1986.44 (MB), peak = 4400.76 (MB)
[09/08 00:41:10   3066s] #start 29th optimization iteration ...
[09/08 00:41:38   3118s] #   number of violations = 229
[09/08 00:41:38   3118s] #
[09/08 00:41:38   3118s] #    By Layer and Type :
[09/08 00:41:38   3118s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:41:38   3118s] #	Metal1        7       10        4        0        2       23
[09/08 00:41:38   3118s] #	Metal2        3      100        0        0        0      103
[09/08 00:41:38   3118s] #	Metal3        2       82        0        1        0       85
[09/08 00:41:38   3118s] #	Metal4        0       18        0        0        0       18
[09/08 00:41:38   3118s] #	Totals       12      210        4        1        2      229
[09/08 00:41:38   3118s] #    number of process antenna violations = 245
[09/08 00:41:38   3118s] #cpu time = 00:00:51, elapsed time = 00:00:28, memory = 1989.30 (MB), peak = 4400.76 (MB)
[09/08 00:41:38   3118s] #start 30th optimization iteration ...
[09/08 00:42:14   3182s] #   number of violations = 236
[09/08 00:42:14   3182s] #
[09/08 00:42:14   3182s] #    By Layer and Type :
[09/08 00:42:14   3182s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:42:14   3182s] #	Metal1        8        9        1        1        3       22
[09/08 00:42:14   3182s] #	Metal2        2      101        0        0        0      103
[09/08 00:42:14   3182s] #	Metal3        5       91        0        0        0       96
[09/08 00:42:14   3182s] #	Metal4        2       13        0        0        0       15
[09/08 00:42:14   3182s] #	Totals       17      214        1        1        3      236
[09/08 00:42:14   3182s] #    number of process antenna violations = 245
[09/08 00:42:14   3182s] #cpu time = 00:01:04, elapsed time = 00:00:36, memory = 1990.52 (MB), peak = 4400.76 (MB)
[09/08 00:42:14   3182s] #start 31th optimization iteration ...
[09/08 00:42:40   3238s] #   number of violations = 231
[09/08 00:42:40   3238s] #
[09/08 00:42:40   3238s] #    By Layer and Type :
[09/08 00:42:40   3238s] #	         MetSpc    Short   CutSpc   CShort      Mar   AdjCut   Totals
[09/08 00:42:40   3238s] #	Metal1        6       12        2        1        0        2       23
[09/08 00:42:40   3238s] #	Metal2        3      105        0        0        0        0      108
[09/08 00:42:40   3238s] #	Metal3        7       77        0        0        3        0       87
[09/08 00:42:40   3238s] #	Metal4        2       11        0        0        0        0       13
[09/08 00:42:40   3238s] #	Totals       18      205        2        1        3        2      231
[09/08 00:42:40   3238s] #    number of process antenna violations = 249
[09/08 00:42:40   3239s] #cpu time = 00:00:56, elapsed time = 00:00:26, memory = 1990.59 (MB), peak = 4400.76 (MB)
[09/08 00:42:40   3239s] #start 32th optimization iteration ...
[09/08 00:42:59   3279s] #   number of violations = 223
[09/08 00:42:59   3279s] #
[09/08 00:42:59   3279s] #    By Layer and Type :
[09/08 00:42:59   3279s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:42:59   3279s] #	Metal1        5       11        4        0        4       24
[09/08 00:42:59   3279s] #	Metal2        5       96        0        0        0      101
[09/08 00:42:59   3279s] #	Metal3        7       78        0        3        0       88
[09/08 00:42:59   3279s] #	Metal4        0       10        0        0        0       10
[09/08 00:42:59   3279s] #	Totals       17      195        4        3        4      223
[09/08 00:42:59   3279s] #    number of process antenna violations = 249
[09/08 00:42:59   3279s] #cpu time = 00:00:40, elapsed time = 00:00:19, memory = 1986.84 (MB), peak = 4400.76 (MB)
[09/08 00:42:59   3279s] #start 33th optimization iteration ...
[09/08 00:43:29   3337s] #   number of violations = 242
[09/08 00:43:29   3337s] #
[09/08 00:43:29   3337s] #    By Layer and Type :
[09/08 00:43:29   3337s] #	         MetSpc    Short   CutSpc      Mar   Totals
[09/08 00:43:29   3337s] #	Metal1        9        9        2        0       20
[09/08 00:43:29   3337s] #	Metal2        6       97        0        0      103
[09/08 00:43:29   3337s] #	Metal3        4      100        0        1      105
[09/08 00:43:29   3337s] #	Metal4        2       12        0        0       14
[09/08 00:43:29   3337s] #	Totals       21      218        2        1      242
[09/08 00:43:29   3337s] #    number of process antenna violations = 249
[09/08 00:43:29   3337s] #cpu time = 00:00:58, elapsed time = 00:00:29, memory = 1988.60 (MB), peak = 4400.76 (MB)
[09/08 00:43:29   3337s] #start 34th optimization iteration ...
[09/08 00:43:50   3385s] #   number of violations = 252
[09/08 00:43:50   3385s] #
[09/08 00:43:50   3385s] #    By Layer and Type :
[09/08 00:43:50   3385s] #	         MetSpc    Short   CutSpc   CShort      Mar   AdjCut   Totals
[09/08 00:43:50   3385s] #	Metal1        2       10        2        1        0        3       18
[09/08 00:43:50   3385s] #	Metal2        5      111        0        0        0        0      116
[09/08 00:43:50   3385s] #	Metal3        6       92        0        0        1        0       99
[09/08 00:43:50   3385s] #	Metal4        3       16        0        0        0        0       19
[09/08 00:43:50   3385s] #	Totals       16      229        2        1        1        3      252
[09/08 00:43:50   3385s] #    number of process antenna violations = 249
[09/08 00:43:50   3385s] #cpu time = 00:00:48, elapsed time = 00:00:22, memory = 1989.09 (MB), peak = 4400.76 (MB)
[09/08 00:43:50   3385s] #start 35th optimization iteration ...
[09/08 00:44:20   3444s] #   number of violations = 263
[09/08 00:44:20   3444s] #
[09/08 00:44:20   3444s] #    By Layer and Type :
[09/08 00:44:20   3444s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:44:20   3444s] #	Metal1        4       10        4        0        4       22
[09/08 00:44:20   3444s] #	Metal2        6      110        0        0        0      116
[09/08 00:44:20   3444s] #	Metal3        4      102        0        1        0      107
[09/08 00:44:20   3444s] #	Metal4        2       16        0        0        0       18
[09/08 00:44:20   3444s] #	Totals       16      238        4        1        4      263
[09/08 00:44:20   3444s] #    number of process antenna violations = 249
[09/08 00:44:21   3444s] #cpu time = 00:00:58, elapsed time = 00:00:30, memory = 1991.01 (MB), peak = 4400.76 (MB)
[09/08 00:44:21   3444s] #start 36th optimization iteration ...
[09/08 00:45:09   3529s] #   number of violations = 226
[09/08 00:45:09   3529s] #
[09/08 00:45:09   3529s] #    By Layer and Type :
[09/08 00:45:09   3529s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:45:09   3529s] #	Metal1        5       11        4        0        2       22
[09/08 00:45:09   3529s] #	Metal2        3      102        0        0        0      105
[09/08 00:45:09   3529s] #	Metal3        3       80        0        3        0       86
[09/08 00:45:09   3529s] #	Metal4        1       12        0        0        0       13
[09/08 00:45:09   3529s] #	Totals       12      205        4        3        2      226
[09/08 00:45:09   3529s] #    number of process antenna violations = 249
[09/08 00:45:09   3529s] #cpu time = 00:01:24, elapsed time = 00:00:49, memory = 1987.29 (MB), peak = 4400.76 (MB)
[09/08 00:45:09   3529s] #start 37th optimization iteration ...
[09/08 00:45:47   3597s] #   number of violations = 231
[09/08 00:45:47   3597s] #
[09/08 00:45:47   3597s] #    By Layer and Type :
[09/08 00:45:47   3597s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:45:47   3597s] #	Metal1        4       14        3        0        4       25
[09/08 00:45:47   3597s] #	Metal2        4      111        0        0        0      115
[09/08 00:45:47   3597s] #	Metal3        3       77        0        1        0       81
[09/08 00:45:47   3597s] #	Metal4        0       10        0        0        0       10
[09/08 00:45:47   3597s] #	Totals       11      212        3        1        4      231
[09/08 00:45:47   3597s] #    number of process antenna violations = 245
[09/08 00:45:47   3597s] #cpu time = 00:01:08, elapsed time = 00:00:38, memory = 1989.28 (MB), peak = 4400.76 (MB)
[09/08 00:45:47   3597s] #start 38th optimization iteration ...
[09/08 00:46:30   3675s] #   number of violations = 210
[09/08 00:46:30   3675s] #
[09/08 00:46:30   3675s] #    By Layer and Type :
[09/08 00:46:30   3675s] #	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
[09/08 00:46:30   3675s] #	Metal1        2       11        2        0        4       19
[09/08 00:46:30   3675s] #	Metal2        2      100        0        0        0      102
[09/08 00:46:30   3675s] #	Metal3        2       74        0        1        0       77
[09/08 00:46:30   3675s] #	Metal4        0       12        0        0        0       12
[09/08 00:46:30   3675s] #	Totals        6      197        2        1        4      210
[09/08 00:46:30   3675s] #    number of process antenna violations = 245
[09/08 00:46:30   3675s] #cpu time = 00:01:18, elapsed time = 00:00:43, memory = 1990.72 (MB), peak = 4400.76 (MB)
[09/08 00:46:30   3675s] #start 39th optimization iteration ...
[09/08 00:47:07   3750s] #   number of violations = 235
[09/08 00:47:07   3750s] #
[09/08 00:47:07   3750s] #    By Layer and Type :
[09/08 00:47:07   3750s] #	         MetSpc    Short   CutSpc   CShort      Mar   Totals
[09/08 00:47:07   3750s] #	Metal1        7        9        1        1        0       18
[09/08 00:47:07   3750s] #	Metal2        3       98        0        0        0      101
[09/08 00:47:07   3750s] #	Metal3        9       93        0        0        1      103
[09/08 00:47:07   3750s] #	Metal4        1       12        0        0        0       13
[09/08 00:47:07   3750s] #	Totals       20      212        1        1        1      235
[09/08 00:47:07   3750s] #    number of process antenna violations = 249
[09/08 00:47:07   3750s] #cpu time = 00:01:15, elapsed time = 00:00:37, memory = 1991.37 (MB), peak = 4400.76 (MB)
[09/08 00:47:07   3751s] #start 40th optimization iteration ...
[09/08 00:47:40   3814s] #   number of violations = 231
[09/08 00:47:40   3814s] #
[09/08 00:47:40   3814s] #    By Layer and Type :
[09/08 00:47:40   3814s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:47:40   3814s] #	Metal1        3       10        1        1        3       18
[09/08 00:47:40   3814s] #	Metal2        4      102        0        0        0      106
[09/08 00:47:40   3814s] #	Metal3        5       88        0        0        0       93
[09/08 00:47:40   3814s] #	Metal4        0       14        0        0        0       14
[09/08 00:47:40   3814s] #	Totals       12      214        1        1        3      231
[09/08 00:47:40   3814s] #    number of process antenna violations = 245
[09/08 00:47:40   3814s] #cpu time = 00:01:03, elapsed time = 00:00:33, memory = 1992.50 (MB), peak = 4400.76 (MB)
[09/08 00:47:40   3814s] #start 41th optimization iteration ...
[09/08 00:48:09   3865s] #   number of violations = 234
[09/08 00:48:09   3865s] #
[09/08 00:48:09   3865s] #    By Layer and Type :
[09/08 00:48:09   3865s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:48:09   3865s] #	Metal1        7        9        1        2        1       20
[09/08 00:48:09   3865s] #	Metal2        4      103        0        0        0      107
[09/08 00:48:09   3865s] #	Metal3        5       88        0        0        0       93
[09/08 00:48:09   3865s] #	Metal4        0       14        0        0        0       14
[09/08 00:48:09   3865s] #	Totals       16      214        1        2        1      234
[09/08 00:48:09   3865s] #    number of process antenna violations = 245
[09/08 00:48:09   3865s] #cpu time = 00:00:51, elapsed time = 00:00:29, memory = 1995.23 (MB), peak = 4400.76 (MB)
[09/08 00:48:09   3865s] #start 42th optimization iteration ...
[09/08 00:48:44   3930s] #   number of violations = 236
[09/08 00:48:44   3930s] #
[09/08 00:48:44   3930s] #    By Layer and Type :
[09/08 00:48:44   3930s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:48:44   3930s] #	Metal1        6        9        4        4       23
[09/08 00:48:44   3930s] #	Metal2        4      102        0        0      106
[09/08 00:48:44   3930s] #	Metal3        5       88        0        0       93
[09/08 00:48:44   3930s] #	Metal4        0       14        0        0       14
[09/08 00:48:44   3930s] #	Totals       15      213        4        4      236
[09/08 00:48:44   3930s] #    number of process antenna violations = 245
[09/08 00:48:44   3930s] #cpu time = 00:01:05, elapsed time = 00:00:35, memory = 1990.96 (MB), peak = 4400.76 (MB)
[09/08 00:48:44   3931s] #start 43th optimization iteration ...
[09/08 00:49:04   3969s] #   number of violations = 237
[09/08 00:49:04   3969s] #
[09/08 00:49:04   3969s] #    By Layer and Type :
[09/08 00:49:04   3969s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:49:04   3969s] #	Metal1        5       10        4        4       23
[09/08 00:49:04   3969s] #	Metal2        5      102        0        0      107
[09/08 00:49:04   3969s] #	Metal3        5       88        0        0       93
[09/08 00:49:04   3969s] #	Metal4        0       14        0        0       14
[09/08 00:49:04   3969s] #	Totals       15      214        4        4      237
[09/08 00:49:04   3969s] #    number of process antenna violations = 245
[09/08 00:49:04   3969s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 1993.86 (MB), peak = 4400.76 (MB)
[09/08 00:49:04   3970s] #start 44th optimization iteration ...
[09/08 00:49:28   4020s] #   number of violations = 235
[09/08 00:49:28   4020s] #
[09/08 00:49:28   4020s] #    By Layer and Type :
[09/08 00:49:28   4020s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:49:28   4020s] #	Metal1        4       11        4        2       21
[09/08 00:49:28   4020s] #	Metal2        5      102        0        0      107
[09/08 00:49:28   4020s] #	Metal3        5       88        0        0       93
[09/08 00:49:28   4020s] #	Metal4        0       14        0        0       14
[09/08 00:49:28   4020s] #	Totals       14      215        4        2      235
[09/08 00:49:28   4020s] #    number of process antenna violations = 245
[09/08 00:49:28   4020s] #cpu time = 00:00:50, elapsed time = 00:00:24, memory = 1993.05 (MB), peak = 4400.76 (MB)
[09/08 00:49:28   4020s] #start 45th optimization iteration ...
[09/08 00:49:57   4074s] #   number of violations = 237
[09/08 00:49:57   4074s] #
[09/08 00:49:57   4074s] #    By Layer and Type :
[09/08 00:49:57   4074s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:49:57   4074s] #	Metal1        3       12        4        4       23
[09/08 00:49:57   4074s] #	Metal2        5      102        0        0      107
[09/08 00:49:57   4074s] #	Metal3        5       88        0        0       93
[09/08 00:49:57   4074s] #	Metal4        0       14        0        0       14
[09/08 00:49:57   4074s] #	Totals       13      216        4        4      237
[09/08 00:49:57   4074s] #    number of process antenna violations = 245
[09/08 00:49:57   4074s] #cpu time = 00:00:55, elapsed time = 00:00:29, memory = 1993.83 (MB), peak = 4400.76 (MB)
[09/08 00:49:57   4075s] #start 46th optimization iteration ...
[09/08 00:50:21   4123s] #   number of violations = 238
[09/08 00:50:21   4123s] #
[09/08 00:50:21   4123s] #    By Layer and Type :
[09/08 00:50:21   4123s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:50:21   4123s] #	Metal1        6       11        3        1        2       23
[09/08 00:50:21   4123s] #	Metal2        6      102        0        0        0      108
[09/08 00:50:21   4123s] #	Metal3        5       88        0        0        0       93
[09/08 00:50:21   4123s] #	Metal4        0       14        0        0        0       14
[09/08 00:50:21   4123s] #	Totals       17      215        3        1        2      238
[09/08 00:50:21   4123s] #    number of process antenna violations = 245
[09/08 00:50:21   4123s] #cpu time = 00:00:49, elapsed time = 00:00:24, memory = 1993.68 (MB), peak = 4400.76 (MB)
[09/08 00:50:21   4123s] #start 47th optimization iteration ...
[09/08 00:50:50   4177s] #   number of violations = 235
[09/08 00:50:50   4177s] #
[09/08 00:50:50   4177s] #    By Layer and Type :
[09/08 00:50:50   4177s] #	         MetSpc    Short   CutSpc   Totals
[09/08 00:50:50   4177s] #	Metal1        7       11        2       20
[09/08 00:50:50   4177s] #	Metal2        8      100        0      108
[09/08 00:50:50   4177s] #	Metal3        5       88        0       93
[09/08 00:50:50   4177s] #	Metal4        0       14        0       14
[09/08 00:50:50   4177s] #	Totals       20      213        2      235
[09/08 00:50:50   4177s] #    number of process antenna violations = 245
[09/08 00:50:50   4177s] #cpu time = 00:00:54, elapsed time = 00:00:29, memory = 1991.11 (MB), peak = 4400.76 (MB)
[09/08 00:50:50   4178s] #start 48th optimization iteration ...
[09/08 00:51:28   4249s] #   number of violations = 231
[09/08 00:51:28   4249s] #
[09/08 00:51:28   4249s] #    By Layer and Type :
[09/08 00:51:28   4249s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:51:28   4249s] #	Metal1        4        8        3        1        2       18
[09/08 00:51:28   4249s] #	Metal2        3      103        0        0        0      106
[09/08 00:51:28   4249s] #	Metal3        5       88        0        0        0       93
[09/08 00:51:28   4249s] #	Metal4        0       14        0        0        0       14
[09/08 00:51:28   4249s] #	Totals       12      213        3        1        2      231
[09/08 00:51:28   4249s] #    number of process antenna violations = 245
[09/08 00:51:28   4249s] #cpu time = 00:01:12, elapsed time = 00:00:39, memory = 1995.51 (MB), peak = 4400.76 (MB)
[09/08 00:51:29   4250s] #start 49th optimization iteration ...
[09/08 00:51:48   4289s] #   number of violations = 234
[09/08 00:51:48   4289s] #
[09/08 00:51:48   4289s] #    By Layer and Type :
[09/08 00:51:48   4289s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:51:48   4289s] #	Metal1        4       10        4        1       19
[09/08 00:51:48   4289s] #	Metal2        6      102        0        0      108
[09/08 00:51:48   4289s] #	Metal3        5       88        0        0       93
[09/08 00:51:48   4289s] #	Metal4        0       14        0        0       14
[09/08 00:51:48   4289s] #	Totals       15      214        4        1      234
[09/08 00:51:48   4289s] #    number of process antenna violations = 245
[09/08 00:51:48   4289s] #cpu time = 00:00:40, elapsed time = 00:00:19, memory = 1990.73 (MB), peak = 4400.76 (MB)
[09/08 00:51:48   4289s] #start 50th optimization iteration ...
[09/08 00:52:07   4328s] #   number of violations = 239
[09/08 00:52:07   4328s] #
[09/08 00:52:07   4328s] #    By Layer and Type :
[09/08 00:52:07   4328s] #	         MetSpc    Short   CutSpc   CShort   AdjCut   Totals
[09/08 00:52:07   4328s] #	Metal1        9       12        1        1        1       24
[09/08 00:52:07   4328s] #	Metal2        6      102        0        0        0      108
[09/08 00:52:07   4328s] #	Metal3        5       88        0        0        0       93
[09/08 00:52:07   4328s] #	Metal4        0       14        0        0        0       14
[09/08 00:52:07   4328s] #	Totals       20      216        1        1        1      239
[09/08 00:52:07   4328s] #    number of process antenna violations = 245
[09/08 00:52:07   4328s] #cpu time = 00:00:39, elapsed time = 00:00:20, memory = 1987.05 (MB), peak = 4400.76 (MB)
[09/08 00:52:07   4329s] #start 51th optimization iteration ...
[09/08 00:52:34   4378s] #   number of violations = 233
[09/08 00:52:34   4378s] #
[09/08 00:52:34   4378s] #    By Layer and Type :
[09/08 00:52:34   4378s] #	         MetSpc    Short   CShort   AdjCut   Totals
[09/08 00:52:34   4378s] #	Metal1        5        8        2        2       17
[09/08 00:52:34   4378s] #	Metal2        7      102        0        0      109
[09/08 00:52:34   4378s] #	Metal3        5       88        0        0       93
[09/08 00:52:34   4378s] #	Metal4        0       14        0        0       14
[09/08 00:52:34   4378s] #	Totals       17      212        2        2      233
[09/08 00:52:34   4378s] #    number of process antenna violations = 245
[09/08 00:52:34   4378s] #cpu time = 00:00:49, elapsed time = 00:00:26, memory = 1988.92 (MB), peak = 4400.76 (MB)
[09/08 00:52:34   4378s] #start 52th optimization iteration ...
[09/08 00:52:54   4419s] #   number of violations = 236
[09/08 00:52:54   4419s] #
[09/08 00:52:54   4419s] #    By Layer and Type :
[09/08 00:52:54   4419s] #	         MetSpc    Short   CutSpc   AdjCut   Totals
[09/08 00:52:54   4419s] #	Metal1        7       10        2        4       23
[09/08 00:52:54   4419s] #	Metal2        4      102        0        0      106
[09/08 00:52:54   4419s] #	Metal3        5       88        0        0       93
[09/08 00:52:54   4419s] #	Metal4        0       14        0        0       14
[09/08 00:52:54   4419s] #	Totals       16      214        2        4      236
[09/08 00:52:54   4419s] #    number of process antenna violations = 245
[09/08 00:52:54   4419s] #cpu time = 00:00:40, elapsed time = 00:00:20, memory = 1992.82 (MB), peak = 4400.76 (MB)
[09/08 00:52:54   4419s] #start 53th optimization iteration ...
[09/08 00:53:27   4480s] #   number of violations = 236
[09/08 00:53:27   4480s] #
[09/08 00:53:27   4480s] #    By Layer and Type :
[09/08 00:53:27   4480s] #	         MetSpc    Short     Loop   CutSpc   AdjCut   Totals
[09/08 00:53:27   4480s] #	Metal1        5       12        0        2        2       21
[09/08 00:53:27   4480s] #	Metal2        6      101        1        0        0      108
[09/08 00:53:27   4480s] #	Metal3        5       88        0        0        0       93
[09/08 00:53:27   4480s] #	Metal4        0       14        0        0        0       14
[09/08 00:53:27   4480s] #	Totals       16      215        1        2        2      236
[09/08 00:53:27   4480s] #    number of process antenna violations = 245
[09/08 00:53:27   4480s] #cpu time = 00:01:01, elapsed time = 00:00:33, memory = 1992.34 (MB), peak = 4400.76 (MB)
[09/08 00:53:27   4480s] #Complete Detail Routing.
[09/08 00:53:27   4481s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:27   4481s] #Total wire length = 2304242 um.
[09/08 00:53:27   4481s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER Metal2 = 650430 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER Metal3 = 915422 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER Metal4 = 738390 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:27   4481s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:27   4481s] #Total number of vias = 280310
[09/08 00:53:27   4481s] #Up-Via Summary (total 280310):
[09/08 00:53:27   4481s] #           
[09/08 00:53:27   4481s] #-----------------------
[09/08 00:53:27   4481s] # Metal1         140565
[09/08 00:53:27   4481s] # Metal2         101085
[09/08 00:53:27   4481s] # Metal3          38660
[09/08 00:53:27   4481s] #-----------------------
[09/08 00:53:27   4481s] #                280310 
[09/08 00:53:27   4481s] #
[09/08 00:53:27   4481s] #Total number of DRC violations = 236
[09/08 00:53:27   4481s] #Total number of violations on LAYER Metal1 = 21
[09/08 00:53:27   4481s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:27   4481s] #Total number of violations on LAYER Metal3 = 93
[09/08 00:53:27   4481s] #Total number of violations on LAYER Metal4 = 14
[09/08 00:53:27   4481s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:27   4481s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:27   4481s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:27   4481s] ### Time Record (Detail Routing) is uninstalled.
[09/08 00:53:27   4481s] #Cpu time = 01:08:56
[09/08 00:53:27   4481s] #Elapsed time = 00:24:55
[09/08 00:53:27   4481s] #Increased memory = 49.56 (MB)
[09/08 00:53:27   4481s] #Total memory = 1967.38 (MB)
[09/08 00:53:27   4481s] #Peak memory = 4400.76 (MB)
[09/08 00:53:27   4481s] ### Time Record (Antenna Fixing) is installed.
[09/08 00:53:28   4481s] #
[09/08 00:53:28   4481s] #start routing for process antenna violation fix ...
[09/08 00:53:28   4482s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 00:53:35   4492s] #
[09/08 00:53:35   4492s] #    By Layer and Type :
[09/08 00:53:35   4492s] #	         MetSpc    Short     Loop   CutSpc   AdjCut   Totals
[09/08 00:53:35   4492s] #	Metal1        5       12        0        2        2       21
[09/08 00:53:35   4492s] #	Metal2        6      101        1        0        0      108
[09/08 00:53:35   4492s] #	Metal3        5       88        0        0        0       93
[09/08 00:53:35   4492s] #	Metal4        0       14        0        0        0       14
[09/08 00:53:35   4492s] #	Totals       16      215        1        2        2      236
[09/08 00:53:35   4492s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 1969.86 (MB), peak = 4400.76 (MB)
[09/08 00:53:35   4492s] #
[09/08 00:53:35   4492s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:35   4492s] #Total wire length = 2304327 um.
[09/08 00:53:35   4492s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER Metal2 = 650213 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER Metal3 = 915423 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER Metal4 = 738691 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:35   4492s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:35   4492s] #Total number of vias = 280578
[09/08 00:53:35   4492s] #Up-Via Summary (total 280578):
[09/08 00:53:35   4492s] #           
[09/08 00:53:35   4492s] #-----------------------
[09/08 00:53:35   4492s] # Metal1         140565
[09/08 00:53:35   4492s] # Metal2         101115
[09/08 00:53:35   4492s] # Metal3          38898
[09/08 00:53:35   4492s] #-----------------------
[09/08 00:53:35   4492s] #                280578 
[09/08 00:53:35   4492s] #
[09/08 00:53:35   4492s] #Total number of DRC violations = 236
[09/08 00:53:35   4492s] #Total number of process antenna violations = 5
[09/08 00:53:35   4492s] #Total number of net violated process antenna rule = 5 ant fix stage
[09/08 00:53:35   4492s] #Total number of violations on LAYER Metal1 = 21
[09/08 00:53:35   4492s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:35   4492s] #Total number of violations on LAYER Metal3 = 93
[09/08 00:53:35   4492s] #Total number of violations on LAYER Metal4 = 14
[09/08 00:53:35   4492s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:35   4492s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:35   4492s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:35   4492s] #
[09/08 00:53:35   4492s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:36   4494s] #
[09/08 00:53:36   4494s] # start diode insertion for process antenna violation fix ...
[09/08 00:53:36   4494s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:36   4494s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.82 (MB), peak = 4400.76 (MB)
[09/08 00:53:36   4494s] #
[09/08 00:53:36   4494s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:36   4494s] #Total wire length = 2304327 um.
[09/08 00:53:36   4494s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER Metal2 = 650213 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER Metal3 = 915423 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER Metal4 = 738691 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:36   4494s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:36   4494s] #Total number of vias = 280578
[09/08 00:53:36   4494s] #Up-Via Summary (total 280578):
[09/08 00:53:36   4494s] #           
[09/08 00:53:36   4494s] #-----------------------
[09/08 00:53:36   4494s] # Metal1         140565
[09/08 00:53:36   4494s] # Metal2         101115
[09/08 00:53:36   4494s] # Metal3          38898
[09/08 00:53:36   4494s] #-----------------------
[09/08 00:53:36   4494s] #                280578 
[09/08 00:53:36   4494s] #
[09/08 00:53:36   4494s] #Total number of DRC violations = 236
[09/08 00:53:36   4494s] #Total number of process antenna violations = 9
[09/08 00:53:36   4494s] #Total number of net violated process antenna rule = 5 
[09/08 00:53:36   4494s] #Total number of violations on LAYER Metal1 = 21
[09/08 00:53:36   4494s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:36   4494s] #Total number of violations on LAYER Metal3 = 93
[09/08 00:53:36   4494s] #Total number of violations on LAYER Metal4 = 14
[09/08 00:53:36   4494s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:36   4494s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:36   4494s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:36   4494s] #
[09/08 00:53:36   4494s] #WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
[09/08 00:53:36   4494s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:36   4496s] #
[09/08 00:53:36   4496s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:36   4496s] #Total wire length = 2304327 um.
[09/08 00:53:36   4496s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER Metal2 = 650213 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER Metal3 = 915423 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER Metal4 = 738691 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:36   4496s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:36   4496s] #Total number of vias = 280578
[09/08 00:53:36   4496s] #Up-Via Summary (total 280578):
[09/08 00:53:36   4496s] #           
[09/08 00:53:36   4496s] #-----------------------
[09/08 00:53:36   4496s] # Metal1         140565
[09/08 00:53:36   4496s] # Metal2         101115
[09/08 00:53:36   4496s] # Metal3          38898
[09/08 00:53:36   4496s] #-----------------------
[09/08 00:53:36   4496s] #                280578 
[09/08 00:53:36   4496s] #
[09/08 00:53:36   4496s] #Total number of DRC violations = 236
[09/08 00:53:36   4496s] #Total number of process antenna violations = 9
[09/08 00:53:36   4496s] #Total number of net violated process antenna rule = 5 
[09/08 00:53:36   4496s] #Total number of violations on LAYER Metal1 = 21
[09/08 00:53:36   4496s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:36   4496s] #Total number of violations on LAYER Metal3 = 93
[09/08 00:53:36   4496s] #Total number of violations on LAYER Metal4 = 14
[09/08 00:53:36   4496s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:36   4496s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:36   4496s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:36   4496s] #
[09/08 00:53:36   4496s] ### Time Record (Antenna Fixing) is uninstalled.
[09/08 00:53:36   4497s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:37   4499s] ### Time Record (Post Route Wire Spreading) is installed.
[09/08 00:53:37   4499s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 00:53:43   4505s] #
[09/08 00:53:43   4505s] #Start Post Route wire spreading..
[09/08 00:53:43   4506s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 00:53:43   4506s] #
[09/08 00:53:43   4506s] #Start DRC checking..
[09/08 00:53:48   4543s] #   number of violations = 238
[09/08 00:53:48   4543s] #
[09/08 00:53:48   4543s] #    By Layer and Type :
[09/08 00:53:48   4543s] #	         MetSpc    Short     Loop   CutSpc   AdjCut   Totals
[09/08 00:53:48   4543s] #	Metal1        5       11        0        2        2       20
[09/08 00:53:48   4543s] #	Metal2        6      101        1        0        0      108
[09/08 00:53:48   4543s] #	Metal3        6       90        0        0        0       96
[09/08 00:53:48   4543s] #	Metal4        0       14        0        0        0       14
[09/08 00:53:48   4543s] #	Totals       17      216        1        2        2      238
[09/08 00:53:48   4543s] #cpu time = 00:00:37, elapsed time = 00:00:05, memory = 1991.65 (MB), peak = 4400.76 (MB)
[09/08 00:53:48   4543s] #CELL_VIEW croc_chip,init has 238 DRC violations
[09/08 00:53:48   4543s] #Total number of DRC violations = 238
[09/08 00:53:48   4543s] #Total number of process antenna violations = 9
[09/08 00:53:48   4543s] #Total number of net violated process antenna rule = 5 
[09/08 00:53:48   4543s] #Total number of violations on LAYER Metal1 = 20
[09/08 00:53:48   4543s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:48   4543s] #Total number of violations on LAYER Metal3 = 96
[09/08 00:53:48   4543s] #Total number of violations on LAYER Metal4 = 14
[09/08 00:53:48   4543s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:48   4543s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:48   4543s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:48   4543s] #
[09/08 00:53:48   4543s] #Start data preparation for wire spreading...
[09/08 00:53:48   4543s] #
[09/08 00:53:48   4543s] #Data preparation is done on Mon Sep  8 00:53:48 2025
[09/08 00:53:48   4543s] #
[09/08 00:53:48   4543s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:48   4545s] ### track-assign engine-init starts on Mon Sep  8 00:53:48 2025 with memory = 1991.65 (MB), peak = 4400.76 (MB)
[09/08 00:53:49   4545s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:4.3 GB --1.14 [8]--
[09/08 00:53:49   4545s] #
[09/08 00:53:49   4545s] #Start Post Route Wire Spread.
[09/08 00:53:51   4553s] #Done with 21127 horizontal wires in 14 hboxes and 17080 vertical wires in 14 hboxes.
[09/08 00:53:52   4554s] #Complete Post Route Wire Spread.
[09/08 00:53:52   4554s] #
[09/08 00:53:52   4554s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:52   4554s] #Total wire length = 2330565 um.
[09/08 00:53:52   4554s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER Metal2 = 654334 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER Metal3 = 927500 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER Metal4 = 748731 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:52   4554s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:52   4554s] #Total number of vias = 280578
[09/08 00:53:52   4554s] #Up-Via Summary (total 280578):
[09/08 00:53:52   4554s] #           
[09/08 00:53:52   4554s] #-----------------------
[09/08 00:53:52   4554s] # Metal1         140565
[09/08 00:53:52   4554s] # Metal2         101115
[09/08 00:53:52   4554s] # Metal3          38898
[09/08 00:53:52   4554s] #-----------------------
[09/08 00:53:52   4554s] #                280578 
[09/08 00:53:52   4554s] #
[09/08 00:53:52   4555s] ### max drc and si pitch = 1950 (  1.9500 um) MT-safe pitch = 1530 (  1.5300 um) patch pitch = 6930 (  6.9300 um)
[09/08 00:53:52   4555s] #
[09/08 00:53:52   4555s] #Start DRC checking..
[09/08 00:53:57   4595s] #   number of violations = 239
[09/08 00:53:57   4595s] #
[09/08 00:53:57   4595s] #    By Layer and Type :
[09/08 00:53:57   4595s] #	         MetSpc    Short     Loop   CutSpc   AdjCut   Totals
[09/08 00:53:57   4595s] #	Metal1        5       11        0        2        2       20
[09/08 00:53:57   4595s] #	Metal2        6      101        1        0        0      108
[09/08 00:53:57   4595s] #	Metal3        6       90        0        0        0       96
[09/08 00:53:57   4595s] #	Metal4        0       15        0        0        0       15
[09/08 00:53:57   4595s] #	Totals       17      217        1        2        2      239
[09/08 00:53:57   4595s] #cpu time = 00:00:40, elapsed time = 00:00:05, memory = 2004.54 (MB), peak = 4400.76 (MB)
[09/08 00:53:57   4595s] #CELL_VIEW croc_chip,init has 239 DRC violations
[09/08 00:53:57   4595s] #Total number of DRC violations = 239
[09/08 00:53:57   4595s] #Total number of process antenna violations = 9
[09/08 00:53:57   4595s] #Total number of net violated process antenna rule = 5 
[09/08 00:53:57   4595s] #Total number of violations on LAYER Metal1 = 20
[09/08 00:53:57   4595s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:57   4595s] #Total number of violations on LAYER Metal3 = 96
[09/08 00:53:57   4595s] #Total number of violations on LAYER Metal4 = 15
[09/08 00:53:57   4595s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:57   4595s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:57   4595s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:57   4595s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[09/08 00:53:58   4597s] #   number of violations = 239
[09/08 00:53:58   4597s] #
[09/08 00:53:58   4597s] #    By Layer and Type :
[09/08 00:53:58   4597s] #	         MetSpc    Short     Loop   CutSpc   AdjCut   Totals
[09/08 00:53:58   4597s] #	Metal1        5       11        0        2        2       20
[09/08 00:53:58   4597s] #	Metal2        6      101        1        0        0      108
[09/08 00:53:58   4597s] #	Metal3        6       90        0        0        0       96
[09/08 00:53:58   4597s] #	Metal4        0       15        0        0        0       15
[09/08 00:53:58   4597s] #	Totals       17      217        1        2        2      239
[09/08 00:53:58   4597s] #cpu time = 00:00:54, elapsed time = 00:00:10, memory = 2003.91 (MB), peak = 4400.76 (MB)
[09/08 00:53:58   4597s] #CELL_VIEW croc_chip,init has 239 DRC violations
[09/08 00:53:58   4597s] #Total number of DRC violations = 239
[09/08 00:53:58   4597s] #Total number of process antenna violations = 10
[09/08 00:53:58   4597s] #Total number of net violated process antenna rule = 6 
[09/08 00:53:58   4597s] #Total number of violations on LAYER Metal1 = 20
[09/08 00:53:58   4597s] #Total number of violations on LAYER Metal2 = 108
[09/08 00:53:58   4597s] #Total number of violations on LAYER Metal3 = 96
[09/08 00:53:58   4597s] #Total number of violations on LAYER Metal4 = 15
[09/08 00:53:58   4597s] #Total number of violations on LAYER Metal5 = 0
[09/08 00:53:58   4597s] #Total number of violations on LAYER TopMetal1 = 0
[09/08 00:53:58   4597s] #Total number of violations on LAYER TopMetal2 = 0
[09/08 00:53:58   4597s] #Post Route wire spread is done.
[09/08 00:53:58   4597s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/08 00:53:58   4598s] #Total number of nets with non-default rule or having extra spacing = 241
[09/08 00:53:58   4598s] #Total wire length = 2330565 um.
[09/08 00:53:58   4598s] #Total half perimeter of net bounding box = 1914781 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER Metal1 = 0 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER Metal2 = 654334 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER Metal3 = 927500 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER Metal4 = 748731 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER Metal5 = 0 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER TopMetal1 = 0 um.
[09/08 00:53:58   4598s] #Total wire length on LAYER TopMetal2 = 0 um.
[09/08 00:53:58   4598s] #Total number of vias = 280578
[09/08 00:53:58   4598s] #Up-Via Summary (total 280578):
[09/08 00:53:58   4598s] #           
[09/08 00:53:58   4598s] #-----------------------
[09/08 00:53:58   4598s] # Metal1         140565
[09/08 00:53:58   4598s] # Metal2         101115
[09/08 00:53:58   4598s] # Metal3          38898
[09/08 00:53:58   4598s] #-----------------------
[09/08 00:53:58   4598s] #                280578 
[09/08 00:53:58   4598s] #
[09/08 00:53:58   4598s] #detailRoute Statistics:
[09/08 00:53:58   4598s] #Cpu time = 01:10:53
[09/08 00:53:58   4598s] #Elapsed time = 00:25:25
[09/08 00:53:58   4598s] #Increased memory = 65.59 (MB)
[09/08 00:53:58   4598s] #Total memory = 1983.41 (MB)
[09/08 00:53:58   4598s] #Peak memory = 4400.76 (MB)
[09/08 00:53:58   4598s] ### global_detail_route design signature (137): route=1145571449 flt_obj=0 vio=2140187048 shield_wire=1
[09/08 00:53:58   4598s] ### Time Record (DB Export) is installed.
[09/08 00:53:58   4598s] ### export design design signature (138): route=1145571449 flt_obj=0 vio=2140187048 swire=282492057 shield_wire=1 net_attr=1741470212 dirty_area=0, del_dirty_area=0 cell=1297058440 placement=1891346899 pin_access=1972471117
[09/08 00:53:59   4601s] ### Time Record (DB Export) is uninstalled.
[09/08 00:53:59   4601s] ### Time Record (Post Callback) is installed.
[09/08 00:53:59   4601s] ### Time Record (Post Callback) is uninstalled.
[09/08 00:53:59   4601s] #
[09/08 00:53:59   4601s] #globalDetailRoute statistics:
[09/08 00:53:59   4601s] #Cpu time = 01:12:55
[09/08 00:53:59   4601s] #Elapsed time = 00:26:28
[09/08 00:53:59   4601s] #Increased memory = 293.64 (MB)
[09/08 00:53:59   4601s] #Total memory = 1709.87 (MB)
[09/08 00:53:59   4601s] #Peak memory = 4400.76 (MB)
[09/08 00:53:59   4601s] #Number of warnings = 82
[09/08 00:53:59   4601s] #Total number of warnings = 87
[09/08 00:53:59   4601s] #Number of fails = 0
[09/08 00:53:59   4601s] #Total number of fails = 0
[09/08 00:53:59   4601s] #Complete globalDetailRoute on Mon Sep  8 00:53:59 2025
[09/08 00:53:59   4601s] #
[09/08 00:53:59   4601s] ### Time Record (globalDetailRoute) is uninstalled.
[09/08 00:53:59   4601s] % End globalDetailRoute (date=09/08 00:53:59, total cpu=1:12:55, real=0:26:28, peak res=4400.8M, current mem=1669.4M)
[09/08 00:53:59   4601s] #Default setup view is reset to func_view_wc.
[09/08 00:53:59   4601s] #Default setup view is reset to func_view_wc.
[09/08 00:53:59   4601s] #routeDesign: cpu time = 01:12:56, elapsed time = 00:26:29, memory = 1625.30 (MB), peak = 4400.76 (MB)
[09/08 00:53:59   4601s] 
[09/08 00:53:59   4601s] *** Summary of all messages that are not suppressed in this session:
[09/08 00:53:59   4601s] Severity  ID               Count  Summary                                  
[09/08 00:53:59   4601s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[09/08 00:53:59   4601s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/08 00:53:59   4601s] WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
[09/08 00:53:59   4601s] WARNING   IMPESI-3199        116  Unable to find proper library binding be...
[09/08 00:53:59   4601s] *** Message Summary: 234 warning(s), 0 error(s)
[09/08 00:53:59   4601s] 
[09/08 00:53:59   4601s] ### Time Record (routeDesign) is uninstalled.
[09/08 00:53:59   4601s] ### 
[09/08 00:53:59   4601s] ###   Scalability Statistics
[09/08 00:53:59   4601s] ### 
[09/08 00:53:59   4601s] ### --------------------------------+----------------+----------------+----------------+
[09/08 00:53:59   4601s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/08 00:53:59   4601s] ### --------------------------------+----------------+----------------+----------------+
[09/08 00:53:59   4601s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/08 00:53:59   4601s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/08 00:53:59   4601s] ###   Timing Data Generation        |        00:00:22|        00:00:10|             2.2|
[09/08 00:53:59   4601s] ###   DB Import                     |        00:00:02|        00:00:02|             1.3|
[09/08 00:53:59   4601s] ###   DB Export                     |        00:00:02|        00:00:01|             2.3|
[09/08 00:53:59   4601s] ###   Cell Pin Access               |        00:00:17|        00:00:04|             4.4|
[09/08 00:53:59   4601s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[09/08 00:53:59   4601s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.1|
[09/08 00:53:59   4601s] ###   Global Routing                |        00:00:58|        00:00:34|             1.7|
[09/08 00:53:59   4601s] ###   Track Assignment              |        00:00:14|        00:00:08|             1.8|
[09/08 00:53:59   4601s] ###   Detail Routing                |        01:08:56|        00:24:55|             2.8|
[09/08 00:53:59   4601s] ###   Antenna Fixing                |        00:00:16|        00:00:09|             1.8|
[09/08 00:53:59   4601s] ###   Post Route Wire Spreading     |        00:01:39|        00:00:21|             4.7|
[09/08 00:53:59   4601s] ###   Entire Command                |        01:12:56|        00:26:29|             2.8|
[09/08 00:53:59   4601s] ### --------------------------------+----------------+----------------+----------------+
[09/08 00:53:59   4601s] ### 
[09/08 00:53:59   4601s] #% End routeDesign (date=09/08 00:53:59, total cpu=1:12:56, real=0:26:29, peak res=4400.8M, current mem=1625.3M)
[09/08 00:53:59   4601s] <CMD> saveDesign SAVED/05_route.invs
[09/08 00:53:59   4601s] #% Begin save design ... (date=09/08 00:53:59, mem=1625.3M)
[09/08 00:53:59   4601s] % Begin Save ccopt configuration ... (date=09/08 00:53:59, mem=1628.4M)
[09/08 00:54:00   4602s] % End Save ccopt configuration ... (date=09/08 00:54:00, total cpu=0:00:00.4, real=0:00:01.0, peak res=1629.9M, current mem=1629.9M)
[09/08 00:54:00   4602s] % Begin Save netlist data ... (date=09/08 00:54:00, mem=1629.9M)
[09/08 00:54:00   4602s] Writing Binary DB to SAVED/05_route.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[09/08 00:54:00   4602s] % End Save netlist data ... (date=09/08 00:54:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=1629.9M, current mem=1627.7M)
[09/08 00:54:00   4602s] Saving symbol-table file in separate thread ...
[09/08 00:54:00   4602s] Saving congestion map file in separate thread ...
[09/08 00:54:00   4602s] Saving congestion map file SAVED/05_route.invs.dat.tmp/croc_chip.route.congmap.gz ...
[09/08 00:54:00   4602s] % Begin Save AAE data ... (date=09/08 00:54:00, mem=1628.6M)
[09/08 00:54:00   4602s] Saving AAE Data ...
[09/08 00:54:00   4602s] AAE DB initialization (MEM=2274.94 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/08 00:54:00   4602s] % End Save AAE data ... (date=09/08 00:54:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=1639.4M, current mem=1639.4M)
[09/08 00:54:00   4602s] Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
[09/08 00:54:00   4602s] Saving preference file SAVED/05_route.invs.dat.tmp/gui.pref.tcl ...
[09/08 00:54:00   4602s] Saving mode setting ...
[09/08 00:54:00   4602s] Saving global file ...
[09/08 00:54:01   4602s] Saving Drc markers ...
[09/08 00:54:01   4602s] ... 1266 markers are saved ...
[09/08 00:54:01   4602s] ... 238 geometry drc markers are saved ...
[09/08 00:54:01   4602s] ... 10 antenna drc markers are saved ...
[09/08 00:54:01   4602s] Saving special route data file in separate thread ...
[09/08 00:54:01   4602s] Saving PG file in separate thread ...
[09/08 00:54:01   4602s] Saving placement file in separate thread ...
[09/08 00:54:01   4602s] Saving route file in separate thread ...
[09/08 00:54:01   4602s] Saving property file in separate thread ...
[09/08 00:54:01   4602s] Saving PG file SAVED/05_route.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Sep  8 00:54:01 2025)
[09/08 00:54:01   4602s] Saving property file SAVED/05_route.invs.dat.tmp/croc_chip.prop
[09/08 00:54:01   4602s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/08 00:54:01   4602s] Save Adaptive View Pruning View Names to Binary file
[09/08 00:54:01   4602s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2361.5M) ***
[09/08 00:54:01   4603s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=2361.5M) ***
[09/08 00:54:01   4603s] *** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=2361.5M) ***
[09/08 00:54:01   4603s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:01   4603s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:01   4603s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:01   4603s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:00.0 mem=2337.5M) ***
[09/08 00:54:01   4603s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:01   4603s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:02   4604s] #Saving pin access data to file SAVED/05_route.invs.dat.tmp/croc_chip.apa ...
[09/08 00:54:03   4605s] #
[09/08 00:54:03   4605s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:03   4605s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[09/08 00:54:03   4605s] % Begin Save power constraints data ... (date=09/08 00:54:03, mem=1642.5M)
[09/08 00:54:03   4605s] % End Save power constraints data ... (date=09/08 00:54:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1642.8M, current mem=1642.8M)
[09/08 00:54:09   4609s] Generated self-contained design 05_route.invs.dat.tmp
[09/08 00:54:09   4610s] #% End save design ... (date=09/08 00:54:09, total cpu=0:00:08.6, real=0:00:10.0, peak res=1642.8M, current mem=1641.2M)
[09/08 00:54:09   4610s] *** Message Summary: 0 warning(s), 0 error(s)
[09/08 00:54:09   4610s] 
[09/08 00:54:09   4610s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
[09/08 00:54:09   4610s] Switching SI Aware to true by default in postroute mode   
[09/08 00:54:09   4610s]  Reset EOS DB
[09/08 00:54:09   4610s] Ignoring AAE DB Resetting ...
[09/08 00:54:09   4610s] Extraction called for design 'croc_chip' of instances=52056 and nets=50730 using extraction engine 'postRoute' at effort level 'low' .
[09/08 00:54:09   4610s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 00:54:09   4610s] RC Extraction called in multi-corner(1) mode.
[09/08 00:54:09   4610s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:54:09   4610s] Type 'man IMPEXT-6197' for more detail.
[09/08 00:54:09   4610s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 00:54:09   4610s] * Layer Id             : 1 - M1
[09/08 00:54:09   4610s]       Thickness        : 0.4
[09/08 00:54:09   4610s]       Min Width        : 0.16
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 2 - M2
[09/08 00:54:09   4610s]       Thickness        : 0.45
[09/08 00:54:09   4610s]       Min Width        : 0.2
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 3 - M3
[09/08 00:54:09   4610s]       Thickness        : 0.45
[09/08 00:54:09   4610s]       Min Width        : 0.2
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 4 - M4
[09/08 00:54:09   4610s]       Thickness        : 0.45
[09/08 00:54:09   4610s]       Min Width        : 0.2
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 5 - M5
[09/08 00:54:09   4610s]       Thickness        : 0.45
[09/08 00:54:09   4610s]       Min Width        : 0.2
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 6 - M6
[09/08 00:54:09   4610s]       Thickness        : 2
[09/08 00:54:09   4610s]       Min Width        : 1.64
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] * Layer Id             : 7 - M7
[09/08 00:54:09   4610s]       Thickness        : 3
[09/08 00:54:09   4610s]       Min Width        : 2
[09/08 00:54:09   4610s]       Layer Dielectric : 4.1
[09/08 00:54:09   4610s] extractDetailRC Option : -outfile /tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d  -basic
[09/08 00:54:09   4610s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 00:54:09   4610s]       RC Corner Indexes            0   
[09/08 00:54:09   4610s] Capacitance Scaling Factor   : 1.00000 
[09/08 00:54:09   4610s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 00:54:09   4610s] Resistance Scaling Factor    : 1.00000 
[09/08 00:54:09   4610s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 00:54:09   4610s] Clock Res. Scaling Factor    : 1.00000 
[09/08 00:54:09   4610s] Shrink Factor                : 1.00000
[09/08 00:54:10   4611s] LayerId::1 widthSet size::1
[09/08 00:54:10   4611s] LayerId::2 widthSet size::3
[09/08 00:54:10   4611s] LayerId::3 widthSet size::3
[09/08 00:54:10   4611s] LayerId::4 widthSet size::3
[09/08 00:54:10   4611s] LayerId::5 widthSet size::3
[09/08 00:54:10   4611s] LayerId::6 widthSet size::1
[09/08 00:54:10   4611s] LayerId::7 widthSet size::1
[09/08 00:54:10   4611s] Initializing multi-corner resistance tables ...
[09/08 00:54:11   4611s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340362 ; uaWl: 1.000000 ; uaWlH: 0.321959 ; aWlH: 0.000000 ; Pmax: 0.858700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:54:12   4612s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2237.5M)
[09/08 00:54:12   4612s] Creating parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for storing RC.
[09/08 00:54:13   4613s] Extracted 10.0002% (CPU Time= 0:00:02.7  MEM= 2277.5M)
[09/08 00:54:13   4614s] Extracted 20.0002% (CPU Time= 0:00:03.4  MEM= 2277.5M)
[09/08 00:54:15   4616s] Extracted 30.0002% (CPU Time= 0:00:05.6  MEM= 2281.5M)
[09/08 00:54:16   4617s] Extracted 40.0002% (CPU Time= 0:00:05.9  MEM= 2281.5M)
[09/08 00:54:17   4617s] Extracted 50.0003% (CPU Time= 0:00:06.6  MEM= 2281.5M)
[09/08 00:54:19   4620s] Extracted 60.0003% (CPU Time= 0:00:09.1  MEM= 2281.5M)
[09/08 00:54:19   4620s] Extracted 70.0003% (CPU Time= 0:00:09.5  MEM= 2281.5M)
[09/08 00:54:20   4621s] Extracted 80.0003% (CPU Time= 0:00:10.0  MEM= 2281.5M)
[09/08 00:54:21   4622s] Extracted 90.0003% (CPU Time= 0:00:11.0  MEM= 2281.5M)
[09/08 00:54:23   4624s] Extracted 100% (CPU Time= 0:00:13.5  MEM= 2281.5M)
[09/08 00:54:24   4625s] Number of Extracted Resistors     : 879327
[09/08 00:54:24   4625s] Number of Extracted Ground Cap.   : 902595
[09/08 00:54:24   4625s] Number of Extracted Coupling Cap. : 1945304
[09/08 00:54:24   4625s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2265.465M)
[09/08 00:54:24   4625s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 00:54:25   4625s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2265.5M)
[09/08 00:54:25   4625s] Creating parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb_Filter.rcdb.d' for storing RC.
[09/08 00:54:25   4626s] Closing parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d': 44544 access done (mem: 2269.465M)
[09/08 00:54:25   4626s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2269.465M)
[09/08 00:54:25   4626s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2269.465M)
[09/08 00:54:25   4626s] processing rcdb (/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 00:54:25   4627s] Closing parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d': 0 access done (mem: 2269.465M)
[09/08 00:54:25   4627s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2269.465M)
[09/08 00:54:25   4627s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.3  Real Time: 0:00:16.0  MEM: 2269.465M)
[09/08 00:54:26   4627s] Starting delay calculation for Setup views
[09/08 00:54:26   4627s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 00:54:26   4627s] #################################################################################
[09/08 00:54:26   4627s] # Design Stage: PostRoute
[09/08 00:54:26   4627s] # Design Name: croc_chip
[09/08 00:54:26   4627s] # Design Mode: 130nm
[09/08 00:54:26   4627s] # Analysis Mode: MMMC OCV 
[09/08 00:54:26   4627s] # Parasitics Mode: SPEF/RCDB
[09/08 00:54:26   4627s] # Signoff Settings: SI On 
[09/08 00:54:26   4627s] #################################################################################
[09/08 00:54:26   4629s] Topological Sorting (REAL = 0:00:00.0, MEM = 2318.1M, InitMEM = 2311.4M)
[09/08 00:54:26   4630s] Setting infinite Tws ...
[09/08 00:54:26   4630s] First Iteration Infinite Tw... 
[09/08 00:54:26   4630s] Calculate early delays in OCV mode...
[09/08 00:54:26   4630s] Calculate late delays in OCV mode...
[09/08 00:54:26   4630s] Start delay calculation (fullDC) (8 T). (MEM=2337.16)
[09/08 00:54:27   4630s] LayerId::1 widthSet size::1
[09/08 00:54:27   4630s] LayerId::2 widthSet size::3
[09/08 00:54:27   4630s] LayerId::3 widthSet size::3
[09/08 00:54:27   4630s] LayerId::4 widthSet size::3
[09/08 00:54:27   4630s] LayerId::5 widthSet size::3
[09/08 00:54:27   4630s] LayerId::6 widthSet size::1
[09/08 00:54:27   4630s] LayerId::7 widthSet size::1
[09/08 00:54:27   4630s] Initializing multi-corner resistance tables ...
[09/08 00:54:27   4630s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340362 ; uaWl: 1.000000 ; uaWlH: 0.321959 ; aWlH: 0.000000 ; Pmax: 0.858700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:54:28   4631s] Start AAE Lib Loading. (MEM=2354.19)
[09/08 00:54:28   4631s] End AAE Lib Loading. (MEM=2363.73 CPU=0:00:00.1 Real=0:00:00.0)
[09/08 00:54:28   4631s] End AAE Lib Interpolated Model. (MEM=2363.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:54:28   4631s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2363.727M)
[09/08 00:54:28   4631s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2363.7M)
[09/08 00:54:28   4631s] AAE_INFO: 8 threads acquired from CTE.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:28   4632s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[09/08 00:54:28   4632s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
[09/08 00:54:28   4632s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 00:54:31   4652s] Total number of fetched objects 49405
[09/08 00:54:31   4652s] AAE_INFO-618: Total number of nets in the design is 50730,  97.6 percent of the nets selected for SI analysis
[09/08 00:54:31   4653s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[09/08 00:54:31   4653s] End delay calculation. (MEM=2853.6 CPU=0:00:20.4 REAL=0:00:03.0)
[09/08 00:54:31   4653s] End delay calculation (fullDC). (MEM=2853.6 CPU=0:00:22.9 REAL=0:00:05.0)
[09/08 00:54:31   4653s] *** CDM Built up (cpu=0:00:25.6  real=0:00:05.0  mem= 2853.6M) ***
[09/08 00:54:32   4657s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2789.6M)
[09/08 00:54:32   4657s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 00:54:32   4657s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2789.6M)
[09/08 00:54:32   4657s] Starting SI iteration 2
[09/08 00:54:32   4658s] Calculate early delays in OCV mode...
[09/08 00:54:33   4658s] Calculate late delays in OCV mode...
[09/08 00:54:33   4658s] Start delay calculation (fullDC) (8 T). (MEM=2465.73)
[09/08 00:54:33   4658s] End AAE Lib Interpolated Model. (MEM=2465.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:54:34   4670s] Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 8. 
[09/08 00:54:34   4670s] Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49405. 
[09/08 00:54:34   4670s] Total number of fetched objects 49405
[09/08 00:54:34   4670s] AAE_INFO-618: Total number of nets in the design is 50730,  21.8 percent of the nets selected for SI analysis
[09/08 00:54:34   4670s] End delay calculation. (MEM=2788.7 CPU=0:00:12.2 REAL=0:00:01.0)
[09/08 00:54:34   4670s] End delay calculation (fullDC). (MEM=2788.7 CPU=0:00:12.4 REAL=0:00:01.0)
[09/08 00:54:34   4670s] *** CDM Built up (cpu=0:00:12.4  real=0:00:02.0  mem= 2788.7M) ***
[09/08 00:54:35   4672s] *** Done Building Timing Graph (cpu=0:00:45.2 real=0:00:10.0 totSessionCpu=1:17:53 mem=2786.7M)
[09/08 00:54:35   4672s] All LLGs are deleted
[09/08 00:54:35   4672s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2464.7M
[09/08 00:54:35   4672s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2464.7M
[09/08 00:54:35   4672s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2464.7M
[09/08 00:54:35   4672s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2464.7M
[09/08 00:54:35   4672s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2496.7M
[09/08 00:54:35   4673s] Process 60003 wires and vias for routing blockage analysis
[09/08 00:54:35   4673s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.205, REAL:0.029, MEM:2496.7M
[09/08 00:54:35   4673s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.362, REAL:0.076, MEM:2496.7M
[09/08 00:54:35   4673s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.393, REAL:0.108, MEM:2496.7M
[09/08 00:54:35   4673s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2496.7M
[09/08 00:54:35   4673s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2496.7M
[09/08 00:54:38   4681s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.916  | -1.011  |  1.618  | -2.916  |   N/A   |  6.806  | -0.325  | -0.175  |
|           TNS (ns):| -1329.6 | -1278.1 |  0.000  | -50.407 |   N/A   |  0.000  | -24.235 | -1.086  |
|    Violating Paths:|  2603   |  2556   |    0    |   35    |   N/A   |    0    |   240   |   12    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.158   |    167 (167)     |
|   max_tran     |     42 (143)     |   -0.374   |     83 (235)     |
|   max_fanout   |      2 (2)       |     -6     |    181 (181)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.139%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
[09/08 00:54:38   4681s] Total CPU time: 71.42 sec
[09/08 00:54:38   4681s] Total Real time: 29.0 sec
[09/08 00:54:38   4681s] Total Memory Usage: 2493.898438 Mbytes
[09/08 00:54:38   4681s] Info: pop threads available for lower-level modules during optimization.
[09/08 00:54:38   4681s] Reset AAE Options
[09/08 00:54:38   4681s] 
[09/08 00:54:38   4681s] =============================================================================================
[09/08 00:54:38   4681s]  Final TAT Report for timeDesign
[09/08 00:54:38   4681s] =============================================================================================
[09/08 00:54:38   4681s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:54:38   4681s] ---------------------------------------------------------------------------------------------
[09/08 00:54:38   4681s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:54:38   4681s] [ ExtractRC              ]      1   0:00:16.4  (  56.9 % )     0:00:16.4 /  0:00:17.3    1.1
[09/08 00:54:38   4681s] [ TimingUpdate           ]      2   0:00:00.4  (   1.4 % )     0:00:09.5 /  0:00:45.2    4.8
[09/08 00:54:38   4681s] [ FullDelayCalc          ]      1   0:00:09.1  (  31.5 % )     0:00:09.1 /  0:00:43.4    4.8
[09/08 00:54:38   4681s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.7 % )     0:00:02.9 /  0:00:08.8    3.1
[09/08 00:54:38   4681s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.7    3.3
[09/08 00:54:38   4681s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:01.5    1.9
[09/08 00:54:38   4681s] [ GenerateReports        ]      1   0:00:01.7  (   5.7 % )     0:00:01.7 /  0:00:06.2    3.7
[09/08 00:54:38   4681s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:54:38   4681s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/08 00:54:38   4681s] [ GenerateDrvReportData  ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:01.2    2.3
[09/08 00:54:38   4681s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.7    3.3
[09/08 00:54:38   4681s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/08 00:54:38   4681s] ---------------------------------------------------------------------------------------------
[09/08 00:54:38   4681s]  timeDesign TOTAL                   0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:01:11.4    2.5
[09/08 00:54:38   4681s] ---------------------------------------------------------------------------------------------
[09/08 00:54:38   4681s] 
[09/08 00:54:38   4681s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
[09/08 00:54:38   4681s]  Reset EOS DB
[09/08 00:54:38   4681s] Ignoring AAE DB Resetting ...
[09/08 00:54:38   4681s] Closing parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d': 44544 access done (mem: 2493.898M)
[09/08 00:54:38   4681s] Extraction called for design 'croc_chip' of instances=52056 and nets=50730 using extraction engine 'postRoute' at effort level 'low' .
[09/08 00:54:38   4681s] PostRoute (effortLevel low) RC Extraction called for design croc_chip.
[09/08 00:54:38   4681s] RC Extraction called in multi-corner(1) mode.
[09/08 00:54:38   4681s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/08 00:54:38   4681s] Type 'man IMPEXT-6197' for more detail.
[09/08 00:54:38   4681s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/08 00:54:38   4681s] * Layer Id             : 1 - M1
[09/08 00:54:38   4681s]       Thickness        : 0.4
[09/08 00:54:38   4681s]       Min Width        : 0.16
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 2 - M2
[09/08 00:54:38   4681s]       Thickness        : 0.45
[09/08 00:54:38   4681s]       Min Width        : 0.2
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 3 - M3
[09/08 00:54:38   4681s]       Thickness        : 0.45
[09/08 00:54:38   4681s]       Min Width        : 0.2
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 4 - M4
[09/08 00:54:38   4681s]       Thickness        : 0.45
[09/08 00:54:38   4681s]       Min Width        : 0.2
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 5 - M5
[09/08 00:54:38   4681s]       Thickness        : 0.45
[09/08 00:54:38   4681s]       Min Width        : 0.2
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 6 - M6
[09/08 00:54:38   4681s]       Thickness        : 2
[09/08 00:54:38   4681s]       Min Width        : 1.64
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] * Layer Id             : 7 - M7
[09/08 00:54:38   4681s]       Thickness        : 3
[09/08 00:54:38   4681s]       Min Width        : 2
[09/08 00:54:38   4681s]       Layer Dielectric : 4.1
[09/08 00:54:38   4681s] extractDetailRC Option : -outfile /tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d -maxResLength 200  -basic
[09/08 00:54:38   4681s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/08 00:54:38   4681s]       RC Corner Indexes            0   
[09/08 00:54:38   4681s] Capacitance Scaling Factor   : 1.00000 
[09/08 00:54:38   4681s] Coupling Cap. Scaling Factor : 1.00000 
[09/08 00:54:38   4681s] Resistance Scaling Factor    : 1.00000 
[09/08 00:54:38   4681s] Clock Cap. Scaling Factor    : 1.00000 
[09/08 00:54:38   4681s] Clock Res. Scaling Factor    : 1.00000 
[09/08 00:54:38   4681s] Shrink Factor                : 1.00000
[09/08 00:54:39   4682s] LayerId::1 widthSet size::1
[09/08 00:54:39   4682s] LayerId::2 widthSet size::3
[09/08 00:54:39   4682s] LayerId::3 widthSet size::3
[09/08 00:54:39   4682s] LayerId::4 widthSet size::3
[09/08 00:54:39   4682s] LayerId::5 widthSet size::3
[09/08 00:54:39   4682s] LayerId::6 widthSet size::1
[09/08 00:54:39   4682s] LayerId::7 widthSet size::1
[09/08 00:54:39   4682s] Initializing multi-corner resistance tables ...
[09/08 00:54:39   4683s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340362 ; uaWl: 1.000000 ; uaWlH: 0.321959 ; aWlH: 0.000000 ; Pmax: 0.858700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:54:40   4684s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2493.9M)
[09/08 00:54:41   4684s] Creating parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for storing RC.
[09/08 00:54:41   4685s] Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2549.9M)
[09/08 00:54:42   4685s] Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2549.9M)
[09/08 00:54:44   4687s] Extracted 30.0002% (CPU Time= 0:00:05.1  MEM= 2553.9M)
[09/08 00:54:44   4688s] Extracted 40.0002% (CPU Time= 0:00:05.5  MEM= 2553.9M)
[09/08 00:54:45   4688s] Extracted 50.0003% (CPU Time= 0:00:06.3  MEM= 2553.9M)
[09/08 00:54:47   4691s] Extracted 60.0003% (CPU Time= 0:00:08.5  MEM= 2553.9M)
[09/08 00:54:48   4691s] Extracted 70.0003% (CPU Time= 0:00:09.0  MEM= 2553.9M)
[09/08 00:54:48   4692s] Extracted 80.0003% (CPU Time= 0:00:09.5  MEM= 2553.9M)
[09/08 00:54:50   4693s] Extracted 90.0003% (CPU Time= 0:00:10.6  MEM= 2553.9M)
[09/08 00:54:52   4695s] Extracted 100% (CPU Time= 0:00:13.2  MEM= 2553.9M)
[09/08 00:54:53   4696s] Number of Extracted Resistors     : 879327
[09/08 00:54:53   4696s] Number of Extracted Ground Cap.   : 902595
[09/08 00:54:53   4696s] Number of Extracted Coupling Cap. : 1945304
[09/08 00:54:53   4696s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2523.375M)
[09/08 00:54:53   4696s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[09/08 00:54:53   4696s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2523.4M)
[09/08 00:54:53   4696s] Creating parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb_Filter.rcdb.d' for storing RC.
[09/08 00:54:54   4697s] Closing parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d': 44544 access done (mem: 2527.375M)
[09/08 00:54:54   4697s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2527.375M)
[09/08 00:54:54   4697s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2527.375M)
[09/08 00:54:54   4697s] processing rcdb (/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d) for hinst (top) of cell (croc_chip);
[09/08 00:54:54   4698s] Closing parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d': 0 access done (mem: 2527.375M)
[09/08 00:54:54   4698s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=2527.375M)
[09/08 00:54:54   4698s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:16.0  MEM: 2527.375M)
[09/08 00:54:55   4699s] All LLGs are deleted
[09/08 00:54:55   4699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2360.2M
[09/08 00:54:55   4699s] Fast DP-INIT is on for default
[09/08 00:54:55   4699s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.186, REAL:0.046, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.214, REAL:0.073, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2360.2M
[09/08 00:54:55   4699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2360.2M
[09/08 00:54:55   4699s] Starting delay calculation for Hold views
[09/08 00:54:55   4699s] Starting SI iteration 1 using Infinite Timing Windows
[09/08 00:54:55   4699s] #################################################################################
[09/08 00:54:55   4699s] # Design Stage: PostRoute
[09/08 00:54:55   4699s] # Design Name: croc_chip
[09/08 00:54:55   4699s] # Design Mode: 130nm
[09/08 00:54:55   4699s] # Analysis Mode: MMMC OCV 
[09/08 00:54:55   4699s] # Parasitics Mode: SPEF/RCDB
[09/08 00:54:55   4699s] # Signoff Settings: SI On 
[09/08 00:54:55   4699s] #################################################################################
[09/08 00:54:55   4701s] Topological Sorting (REAL = 0:00:00.0, MEM = 2425.1M, InitMEM = 2418.4M)
[09/08 00:54:55   4702s] Setting infinite Tws ...
[09/08 00:54:55   4702s] First Iteration Infinite Tw... 
[09/08 00:54:56   4702s] Calculate late delays in OCV mode...
[09/08 00:54:56   4702s] Calculate early delays in OCV mode...
[09/08 00:54:56   4702s] Start delay calculation (fullDC) (8 T). (MEM=2425.14)
[09/08 00:54:56   4702s] *** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
[09/08 00:54:56   4702s] LayerId::1 widthSet size::1
[09/08 00:54:56   4702s] LayerId::2 widthSet size::3
[09/08 00:54:56   4702s] LayerId::3 widthSet size::3
[09/08 00:54:56   4702s] LayerId::4 widthSet size::3
[09/08 00:54:56   4702s] LayerId::5 widthSet size::3
[09/08 00:54:56   4702s] LayerId::6 widthSet size::1
[09/08 00:54:56   4702s] LayerId::7 widthSet size::1
[09/08 00:54:56   4702s] Initializing multi-corner resistance tables ...
[09/08 00:54:56   4702s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.340362 ; uaWl: 1.000000 ; uaWlH: 0.321959 ; aWlH: 0.000000 ; Pmax: 0.858700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[09/08 00:54:57   4703s] End AAE Lib Interpolated Model. (MEM=2442.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:54:57   4703s] Opening parasitic data file '/tmp/innovus_temp_2843440_ictc-eda-be-9-ldap-1_vantruong_8VEzOo/croc_chip_2843440_PRZitA.rcdb.d' for reading (mem: 2442.164M)
[09/08 00:54:57   4703s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2442.2M)
[09/08 00:54:57   4703s] AAE_INFO: 8 threads acquired from CTE.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[09/08 00:54:57   4704s] Type 'man IMPESI-3194' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[09/08 00:54:57   4704s] Type 'man IMPESI-3199' for more detail.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
[09/08 00:54:57   4704s] **WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
[09/08 00:55:00   4724s] Total number of fetched objects 49405
[09/08 00:55:00   4724s] AAE_INFO-618: Total number of nets in the design is 50730,  97.6 percent of the nets selected for SI analysis
[09/08 00:55:00   4725s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[09/08 00:55:00   4725s] End delay calculation. (MEM=2791.73 CPU=0:00:20.5 REAL=0:00:03.0)
[09/08 00:55:00   4725s] End delay calculation (fullDC). (MEM=2791.73 CPU=0:00:22.9 REAL=0:00:04.0)
[09/08 00:55:00   4725s] *** CDM Built up (cpu=0:00:25.4  real=0:00:05.0  mem= 2791.7M) ***
[09/08 00:55:01   4729s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2791.7M)
[09/08 00:55:01   4729s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/08 00:55:01   4729s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2791.7M)
[09/08 00:55:01   4729s] Starting SI iteration 2
[09/08 00:55:01   4730s] Calculate late delays in OCV mode...
[09/08 00:55:01   4730s] Calculate early delays in OCV mode...
[09/08 00:55:01   4730s] Start delay calculation (fullDC) (8 T). (MEM=2482.86)
[09/08 00:55:02   4730s] End AAE Lib Interpolated Model. (MEM=2482.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/08 00:55:02   4733s] Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 8. 
[09/08 00:55:02   4733s] Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49405. 
[09/08 00:55:02   4733s] Total number of fetched objects 49405
[09/08 00:55:02   4733s] AAE_INFO-618: Total number of nets in the design is 50730,  2.1 percent of the nets selected for SI analysis
[09/08 00:55:02   4733s] End delay calculation. (MEM=2813.89 CPU=0:00:03.0 REAL=0:00:00.0)
[09/08 00:55:02   4733s] End delay calculation (fullDC). (MEM=2813.89 CPU=0:00:03.2 REAL=0:00:01.0)
[09/08 00:55:02   4733s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 2813.9M) ***
[09/08 00:55:03   4735s] *** Done Building Timing Graph (cpu=0:00:36.2 real=0:00:08.0 totSessionCpu=1:18:56 mem=2811.9M)
[09/08 00:55:04   4739s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.596  | -0.596  |  0.138  |  2.614  |   N/A   |  0.000  |  2.219  | -0.344  |
|           TNS (ns):| -5.692  | -1.022  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  | -4.671  |
|    Violating Paths:|   27    |    5    |    0    |    0    |   N/A   |    0    |    0    |   22    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.139%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
[09/08 00:55:04   4739s] Total CPU time: 58.18 sec
[09/08 00:55:04   4739s] Total Real time: 26.0 sec
[09/08 00:55:04   4739s] Total Memory Usage: 2355.972656 Mbytes
[09/08 00:55:04   4739s] Reset AAE Options
[09/08 00:55:04   4739s] 
[09/08 00:55:04   4739s] =============================================================================================
[09/08 00:55:04   4739s]  Final TAT Report for timeDesign
[09/08 00:55:04   4739s] =============================================================================================
[09/08 00:55:04   4739s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/08 00:55:04   4739s] ---------------------------------------------------------------------------------------------
[09/08 00:55:04   4739s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/08 00:55:04   4739s] [ ExtractRC              ]      1   0:00:16.5  (  62.2 % )     0:00:16.5 /  0:00:17.4    1.1
[09/08 00:55:04   4739s] [ TimingUpdate           ]      1   0:00:00.5  (   1.7 % )     0:00:08.2 /  0:00:36.2    4.4
[09/08 00:55:04   4739s] [ FullDelayCalc          ]      1   0:00:07.7  (  29.2 % )     0:00:07.7 /  0:00:34.0    4.4
[09/08 00:55:04   4739s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:09.4 /  0:00:40.2    4.3
[09/08 00:55:04   4739s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.9
[09/08 00:55:04   4739s] [ GenerateReports        ]      1   0:00:00.9  (   3.4 % )     0:00:00.9 /  0:00:03.1    3.5
[09/08 00:55:04   4739s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.6    2.9
[09/08 00:55:04   4739s] [ MISC                   ]          0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[09/08 00:55:04   4739s] ---------------------------------------------------------------------------------------------
[09/08 00:55:04   4739s]  timeDesign TOTAL                   0:00:26.5  ( 100.0 % )     0:00:26.5 /  0:00:58.2    2.2
[09/08 00:55:04   4739s] ---------------------------------------------------------------------------------------------
[09/08 00:55:04   4739s] 
[09/08 00:55:04   4739s] <CMD> checkPlace > rpt/05_route/checkPlace.rpt
[09/08 00:55:04   4739s] OPERPROF: Starting checkPlace at level 1, MEM:2356.0M
[09/08 00:55:04   4739s] #spOpts: N=130 
[09/08 00:55:04   4739s] All LLGs are deleted
[09/08 00:55:04   4739s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2356.0M
[09/08 00:55:04   4739s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2356.0M
[09/08 00:55:04   4739s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2356.0M
[09/08 00:55:04   4739s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2356.0M
[09/08 00:55:04   4739s] Core basic site is CoreSite
[09/08 00:55:04   4739s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[09/08 00:55:05   4739s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[09/08 00:55:05   4739s] SiteArray: use 3,092,480 bytes
[09/08 00:55:05   4739s] SiteArray: current memory after site array memory allocation 2380.0M
[09/08 00:55:05   4739s] SiteArray: FP blocked sites are writable
[09/08 00:55:05   4739s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[09/08 00:55:05   4739s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2380.0M
[09/08 00:55:05   4740s] Process 60003 wires and vias for routing blockage analysis
[09/08 00:55:05   4740s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.255, REAL:0.036, MEM:2380.0M
[09/08 00:55:05   4740s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.428, REAL:0.086, MEM:2380.0M
[09/08 00:55:05   4740s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.438, REAL:0.096, MEM:2380.0M
[09/08 00:55:05   4740s] Begin checking placement ... (start mem=2356.0M, init mem=2380.0M)
[09/08 00:55:05   4740s] 
[09/08 00:55:05   4740s] Running CheckPlace using 8 threads!...
[09/08 00:55:05   4741s] 
[09/08 00:55:05   4741s] ...checkPlace MT is done!
[09/08 00:55:05   4741s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2380.0M
[09/08 00:55:05   4741s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.033, REAL:0.034, MEM:2380.0M
[09/08 00:55:05   4741s] Overlapping with other instance:	5
[09/08 00:55:05   4741s] Pre-route DRC Violation:	192
[09/08 00:55:05   4741s] *info: Placed = 51992          (Fixed = 8322)
[09/08 00:55:05   4741s] *info: Unplaced = 0           
[09/08 00:55:05   4741s] Placement Density:61.14%(650343/1063714)
[09/08 00:55:05   4741s] Placement Density (including fixed std cells):61.76%(667605/1080976)
[09/08 00:55:05   4741s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2380.0M
[09/08 00:55:05   4741s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.021, REAL:0.021, MEM:2380.0M
[09/08 00:55:05   4741s] Finished checkPlace (total: cpu=0:00:01.9, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2380.0M)
[09/08 00:55:05   4741s] OPERPROF: Finished checkPlace at level 1, CPU:1.884, REAL:0.554, MEM:2380.0M
[09/08 00:55:05   4741s] invalid command name "~"
