Core, 0
Cumulative Cycles, 76197462            
Cumulative Instructions, 71205615            
Cumulative IPC, 0.93449
Periodic Cycles, 76197462            
Periodic Instructions, 71205615            
Periodic IPC, 0.93449

ICACHE_MISS_count,          6264
ICACHE_MISS_pct,        0.609
ICACHE_MISS_total_count,          6264
ICACHE_MISS_total_pct,        0.609

ICACHE_HIT_count,       1023013
ICACHE_HIT_pct,       99.391
ICACHE_HIT_total_count,       1023013
ICACHE_HIT_total_pct,       99.391
ICACHE_HIT_sum_count,       1029277
ICACHE_HIT_sum_pct,      100.000
ICACHE_HIT_sum_total_count,       1029277
ICACHE_HIT_sum_total_pct,      100.000
ICACHE_HIT_mean,         0.99
ICACHE_HIT_stddev,         0.99
ICACHE_HIT_total_mean,         0.99
ICACHE_HIT_total_stddev,         0.99

ICACHE_MISS_ONPATH_count,          5255
ICACHE_MISS_ONPATH_pct,       83.892
ICACHE_MISS_ONPATH_total_count,          5255
ICACHE_MISS_ONPATH_total_pct,       83.892

ICACHE_MISS_OFFPATH_count,          1009
ICACHE_MISS_OFFPATH_pct,       16.108
ICACHE_MISS_OFFPATH_total_count,          1009
ICACHE_MISS_OFFPATH_total_pct,       16.108
ICACHE_MISS_OFFPATH_sum_count,          6264
ICACHE_MISS_OFFPATH_sum_pct,      100.000
ICACHE_MISS_OFFPATH_sum_total_count,          6264
ICACHE_MISS_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_OFFPATH_mean,         0.16
ICACHE_MISS_OFFPATH_stddev,         0.34
ICACHE_MISS_OFFPATH_total_mean,         0.16
ICACHE_MISS_OFFPATH_total_stddev,         0.34

ICACHE_MISS_NOT_PREFETCHED_count,           640
ICACHE_MISS_NOT_PREFETCHED_pct,       10.435
ICACHE_MISS_NOT_PREFETCHED_total_count,           640
ICACHE_MISS_NOT_PREFETCHED_total_pct,       10.435

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_count,           819
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_pct,       13.354
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_count,           819
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_pct,       13.354

ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_count,          4674
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_pct,       76.211
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_count,          4674
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_pct,       76.211
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_count,          6133
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_count,          6133
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_mean,         3.45
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_stddev,         3.05
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_mean,         3.45
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_stddev,         3.05

ICACHE_HIT_ONPATH_count,        951517
ICACHE_HIT_ONPATH_pct,       93.011
ICACHE_HIT_ONPATH_total_count,        951517
ICACHE_HIT_ONPATH_total_pct,       93.011

ICACHE_HIT_OFFPATH_count,         71496
ICACHE_HIT_OFFPATH_pct,        6.989
ICACHE_HIT_OFFPATH_total_count,         71496
ICACHE_HIT_OFFPATH_total_pct,        6.989
ICACHE_HIT_OFFPATH_sum_count,       1023013
ICACHE_HIT_OFFPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_sum_total_count,       1023013
ICACHE_HIT_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_mean,         0.07
ICACHE_HIT_OFFPATH_stddev,         0.25
ICACHE_HIT_OFFPATH_total_mean,         0.07
ICACHE_HIT_OFFPATH_total_stddev,         0.25

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,          1672
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.003
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,          1672
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.003

ICACHE_HIT_ONPATH_SAT_BY_ONPATH_count,      64555383
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.997
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,      64555383
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.997
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,      64557055
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,      64557055
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,          8856
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        5.128
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,          8856
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        5.128

ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,        163853
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       94.872
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,        163853
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       94.872
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,        172709
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,        172709
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         0.95
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         0.93
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.95
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.93

ICACHE_HIT_BY_FDIP_ONPATH_count,          1778
ICACHE_HIT_BY_FDIP_ONPATH_pct,       53.830
ICACHE_HIT_BY_FDIP_ONPATH_total_count,          1778
ICACHE_HIT_BY_FDIP_ONPATH_total_pct,       53.830

ICACHE_HIT_BY_FDIP_OFFPATH_count,          1525
ICACHE_HIT_BY_FDIP_OFFPATH_pct,       46.170
ICACHE_HIT_BY_FDIP_OFFPATH_total_count,          1525
ICACHE_HIT_BY_FDIP_OFFPATH_total_pct,       46.170
ICACHE_HIT_BY_FDIP_OFFPATH_sum_count,          3303
ICACHE_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_count,          3303
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_mean,         0.46
ICACHE_HIT_BY_FDIP_OFFPATH_stddev,         0.48
ICACHE_HIT_BY_FDIP_OFFPATH_total_mean,         0.46
ICACHE_HIT_BY_FDIP_OFFPATH_total_stddev,         0.48

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_count,          3960
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_pct,       72.171
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_count,          3960
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_pct,       72.171

ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_count,          1527
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_pct,       27.829
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_count,          1527
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_pct,       27.829
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_count,          5487
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_count,          5487
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_mean,         0.28
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_stddev,         0.41
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_mean,         0.28
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_stddev,         0.41

ICACHE_HIT_ONPATH_BY_FDIP_count,          3303
ICACHE_HIT_ONPATH_BY_FDIP_pct,       17.303
ICACHE_HIT_ONPATH_BY_FDIP_total_count,          3303
ICACHE_HIT_ONPATH_BY_FDIP_total_pct,       17.303

ICACHE_HIT_OFFPATH_BY_FDIP_count,          9528
ICACHE_HIT_OFFPATH_BY_FDIP_pct,       49.914
ICACHE_HIT_OFFPATH_BY_FDIP_total_count,          9528
ICACHE_HIT_OFFPATH_BY_FDIP_total_pct,       49.914

ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_count,          4613
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_pct,       24.166
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_count,          4613
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_pct,       24.166

ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_count,           874
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_pct,        4.579
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_count,           874
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_pct,        4.579

ICACHE_MISS_TOO_EARLY_ONPATH_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_ONPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_total_pct,        0.000

ICACHE_MISS_TOO_EARLY_OFFPATH_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_OFFPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_ONPATH_count,           640
ICACHE_MISS_NOT_PREFETCHED_ONPATH_pct,        3.353
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_count,           640
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_pct,        3.353

ICACHE_MISS_NOT_PREFETCHED_OFFPATH_count,           131
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_pct,        0.686
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_count,           131
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_pct,        0.686
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_count,         19089
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_count,         19089
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_mean,         1.37
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_stddev,         1.11
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_mean,         1.37
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_stddev,         1.11

ICACHE_UNIQUE_MISSED_LINES_count,             0
ICACHE_UNIQUE_MISSED_LINES_total_count,             0

ICACHE_UNIQUE_HIT_LINES_count,             0
ICACHE_UNIQUE_HIT_LINES_total_count,             0

ICACHE_OVERTAKE_FDIP_count,             0
ICACHE_OVERTAKE_FDIP_total_count,             0

UOP_CACHE_MISS_count,             0
UOP_CACHE_MISS_pct,         -nan
UOP_CACHE_MISS_total_count,             0
UOP_CACHE_MISS_total_pct,         -nan

UOP_CACHE_HIT_count,             0
UOP_CACHE_HIT_pct,         -nan
UOP_CACHE_HIT_total_count,             0
UOP_CACHE_HIT_total_pct,         -nan
UOP_CACHE_HIT_sum_count,             0
UOP_CACHE_HIT_sum_pct,         -nan
UOP_CACHE_HIT_sum_total_count,             0
UOP_CACHE_HIT_sum_total_pct,         -nan
UOP_CACHE_HIT_mean,         -nan
UOP_CACHE_HIT_stddev,         -nan
UOP_CACHE_HIT_total_mean,         -nan
UOP_CACHE_HIT_total_stddev,         -nan

UOP_CACHE_MISS_ONPATH_count,             0
UOP_CACHE_MISS_ONPATH_pct,         -nan
UOP_CACHE_MISS_ONPATH_total_count,             0
UOP_CACHE_MISS_ONPATH_total_pct,         -nan

UOP_CACHE_MISS_OFFPATH_count,             0
UOP_CACHE_MISS_OFFPATH_pct,         -nan
UOP_CACHE_MISS_OFFPATH_total_count,             0
UOP_CACHE_MISS_OFFPATH_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_count,             0
UOP_CACHE_MISS_OFFPATH_sum_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_total_count,             0
UOP_CACHE_MISS_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_mean,         -nan
UOP_CACHE_MISS_OFFPATH_stddev,         -nan
UOP_CACHE_MISS_OFFPATH_total_mean,         -nan
UOP_CACHE_MISS_OFFPATH_total_stddev,         -nan

UOP_CACHE_HIT_ONPATH_count,             0
UOP_CACHE_HIT_ONPATH_pct,         -nan
UOP_CACHE_HIT_ONPATH_total_count,             0
UOP_CACHE_HIT_ONPATH_total_pct,         -nan

UOP_CACHE_HIT_OFFPATH_count,             0
UOP_CACHE_HIT_OFFPATH_pct,         -nan
UOP_CACHE_HIT_OFFPATH_total_count,             0
UOP_CACHE_HIT_OFFPATH_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_count,             0
UOP_CACHE_HIT_OFFPATH_sum_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_total_count,             0
UOP_CACHE_HIT_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_mean,         -nan
UOP_CACHE_HIT_OFFPATH_stddev,         -nan
UOP_CACHE_HIT_OFFPATH_total_mean,         -nan
UOP_CACHE_HIT_OFFPATH_total_stddev,         -nan

UOP_CACHE_PWS_INSERTED_ONPATH_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_ONPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_PWS_INSERTED_OFFPATH_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_ONPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_LINES_INSERTED_OFFPATH_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_total_count,             0

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_total_count,             0

UOP_CACHE_PREFETCH_count,             0
UOP_CACHE_PREFETCH_total_count,             0

UOP_CACHE_HIT_NO_PREFETCH_count,             0
UOP_CACHE_HIT_NO_PREFETCH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_OFFPATH_count,             0
UOP_CACHE_PW_INSERT_FAILED_OFFPATH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_count,             0
UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_count,             0
UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_total_count,             0

RECOVER_AT_DECODE_BR_FROM_UOC_count,             0
RECOVER_AT_DECODE_BR_FROM_UOC_total_count,             0

RECOVERED_FROM_UOC_count,             0
RECOVERED_FROM_UOC_total_count,             0

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_stddev,         -nan

UOP_CACHE_PW_LENGTH_1_count,             0
UOP_CACHE_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PW_LENGTH_1_total_count,             0
UOP_CACHE_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PW_LENGTH_2_count,             0
UOP_CACHE_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PW_LENGTH_2_total_count,             0
UOP_CACHE_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PW_LENGTH_3_count,             0
UOP_CACHE_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PW_LENGTH_3_total_count,             0
UOP_CACHE_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PW_LENGTH_4_count,             0
UOP_CACHE_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PW_LENGTH_4_total_count,             0
UOP_CACHE_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PW_LENGTH_5_count,             0
UOP_CACHE_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PW_LENGTH_5_total_count,             0
UOP_CACHE_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PW_LENGTH_6_count,             0
UOP_CACHE_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PW_LENGTH_6_total_count,             0
UOP_CACHE_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PW_LENGTH_7_count,             0
UOP_CACHE_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PW_LENGTH_7_total_count,             0
UOP_CACHE_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PW_LENGTH_8_count,             0
UOP_CACHE_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PW_LENGTH_8_total_count,             0
UOP_CACHE_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PW_LENGTH_9_count,             0
UOP_CACHE_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PW_LENGTH_9_total_count,             0
UOP_CACHE_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PW_LENGTH_10_count,             0
UOP_CACHE_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PW_LENGTH_10_total_count,             0
UOP_CACHE_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PW_LENGTH_11_count,             0
UOP_CACHE_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PW_LENGTH_11_total_count,             0
UOP_CACHE_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PW_LENGTH_12_count,             0
UOP_CACHE_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PW_LENGTH_12_total_count,             0
UOP_CACHE_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PW_LENGTH_13_count,             0
UOP_CACHE_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PW_LENGTH_13_total_count,             0
UOP_CACHE_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PW_LENGTH_14_count,             0
UOP_CACHE_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PW_LENGTH_14_total_count,             0
UOP_CACHE_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PW_LENGTH_15_count,             0
UOP_CACHE_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PW_LENGTH_15_total_count,             0
UOP_CACHE_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PW_LENGTH_16_count,             0
UOP_CACHE_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PW_LENGTH_16_total_count,             0
UOP_CACHE_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PW_LENGTH_17_count,             0
UOP_CACHE_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PW_LENGTH_17_total_count,             0
UOP_CACHE_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PW_LENGTH_18_count,             0
UOP_CACHE_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PW_LENGTH_18_total_count,             0
UOP_CACHE_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PW_LENGTH_19_count,             0
UOP_CACHE_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PW_LENGTH_19_total_count,             0
UOP_CACHE_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PW_LENGTH_20_count,             0
UOP_CACHE_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PW_LENGTH_20_total_count,             0
UOP_CACHE_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PW_LENGTH_21_count,             0
UOP_CACHE_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PW_LENGTH_21_total_count,             0
UOP_CACHE_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PW_LENGTH_22_count,             0
UOP_CACHE_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PW_LENGTH_22_total_count,             0
UOP_CACHE_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PW_LENGTH_23_count,             0
UOP_CACHE_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PW_LENGTH_23_total_count,             0
UOP_CACHE_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PW_LENGTH_24_count,             0
UOP_CACHE_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PW_LENGTH_24_total_count,             0
UOP_CACHE_PW_LENGTH_24_total_pct,         -nan

UOP_CACHE_PW_LENGTH_MAX_count,             0
UOP_CACHE_PW_LENGTH_MAX_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_stddev,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_stddev,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_2_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_3_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_4_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_5_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_6_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_7_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_8_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_9_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_10_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_11_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_12_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_13_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_14_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_15_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_16_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_17_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_18_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_19_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_20_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_21_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_22_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_23_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_24_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_stddev,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_stddev,         -nan

DCACHE_MISS_count,      52131698
DCACHE_MISS_pct,       81.036
DCACHE_MISS_total_count,      52131698
DCACHE_MISS_total_pct,       81.036

DCACHE_ST_BUFFER_HIT_count,          4330
DCACHE_ST_BUFFER_HIT_pct,        0.007
DCACHE_ST_BUFFER_HIT_total_count,          4330
DCACHE_ST_BUFFER_HIT_total_pct,        0.007

DCACHE_HIT_count,      12195130
DCACHE_HIT_pct,       18.957
DCACHE_HIT_total_count,      12195130
DCACHE_HIT_total_pct,       18.957
DCACHE_HIT_sum_count,      64331158
DCACHE_HIT_sum_pct,      100.000
DCACHE_HIT_sum_total_count,      64331158
DCACHE_HIT_sum_total_pct,      100.000
DCACHE_HIT_mean,         0.38
DCACHE_HIT_stddev,         0.72
DCACHE_HIT_total_mean,         0.38
DCACHE_HIT_total_stddev,         0.72

DCACHE_MISS_ONPATH_count,      52131698
DCACHE_MISS_ONPATH_pct,       99.986
DCACHE_MISS_ONPATH_total_count,      52131698
DCACHE_MISS_ONPATH_total_pct,       99.986

DCACHE_MISS_OFFPATH_count,          7162
DCACHE_MISS_OFFPATH_pct,        0.014
DCACHE_MISS_OFFPATH_total_count,          7162
DCACHE_MISS_OFFPATH_total_pct,        0.014
DCACHE_MISS_OFFPATH_sum_count,      52138860
DCACHE_MISS_OFFPATH_sum_pct,      100.000
DCACHE_MISS_OFFPATH_sum_total_count,      52138860
DCACHE_MISS_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_OFFPATH_mean,         0.00
DCACHE_MISS_OFFPATH_stddev,         0.01
DCACHE_MISS_OFFPATH_total_mean,         0.00
DCACHE_MISS_OFFPATH_total_stddev,         0.01

DCACHE_ST_BUFFER_HIT_ONPATH_count,          4330
DCACHE_ST_BUFFER_HIT_ONPATH_pct,       93.500
DCACHE_ST_BUFFER_HIT_ONPATH_total_count,          4330
DCACHE_ST_BUFFER_HIT_ONPATH_total_pct,       93.500

DCACHE_ST_BUFFER_HIT_OFFPATH_count,           301
DCACHE_ST_BUFFER_HIT_OFFPATH_pct,        6.500
DCACHE_ST_BUFFER_HIT_OFFPATH_total_count,           301
DCACHE_ST_BUFFER_HIT_OFFPATH_total_pct,        6.500
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_count,          4631
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_count,          4631
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_mean,         0.06
DCACHE_ST_BUFFER_HIT_OFFPATH_stddev,         0.24
DCACHE_ST_BUFFER_HIT_OFFPATH_total_mean,         0.06
DCACHE_ST_BUFFER_HIT_OFFPATH_total_stddev,         0.24

DCACHE_HIT_ONPATH_count,      12195130
DCACHE_HIT_ONPATH_pct,       99.276
DCACHE_HIT_ONPATH_total_count,      12195130
DCACHE_HIT_ONPATH_total_pct,       99.276

DCACHE_HIT_OFFPATH_count,         88943
DCACHE_HIT_OFFPATH_pct,        0.724
DCACHE_HIT_OFFPATH_total_count,         88943
DCACHE_HIT_OFFPATH_total_pct,        0.724
DCACHE_HIT_OFFPATH_sum_count,      12284073
DCACHE_HIT_OFFPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_sum_total_count,      12284073
DCACHE_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_mean,         0.01
DCACHE_HIT_OFFPATH_stddev,         0.08
DCACHE_HIT_OFFPATH_total_mean,         0.01
DCACHE_HIT_OFFPATH_total_stddev,         0.08

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,           337
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.003
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,           337
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.003

DCACHE_HIT_ONPATH_SAT_BY_ONPATH_count,      12194793
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.997
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,      12194793
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.997
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,      12195130
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,      12195130
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,          1356
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        1.525
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,          1356
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        1.525

DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,         87587
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       98.475
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,         87587
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       98.475
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,         88943
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,         88943
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         0.98
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         0.98
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.98
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.98

DCACHE_MISS_LD_count,       1009642
DCACHE_MISS_LD_pct,        1.937
DCACHE_MISS_LD_total_count,       1009642
DCACHE_MISS_LD_total_pct,        1.937

DCACHE_MISS_ST_count,      51122056
DCACHE_MISS_ST_pct,       98.063
DCACHE_MISS_ST_total_count,      51122056
DCACHE_MISS_ST_total_pct,       98.063
DCACHE_MISS_ST_sum_count,      52131698
DCACHE_MISS_ST_sum_pct,      100.000
DCACHE_MISS_ST_sum_total_count,      52131698
DCACHE_MISS_ST_sum_total_pct,      100.000
DCACHE_MISS_ST_mean,         0.98
DCACHE_MISS_ST_stddev,         0.97
DCACHE_MISS_ST_total_mean,         0.98
DCACHE_MISS_ST_total_stddev,         0.97

DCACHE_MISS_LD_ONPATH_count,       1009642
DCACHE_MISS_LD_ONPATH_pct,       99.395
DCACHE_MISS_LD_ONPATH_total_count,       1009642
DCACHE_MISS_LD_ONPATH_total_pct,       99.395

DCACHE_MISS_LD_OFFPATH_count,          6150
DCACHE_MISS_LD_OFFPATH_pct,        0.605
DCACHE_MISS_LD_OFFPATH_total_count,          6150
DCACHE_MISS_LD_OFFPATH_total_pct,        0.605
DCACHE_MISS_LD_OFFPATH_sum_count,       1015792
DCACHE_MISS_LD_OFFPATH_sum_pct,      100.000
DCACHE_MISS_LD_OFFPATH_sum_total_count,       1015792
DCACHE_MISS_LD_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_LD_OFFPATH_mean,         0.01
DCACHE_MISS_LD_OFFPATH_stddev,         0.08
DCACHE_MISS_LD_OFFPATH_total_mean,         0.01
DCACHE_MISS_LD_OFFPATH_total_stddev,         0.08

DCACHE_MISS_ST_ONPATH_count,      51122056
DCACHE_MISS_ST_ONPATH_pct,       99.998
DCACHE_MISS_ST_ONPATH_total_count,      51122056
DCACHE_MISS_ST_ONPATH_total_pct,       99.998

DCACHE_MISS_ST_OFFPATH_count,          1012
DCACHE_MISS_ST_OFFPATH_pct,        0.002
DCACHE_MISS_ST_OFFPATH_total_count,          1012
DCACHE_MISS_ST_OFFPATH_total_pct,        0.002
DCACHE_MISS_ST_OFFPATH_sum_count,      51123068
DCACHE_MISS_ST_OFFPATH_sum_pct,      100.000
DCACHE_MISS_ST_OFFPATH_sum_total_count,      51123068
DCACHE_MISS_ST_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_ST_OFFPATH_mean,         0.00
DCACHE_MISS_ST_OFFPATH_stddev,         0.00
DCACHE_MISS_ST_OFFPATH_total_mean,         0.00
DCACHE_MISS_ST_OFFPATH_total_stddev,         0.00

DCACHE_MISS_WAITMEM_count,        654368
DCACHE_MISS_WAITMEM_total_count,        654368

MEM_REQ_ROW_BUFFER_HITS_count,             0
MEM_REQ_ROW_BUFFER_HITS_pct,         -nan
MEM_REQ_ROW_BUFFER_HITS_total_count,             0
MEM_REQ_ROW_BUFFER_HITS_total_pct,         -nan

MEM_REQ_ROW_BUFFER_MISSES_count,             0
MEM_REQ_ROW_BUFFER_MISSES_pct,         -nan
MEM_REQ_ROW_BUFFER_MISSES_total_count,             0
MEM_REQ_ROW_BUFFER_MISSES_total_pct,         -nan

MEM_REQ_ROW_BUFFER_CONFLICTS_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_stddev,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_stddev,         -nan

SHADOW_ROW_BUFFER_HITS_count,             0
SHADOW_ROW_BUFFER_HITS_total_count,             0

SHADOW_ROW_HIT_STALL_TIME_count,             0
SHADOW_ROW_HIT_STALL_TIME_total_count,             0

CHANNEL0_BUS_BUSY_CYCLES_count,             0
CHANNEL0_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL0_BUS_BUSY_CYCLES_total_count,             0
CHANNEL0_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL1_BUS_BUSY_CYCLES_count,             0
CHANNEL1_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL1_BUS_BUSY_CYCLES_total_count,             0
CHANNEL1_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL2_BUS_BUSY_CYCLES_count,             0
CHANNEL2_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL2_BUS_BUSY_CYCLES_total_count,             0
CHANNEL2_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL3_BUS_BUSY_CYCLES_count,             0
CHANNEL3_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL3_BUS_BUSY_CYCLES_total_count,             0
CHANNEL3_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL4_BUS_BUSY_CYCLES_count,             0
CHANNEL4_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL4_BUS_BUSY_CYCLES_total_count,             0
CHANNEL4_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL5_BUS_BUSY_CYCLES_count,             0
CHANNEL5_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL5_BUS_BUSY_CYCLES_total_count,             0
CHANNEL5_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL6_BUS_BUSY_CYCLES_count,             0
CHANNEL6_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL6_BUS_BUSY_CYCLES_total_count,             0
CHANNEL6_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL7_BUS_BUSY_CYCLES_count,             0
CHANNEL7_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_stddev,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_stddev,         -nan

CHANNEL_IDLE_DESPITE_READY_CMD_count,             0
CHANNEL_IDLE_DESPITE_READY_CMD_total_count,             0

MEM_NUM_TOTAL_BUS_CYCLES_count,             0
MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_stddev,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_stddev,         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

BUS_DEMAND_ACCESS_count,         25297
BUS_DEMAND_ACCESS_total_count,         25297

BUS_PREF_ACCESS_count,       1306361
BUS_PREF_ACCESS_total_count,       1306361

BUS_ACCESS_count,             0
BUS_ACCESS_total_count,             0

L1_DEMAND_ACCESS_count,       4238109
L1_DEMAND_ACCESS_total_count,       4238109

L1_PREF_ACCESS_count,       2859818
L1_PREF_ACCESS_total_count,       2859818

L1_ACCESS_count,       4820709
L1_ACCESS_total_count,       4820709

MLC_DEMAND_ACCESS_count,       2202604
MLC_DEMAND_ACCESS_total_count,       2202604

MLC_PREF_ACCESS_count,          8739
MLC_PREF_ACCESS_total_count,          8739

MLC_ACCESS_count,       2211343
MLC_ACCESS_total_count,       2211343

L1_HIT_count,       1103950
L1_HIT_pct,       98.330
L1_HIT_total_count,       1103950
L1_HIT_total_pct,       98.330

L1_MISS_count,         18746
L1_MISS_pct,        1.670
L1_MISS_total_count,         18746
L1_MISS_total_pct,        1.670
L1_MISS_sum_count,       1122696
L1_MISS_sum_pct,      100.000
L1_MISS_sum_total_count,       1122696
L1_MISS_sum_total_pct,      100.000
L1_MISS_mean,         0.02
L1_MISS_stddev,         0.13
L1_MISS_total_mean,         0.02
L1_MISS_total_stddev,         0.13

L1_HIT_ALL_count,       2074807
L1_HIT_ALL_pct,       60.908
L1_HIT_ALL_total_count,       2074807
L1_HIT_ALL_total_pct,       60.908

L1_MISS_ALL_count,       1331658
L1_MISS_ALL_pct,       39.092
L1_MISS_ALL_total_count,       1331658
L1_MISS_ALL_total_pct,       39.092
L1_MISS_ALL_sum_count,       3406465
L1_MISS_ALL_sum_pct,      100.000
L1_MISS_ALL_sum_total_count,       3406465
L1_MISS_ALL_sum_total_pct,      100.000
L1_MISS_ALL_mean,         0.39
L1_MISS_ALL_stddev,         0.45
L1_MISS_ALL_total_mean,         0.39
L1_MISS_ALL_total_stddev,         0.45

L1_DEMAND_MISS_count,         18211
L1_DEMAND_MISS_pct,        1.368
L1_DEMAND_MISS_total_count,         18211
L1_DEMAND_MISS_total_pct,        1.368

L1_PREF_REQ_MISS_count,       1306361
L1_PREF_REQ_MISS_pct,       98.100
L1_PREF_REQ_MISS_total_count,       1306361
L1_PREF_REQ_MISS_total_pct,       98.100

L1_WB_MISS_count,          7086
L1_WB_MISS_pct,        0.532
L1_WB_MISS_total_count,          7086
L1_WB_MISS_total_pct,        0.532
L1_WB_MISS_sum_count,       1331658
L1_WB_MISS_sum_pct,      100.000
L1_WB_MISS_sum_total_count,       1331658
L1_WB_MISS_sum_total_pct,      100.000
L1_WB_MISS_mean,         0.99
L1_WB_MISS_stddev,         0.10
L1_WB_MISS_total_mean,         0.99
L1_WB_MISS_total_stddev,         0.10

L1_DEMAND_HIT_count,       1103948
L1_DEMAND_HIT_pct,       53.207
L1_DEMAND_HIT_total_count,       1103948
L1_DEMAND_HIT_total_pct,       53.207

L1_PREF_REQ_HIT_count,          3536
L1_PREF_REQ_HIT_pct,        0.170
L1_PREF_REQ_HIT_total_count,          3536
L1_PREF_REQ_HIT_total_pct,        0.170

L1_WB_HIT_count,        967323
L1_WB_HIT_pct,       46.622
L1_WB_HIT_total_count,        967323
L1_WB_HIT_total_pct,       46.622
L1_WB_HIT_sum_count,       2074807
L1_WB_HIT_sum_pct,      100.000
L1_WB_HIT_sum_total_count,       2074807
L1_WB_HIT_sum_total_pct,      100.000
L1_WB_HIT_mean,         0.93
L1_WB_HIT_stddev,         0.97
L1_WB_HIT_total_mean,         0.93
L1_WB_HIT_total_stddev,         0.97

L1_MISS_ONPATH_count,         17924
L1_MISS_ONPATH_pct,       95.615
L1_MISS_ONPATH_total_count,         17924
L1_MISS_ONPATH_total_pct,       95.615

L1_MISS_OFFPATH_count,           822
L1_MISS_OFFPATH_pct,        4.385
L1_MISS_OFFPATH_total_count,           822
L1_MISS_OFFPATH_total_pct,        4.385
L1_MISS_OFFPATH_sum_count,         18746
L1_MISS_OFFPATH_sum_pct,      100.000
L1_MISS_OFFPATH_sum_total_count,         18746
L1_MISS_OFFPATH_sum_total_pct,      100.000
L1_MISS_OFFPATH_mean,         0.04
L1_MISS_OFFPATH_stddev,         0.20
L1_MISS_OFFPATH_total_mean,         0.04
L1_MISS_OFFPATH_total_stddev,         0.20

L1_MISS_ALL_ONPATH_count,       1328326
L1_MISS_ALL_ONPATH_pct,       99.750
L1_MISS_ALL_ONPATH_total_count,       1328326
L1_MISS_ALL_ONPATH_total_pct,       99.750

L1_MISS_ALL_OFFPATH_count,          3332
L1_MISS_ALL_OFFPATH_pct,        0.250
L1_MISS_ALL_OFFPATH_total_count,          3332
L1_MISS_ALL_OFFPATH_total_pct,        0.250
L1_MISS_ALL_OFFPATH_sum_count,       1331658
L1_MISS_ALL_OFFPATH_sum_pct,      100.000
L1_MISS_ALL_OFFPATH_sum_total_count,       1331658
L1_MISS_ALL_OFFPATH_sum_total_pct,      100.000
L1_MISS_ALL_OFFPATH_mean,         0.00
L1_MISS_ALL_OFFPATH_stddev,         0.05
L1_MISS_ALL_OFFPATH_total_mean,         0.00
L1_MISS_ALL_OFFPATH_total_stddev,         0.05

L1_HIT_ONPATH_count,       1103899
L1_HIT_ONPATH_pct,       99.995
L1_HIT_ONPATH_total_count,       1103899
L1_HIT_ONPATH_total_pct,       99.995

L1_HIT_OFFPATH_count,            51
L1_HIT_OFFPATH_pct,        0.005
L1_HIT_OFFPATH_total_count,            51
L1_HIT_OFFPATH_total_pct,        0.005
L1_HIT_OFFPATH_sum_count,       1103950
L1_HIT_OFFPATH_sum_pct,      100.000
L1_HIT_OFFPATH_sum_total_count,       1103950
L1_HIT_OFFPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_mean,         0.00
L1_HIT_OFFPATH_stddev,         0.01
L1_HIT_OFFPATH_total_mean,         0.00
L1_HIT_OFFPATH_total_stddev,         0.01

L1_HIT_ALL_ONPATH_count,       2074754
L1_HIT_ALL_ONPATH_pct,       99.997
L1_HIT_ALL_ONPATH_total_count,       2074754
L1_HIT_ALL_ONPATH_total_pct,       99.997

L1_HIT_ALL_OFFPATH_count,            53
L1_HIT_ALL_OFFPATH_pct,        0.003
L1_HIT_ALL_OFFPATH_total_count,            53
L1_HIT_ALL_OFFPATH_total_pct,        0.003
L1_HIT_ALL_OFFPATH_sum_count,       2074807
L1_HIT_ALL_OFFPATH_sum_pct,      100.000
L1_HIT_ALL_OFFPATH_sum_total_count,       2074807
L1_HIT_ALL_OFFPATH_sum_total_pct,      100.000
L1_HIT_ALL_OFFPATH_mean,         0.00
L1_HIT_ALL_OFFPATH_stddev,         0.01
L1_HIT_ALL_OFFPATH_total_mean,         0.00
L1_HIT_ALL_OFFPATH_total_stddev,         0.01

L1_HIT_ONPATH_SAT_BY_OFFPATH_count,            91
L1_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.004
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_count,            91
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.004

L1_HIT_ONPATH_SAT_BY_ONPATH_count,       2074663
L1_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.996
L1_HIT_ONPATH_SAT_BY_ONPATH_total_count,       2074663
L1_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.996
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_count,       2074754
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,       2074754
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

L1_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        0.000
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        0.000

L1_HIT_OFFPATH_SAT_BY_ONPATH_count,            53
L1_HIT_OFFPATH_SAT_BY_ONPATH_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_count,            53
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,            53
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,            53
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_mean,         1.00
L1_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         1.01
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         1.01

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_count,             1
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_pct,       33.333
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_count,             1
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_pct,       33.333

L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_count,             2
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_pct,       66.667
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_count,             2
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_pct,       66.667
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_count,             3
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_count,             3
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_mean,         0.67
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_stddev,         0.75
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_mean,         0.67
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_stddev,         0.75

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_count,             2
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_pct,        0.000
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_count,             2
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_pct,        0.000

L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_count,       1103894
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_count,       1103894
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_count,       1103896
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_count,       1103896
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_stddev,         1.00

L1_FILL_OFFPATH_IFETCH_count,           191
L1_FILL_OFFPATH_IFETCH_total_count,           191

L1_FILL_OFFPATH_DATA_count,           546
L1_FILL_OFFPATH_DATA_total_count,           546

L1_FILL_OFFPATH_count,          3032
L1_FILL_OFFPATH_total_count,          3032

L1_USE_OFFPATH_IFETCH_count,          1414
L1_USE_OFFPATH_IFETCH_pct,        7.403
L1_USE_OFFPATH_IFETCH_total_count,          1414
L1_USE_OFFPATH_IFETCH_total_pct,        7.403

L1_USE_OFFPATH_DATA_count,           226
L1_USE_OFFPATH_DATA_pct,        0.414
L1_USE_OFFPATH_DATA_total_count,           226
L1_USE_OFFPATH_DATA_total_pct,        0.414

L1_USE_OFFPATH_count,          1728
L1_USE_OFFPATH_pct,        0.570
L1_USE_OFFPATH_total_count,          1728
L1_USE_OFFPATH_total_pct,        0.570

JUST_L1_USE_OFFPATH_count,           238
JUST_L1_USE_OFFPATH_pct,        0.078
JUST_L1_USE_OFFPATH_total_count,           238
JUST_L1_USE_OFFPATH_total_pct,        0.078

L1_FILL_ONPATH_IFETCH_count,          1503
L1_FILL_ONPATH_IFETCH_total_count,          1503

L1_FILL_ONPATH_DATA_count,        190210
L1_FILL_ONPATH_DATA_total_count,        190210

L1_FILL_ONPATH_count,        196504
L1_FILL_ONPATH_total_count,        196504

L1_USE_ONPATH_IFETCH_count,             2
L1_USE_ONPATH_IFETCH_pct,        0.001
L1_USE_ONPATH_IFETCH_total_count,             2
L1_USE_ONPATH_IFETCH_total_pct,        0.001

L1_USE_ONPATH_DATA_count,       1103894
L1_USE_ONPATH_DATA_pct,        5.804
L1_USE_ONPATH_DATA_total_count,       1103894
L1_USE_ONPATH_DATA_total_pct,        5.804

L1_USE_ONPATH_count,       2074663
L1_USE_ONPATH_pct,       10.558
L1_USE_ONPATH_total_count,       2074663
L1_USE_ONPATH_total_pct,       10.558

L1_CYCLE_count,      76197462
L1_CYCLE_total_count,      76197462

L1_LINES_count, 2475718750297
L1_LINES_pct,    32490.830
L1_LINES_total_count, 2475718750297
L1_LINES_total_pct,    32490.830

MLC_HIT_count,         58290
MLC_HIT_pct,        4.941
MLC_HIT_total_count,         58290
MLC_HIT_total_pct,        4.941

MLC_MISS_count,       1121466
MLC_MISS_pct,       95.059
MLC_MISS_total_count,       1121466
MLC_MISS_total_pct,       95.059
MLC_MISS_sum_count,       1179756
MLC_MISS_sum_pct,      100.000
MLC_MISS_sum_total_count,       1179756
MLC_MISS_sum_total_pct,      100.000
MLC_MISS_mean,         0.95
MLC_MISS_stddev,         0.93
MLC_MISS_total_mean,         0.95
MLC_MISS_total_stddev,         0.93

MLC_HIT_ALL_count,       1081532
MLC_HIT_ALL_pct,       48.919
MLC_HIT_ALL_total_count,       1081532
MLC_HIT_ALL_total_pct,       48.919

MLC_MISS_ALL_count,       1129352
MLC_MISS_ALL_pct,       51.081
MLC_MISS_ALL_total_count,       1129352
MLC_MISS_ALL_total_pct,       51.081
MLC_MISS_ALL_sum_count,       2210884
MLC_MISS_ALL_sum_pct,      100.000
MLC_MISS_ALL_sum_total_count,       2210884
MLC_MISS_ALL_sum_total_pct,      100.000
MLC_MISS_ALL_mean,         0.51
MLC_MISS_ALL_stddev,         0.51
MLC_MISS_ALL_total_mean,         0.51
MLC_MISS_ALL_total_stddev,         0.51

MLC_DEMAND_MISS_count,       1121466
MLC_DEMAND_MISS_pct,       99.302
MLC_DEMAND_MISS_total_count,       1121466
MLC_DEMAND_MISS_total_pct,       99.302

MLC_PREF_REQ_MISS_count,             0
MLC_PREF_REQ_MISS_pct,        0.000
MLC_PREF_REQ_MISS_total_count,             0
MLC_PREF_REQ_MISS_total_pct,        0.000

MLC_WB_MISS_count,          7886
MLC_WB_MISS_pct,        0.698
MLC_WB_MISS_total_count,          7886
MLC_WB_MISS_total_pct,        0.698
MLC_WB_MISS_sum_count,       1129352
MLC_WB_MISS_sum_pct,      100.000
MLC_WB_MISS_sum_total_count,       1129352
MLC_WB_MISS_sum_total_pct,      100.000
MLC_WB_MISS_mean,         0.01
MLC_WB_MISS_stddev,         0.17
MLC_WB_MISS_total_mean,         0.01
MLC_WB_MISS_total_stddev,         0.17

MLC_DEMAND_HIT_count,         58290
MLC_DEMAND_HIT_pct,        5.390
MLC_DEMAND_HIT_total_count,         58290
MLC_DEMAND_HIT_total_pct,        5.390

MLC_PREF_REQ_HIT_count,             0
MLC_PREF_REQ_HIT_pct,        0.000
MLC_PREF_REQ_HIT_total_count,             0
MLC_PREF_REQ_HIT_total_pct,        0.000

MLC_WB_HIT_count,       1023242
MLC_WB_HIT_pct,       94.610
MLC_WB_HIT_total_count,       1023242
MLC_WB_HIT_total_pct,       94.610
MLC_WB_HIT_sum_count,       1081532
MLC_WB_HIT_sum_pct,      100.000
MLC_WB_HIT_sum_total_count,       1081532
MLC_WB_HIT_sum_total_pct,      100.000
MLC_WB_HIT_mean,         1.89
MLC_WB_HIT_stddev,         1.84
MLC_WB_HIT_total_mean,         1.89
MLC_WB_HIT_total_stddev,         1.84

MLC_MISS_ONPATH_count,       1120638
MLC_MISS_ONPATH_pct,       99.926
MLC_MISS_ONPATH_total_count,       1120638
MLC_MISS_ONPATH_total_pct,       99.926

MLC_MISS_OFFPATH_count,           828
MLC_MISS_OFFPATH_pct,        0.074
MLC_MISS_OFFPATH_total_count,           828
MLC_MISS_OFFPATH_total_pct,        0.074
MLC_MISS_OFFPATH_sum_count,       1121466
MLC_MISS_OFFPATH_sum_pct,      100.000
MLC_MISS_OFFPATH_sum_total_count,       1121466
MLC_MISS_OFFPATH_sum_total_pct,      100.000
MLC_MISS_OFFPATH_mean,         0.00
MLC_MISS_OFFPATH_stddev,         0.03
MLC_MISS_OFFPATH_total_mean,         0.00
MLC_MISS_OFFPATH_total_stddev,         0.03

MLC_MISS_ALL_ONPATH_count,       1125887
MLC_MISS_ALL_ONPATH_pct,       99.693
MLC_MISS_ALL_ONPATH_total_count,       1125887
MLC_MISS_ALL_ONPATH_total_pct,       99.693

MLC_MISS_ALL_OFFPATH_count,          3465
MLC_MISS_ALL_OFFPATH_pct,        0.307
MLC_MISS_ALL_OFFPATH_total_count,          3465
MLC_MISS_ALL_OFFPATH_total_pct,        0.307
MLC_MISS_ALL_OFFPATH_sum_count,       1129352
MLC_MISS_ALL_OFFPATH_sum_pct,      100.000
MLC_MISS_ALL_OFFPATH_sum_total_count,       1129352
MLC_MISS_ALL_OFFPATH_sum_total_pct,      100.000
MLC_MISS_ALL_OFFPATH_mean,         0.00
MLC_MISS_ALL_OFFPATH_stddev,         0.06
MLC_MISS_ALL_OFFPATH_total_mean,         0.00
MLC_MISS_ALL_OFFPATH_total_stddev,         0.06

MLC_HIT_ONPATH_count,         58109
MLC_HIT_ONPATH_pct,       99.689
MLC_HIT_ONPATH_total_count,         58109
MLC_HIT_ONPATH_total_pct,       99.689

MLC_HIT_OFFPATH_count,           181
MLC_HIT_OFFPATH_pct,        0.311
MLC_HIT_OFFPATH_total_count,           181
MLC_HIT_OFFPATH_total_pct,        0.311
MLC_HIT_OFFPATH_sum_count,         58290
MLC_HIT_OFFPATH_sum_pct,      100.000
MLC_HIT_OFFPATH_sum_total_count,         58290
MLC_HIT_OFFPATH_sum_total_pct,      100.000
MLC_HIT_OFFPATH_mean,         0.00
MLC_HIT_OFFPATH_stddev,         0.06
MLC_HIT_OFFPATH_total_mean,         0.00
MLC_HIT_OFFPATH_total_stddev,         0.06

MLC_HIT_ALL_ONPATH_count,       1081096
MLC_HIT_ALL_ONPATH_pct,       99.960
MLC_HIT_ALL_ONPATH_total_count,       1081096
MLC_HIT_ALL_ONPATH_total_pct,       99.960

MLC_HIT_ALL_OFFPATH_count,           436
MLC_HIT_ALL_OFFPATH_pct,        0.040
MLC_HIT_ALL_OFFPATH_total_count,           436
MLC_HIT_ALL_OFFPATH_total_pct,        0.040
MLC_HIT_ALL_OFFPATH_sum_count,       1081532
MLC_HIT_ALL_OFFPATH_sum_pct,      100.000
MLC_HIT_ALL_OFFPATH_sum_total_count,       1081532
MLC_HIT_ALL_OFFPATH_sum_total_pct,      100.000
MLC_HIT_ALL_OFFPATH_mean,         0.00
MLC_HIT_ALL_OFFPATH_stddev,         0.02
MLC_HIT_ALL_OFFPATH_total_mean,         0.00
MLC_HIT_ALL_OFFPATH_total_stddev,         0.02

DCACHE_FILL_OFFPATH_count,           757
DCACHE_FILL_OFFPATH_total_count,           757

DCACHE_USE_OFFPATH_count,           337
DCACHE_USE_OFFPATH_pct,        0.445
DCACHE_USE_OFFPATH_total_count,           337
DCACHE_USE_OFFPATH_total_pct,        0.445

DCACHE_FILL_ONPATH_count,       1352343
DCACHE_FILL_ONPATH_total_count,       1352343

DCACHE_USE_ONPATH_count,      12194793
DCACHE_USE_ONPATH_pct,        9.018
DCACHE_USE_ONPATH_total_count,      12194793
DCACHE_USE_ONPATH_total_pct,        9.018

ICACHE_FILL_OFFPATH_count,          2748
ICACHE_FILL_OFFPATH_total_count,          2748

ICACHE_USE_OFFPATH_count,          1672
ICACHE_USE_OFFPATH_pct,        0.608
ICACHE_USE_OFFPATH_total_count,          1672
ICACHE_USE_OFFPATH_total_pct,        0.608

ICACHE_FILL_ONPATH_count,          6453
ICACHE_FILL_ONPATH_total_count,          6453

ICACHE_USE_ONPATH_count,      64555383
ICACHE_USE_ONPATH_pct,    10003.934
ICACHE_USE_ONPATH_total_count,      64555383
ICACHE_USE_ONPATH_total_pct,    10003.934

REQBUF_CREATE_ONPATH_count,       5425598
REQBUF_CREATE_ONPATH_total_count,       5425598

REQBUF_ONPATH_MATCH_OFFPATH_count,           222
REQBUF_ONPATH_MATCH_OFFPATH_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_total_count,           222
REQBUF_ONPATH_MATCH_OFFPATH_total_pct,        0.000

REQBUF_CREATE_ONPATH_DATA_count,       1177784
REQBUF_CREATE_ONPATH_DATA_total_count,       1177784

REQBUF_ONPATH_MATCH_OFFPATH_DATA_count,           131
REQBUF_ONPATH_MATCH_OFFPATH_DATA_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_count,           131
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_pct,        0.000

REQBUF_CREATE_ONPATH_IFETCH_count,           108
REQBUF_CREATE_ONPATH_IFETCH_total_count,           108

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_count,            91
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_pct,        0.843
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_count,            91
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_pct,        0.843

REQBUF_CREATE_OFFPATH_count,          4020
REQBUF_CREATE_OFFPATH_total_count,          4020

ONPATH_KICKED_OUT_OFFPATH_count,             0
ONPATH_KICKED_OUT_OFFPATH_total_count,             0

ONPATH_KICKED_OUT_PREFETCH_count,             0
ONPATH_KICKED_OUT_PREFETCH_total_count,             0

DIST_ICACHE_FILL_OFFPATH_USED_count,          1672
DIST_ICACHE_FILL_OFFPATH_USED_pct,       20.578
DIST_ICACHE_FILL_OFFPATH_USED_total_count,          1672
DIST_ICACHE_FILL_OFFPATH_USED_total_pct,       20.578

DIST_ICACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_ICACHE_FILL_ONPATH_PARTIAL_count,            91
DIST_ICACHE_FILL_ONPATH_PARTIAL_pct,        1.120
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_count,            91
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_pct,        1.120

DIST_ICACHE_FILL_ONPATH_count,          6362
DIST_ICACHE_FILL_ONPATH_pct,       78.302
DIST_ICACHE_FILL_ONPATH_total_count,          6362
DIST_ICACHE_FILL_ONPATH_total_pct,       78.302
DIST_ICACHE_FILL_ONPATH_sum_count,          8125
DIST_ICACHE_FILL_ONPATH_sum_pct,      100.000
DIST_ICACHE_FILL_ONPATH_sum_total_count,          8125
DIST_ICACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_ICACHE_FILL_ONPATH_mean,         2.37
DIST_ICACHE_FILL_ONPATH_stddev,         2.17
DIST_ICACHE_FILL_ONPATH_total_mean,         2.37
DIST_ICACHE_FILL_ONPATH_total_stddev,         2.17

DIST_DCACHE_FILL_OFFPATH_USED_count,           337
DIST_DCACHE_FILL_OFFPATH_USED_pct,        0.025
DIST_DCACHE_FILL_OFFPATH_USED_total_count,           337
DIST_DCACHE_FILL_OFFPATH_USED_total_pct,        0.025

DIST_DCACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_DCACHE_FILL_ONPATH_PARTIAL_count,           131
DIST_DCACHE_FILL_ONPATH_PARTIAL_pct,        0.010
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_count,           131
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_pct,        0.010

DIST_DCACHE_FILL_ONPATH_count,       1352212
DIST_DCACHE_FILL_ONPATH_pct,       99.965
DIST_DCACHE_FILL_ONPATH_total_count,       1352212
DIST_DCACHE_FILL_ONPATH_total_pct,       99.965
DIST_DCACHE_FILL_ONPATH_sum_count,       1352680
DIST_DCACHE_FILL_ONPATH_sum_pct,      100.000
DIST_DCACHE_FILL_ONPATH_sum_total_count,       1352680
DIST_DCACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_DCACHE_FILL_ONPATH_mean,         3.00
DIST_DCACHE_FILL_ONPATH_stddev,         3.00
DIST_DCACHE_FILL_ONPATH_total_mean,         3.00
DIST_DCACHE_FILL_ONPATH_total_stddev,         3.00

DIST_L1_FILL_OFFPATH_USED_count,          1728
DIST_L1_FILL_OFFPATH_USED_pct,        0.872
DIST_L1_FILL_OFFPATH_USED_total_count,          1728
DIST_L1_FILL_OFFPATH_USED_total_pct,        0.872

DIST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_L1_FILL_ONPATH_PARTIAL_count,           181
DIST_L1_FILL_ONPATH_PARTIAL_pct,        0.091
DIST_L1_FILL_ONPATH_PARTIAL_total_count,           181
DIST_L1_FILL_ONPATH_PARTIAL_total_pct,        0.091

DIST_L1_FILL_ONPATH_count,        196323
DIST_L1_FILL_ONPATH_pct,       99.037
DIST_L1_FILL_ONPATH_total_count,        196323
DIST_L1_FILL_ONPATH_total_pct,       99.037
DIST_L1_FILL_ONPATH_sum_count,        198232
DIST_L1_FILL_ONPATH_sum_pct,      100.000
DIST_L1_FILL_ONPATH_sum_total_count,        198232
DIST_L1_FILL_ONPATH_sum_total_pct,      100.000
DIST_L1_FILL_ONPATH_mean,         2.97
DIST_L1_FILL_ONPATH_stddev,         2.96
DIST_L1_FILL_ONPATH_total_mean,         2.97
DIST_L1_FILL_ONPATH_total_stddev,         2.96

DIST_JUST_L1_FILL_OFFPATH_USED_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_JUST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_count,             0
DIST_JUST_L1_FILL_ONPATH_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_total_count,             0
DIST_JUST_L1_FILL_ONPATH_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_total_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_stddev,         -nan
DIST_JUST_L1_FILL_ONPATH_total_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_REQBUF_OFFPATH_USED_count,          2322
DIST_REQBUF_OFFPATH_USED_pct,        0.093
DIST_REQBUF_OFFPATH_USED_total_count,          2322
DIST_REQBUF_OFFPATH_USED_total_pct,        0.093

DIST_REQBUF_OFFPATH_NOTUSED_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST_REQBUF_ONPATH_count,       2493750
DIST_REQBUF_ONPATH_pct,       99.907
DIST_REQBUF_ONPATH_total_count,       2493750
DIST_REQBUF_ONPATH_total_pct,       99.907
DIST_REQBUF_ONPATH_sum_count,       2496072
DIST_REQBUF_ONPATH_sum_pct,      100.000
DIST_REQBUF_ONPATH_sum_total_count,       2496072
DIST_REQBUF_ONPATH_sum_total_pct,      100.000
DIST_REQBUF_ONPATH_mean,         2.00
DIST_REQBUF_ONPATH_stddev,         2.00
DIST_REQBUF_ONPATH_total_mean,         2.00
DIST_REQBUF_ONPATH_total_stddev,         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL_count,           222
DIST2_REQBUF_OFFPATH_USED_PARTIAL_pct,        0.009
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_count,           222
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_pct,        0.009

DIST2_REQBUF_OFFPATH_USED_FULL_count,          2100
DIST2_REQBUF_OFFPATH_USED_FULL_pct,        0.084
DIST2_REQBUF_OFFPATH_USED_FULL_total_count,          2100
DIST2_REQBUF_OFFPATH_USED_FULL_total_pct,        0.084

DIST2_REQBUF_OFFPATH_NOTUSED_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST2_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST2_REQBUF_ONPATH_count,       2493750
DIST2_REQBUF_ONPATH_pct,       99.907
DIST2_REQBUF_ONPATH_total_count,       2493750
DIST2_REQBUF_ONPATH_total_pct,       99.907
DIST2_REQBUF_ONPATH_sum_count,       2496072
DIST2_REQBUF_ONPATH_sum_pct,      100.000
DIST2_REQBUF_ONPATH_sum_total_count,       2496072
DIST2_REQBUF_ONPATH_sum_total_pct,      100.000
DIST2_REQBUF_ONPATH_mean,         3.00
DIST2_REQBUF_ONPATH_stddev,         3.00
DIST2_REQBUF_ONPATH_total_mean,         3.00
DIST2_REQBUF_ONPATH_total_stddev,         3.00

DIST_ICACHE_FILL_count,          9201
DIST_ICACHE_FILL_total_count,          9201

DIST_DCACHE_FILL_count,       1353100
DIST_DCACHE_FILL_total_count,       1353100

DIST_L1_FILL_count,        199536
DIST_L1_FILL_total_count,        199536

DIST_USED_OFFPATH_ICACHE_count,             0
DIST_USED_OFFPATH_ICACHE_pct,         -nan
DIST_USED_OFFPATH_ICACHE_total_count,             0
DIST_USED_OFFPATH_ICACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_ICACHE_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_stddev,         -nan

DIST_USED_OFFPATH_DCACHE_count,             0
DIST_USED_OFFPATH_DCACHE_pct,         -nan
DIST_USED_OFFPATH_DCACHE_total_count,             0
DIST_USED_OFFPATH_DCACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_DCACHE_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_stddev,         -nan

DIST_USED_OFFPATH_L1_count,             0
DIST_USED_OFFPATH_L1_pct,         -nan
DIST_USED_OFFPATH_L1_total_count,             0
DIST_USED_OFFPATH_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_L1_count,             0
DIST_NOTUSED_OFFPATH_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_total_count,             0
DIST_NOTUSED_OFFPATH_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_total_stddev,         -nan

DIST_USED_OFFPATH_JUST_L1_count,             0
DIST_USED_OFFPATH_JUST_L1_pct,         -nan
DIST_USED_OFFPATH_JUST_L1_total_count,             0
DIST_USED_OFFPATH_JUST_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_JUST_L1_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_stddev,         -nan

DIST_OFFPATH_ICACHE_FULL_count,             0
DIST_OFFPATH_ICACHE_FULL_pct,         -nan
DIST_OFFPATH_ICACHE_FULL_total_count,             0
DIST_OFFPATH_ICACHE_FULL_total_pct,         -nan

DIST_OFFPATH_ICACHE_PARTIAL_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_ICACHE_PARTIAL_total_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_ICACHE_NOTUSED_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_DCACHE_FULL_count,             0
DIST_OFFPATH_DCACHE_FULL_pct,         -nan
DIST_OFFPATH_DCACHE_FULL_total_count,             0
DIST_OFFPATH_DCACHE_FULL_total_pct,         -nan

DIST_OFFPATH_DCACHE_PARTIAL_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_DCACHE_PARTIAL_total_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_DCACHE_NOTUSED_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_L1_FULL_count,             0
DIST_OFFPATH_L1_FULL_pct,         -nan
DIST_OFFPATH_L1_FULL_total_count,             0
DIST_OFFPATH_L1_FULL_total_pct,         -nan

DIST_OFFPATH_L1_PARTIAL_count,             0
DIST_OFFPATH_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_L1_PARTIAL_total_count,             0
DIST_OFFPATH_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_L1_NOTUSED_count,             0
DIST_OFFPATH_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_total_count,             0
DIST_OFFPATH_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_JUST_L1_FULL_count,             0
DIST_OFFPATH_JUST_L1_FULL_pct,         -nan
DIST_OFFPATH_JUST_L1_FULL_total_count,             0
DIST_OFFPATH_JUST_L1_FULL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_PARTIAL_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_JUST_L1_PARTIAL_total_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_NOTUSED_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_stddev,         -nan

MLC_MISS_ONPATH_IFETCH_count,           846
MLC_MISS_ONPATH_IFETCH_pct,        0.075
MLC_MISS_ONPATH_IFETCH_total_count,           846
MLC_MISS_ONPATH_IFETCH_total_pct,        0.075

MLC_MISS_ONPATH_DFETCH_count,        190156
MLC_MISS_ONPATH_DFETCH_pct,       16.889
MLC_MISS_ONPATH_DFETCH_total_count,        190156
MLC_MISS_ONPATH_DFETCH_total_pct,       16.889

MLC_MISS_ONPATH_DSTORE_count,        929636
MLC_MISS_ONPATH_DSTORE_pct,       82.569
MLC_MISS_ONPATH_DSTORE_total_count,        929636
MLC_MISS_ONPATH_DSTORE_total_pct,       82.569

MLC_MISS_ONPATH_IPRF_count,             0
MLC_MISS_ONPATH_IPRF_pct,        0.000
MLC_MISS_ONPATH_IPRF_total_count,             0
MLC_MISS_ONPATH_IPRF_total_pct,        0.000

MLC_MISS_ONPATH_DPRF_count,             0
MLC_MISS_ONPATH_DPRF_pct,        0.000
MLC_MISS_ONPATH_DPRF_total_count,             0
MLC_MISS_ONPATH_DPRF_total_pct,        0.000

MLC_MISS_ONPATH_WB_count,          4278
MLC_MISS_ONPATH_WB_pct,        0.380
MLC_MISS_ONPATH_WB_total_count,          4278
MLC_MISS_ONPATH_WB_total_pct,        0.380

MLC_MISS_ONPATH_WB_NODIRTY_count,           971
MLC_MISS_ONPATH_WB_NODIRTY_pct,        0.086
MLC_MISS_ONPATH_WB_NODIRTY_total_count,           971
MLC_MISS_ONPATH_WB_NODIRTY_total_pct,        0.086
MLC_MISS_ONPATH_WB_NODIRTY_sum_count,       1125887
MLC_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_count,       1125887
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_mean,         1.84
MLC_MISS_ONPATH_WB_NODIRTY_stddev,         0.44
MLC_MISS_ONPATH_WB_NODIRTY_total_mean,         1.84
MLC_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.44

MLC_MISS_OFFPATH_IFETCH_count,           158
MLC_MISS_OFFPATH_IFETCH_pct,        4.560
MLC_MISS_OFFPATH_IFETCH_total_count,           158
MLC_MISS_OFFPATH_IFETCH_total_pct,        4.560

MLC_MISS_OFFPATH_DFETCH_count,           536
MLC_MISS_OFFPATH_DFETCH_pct,       15.469
MLC_MISS_OFFPATH_DFETCH_total_count,           536
MLC_MISS_OFFPATH_DFETCH_total_pct,       15.469

MLC_MISS_OFFPATH_DSTORE_count,           134
MLC_MISS_OFFPATH_DSTORE_pct,        3.867
MLC_MISS_OFFPATH_DSTORE_total_count,           134
MLC_MISS_OFFPATH_DSTORE_total_pct,        3.867

MLC_MISS_OFFPATH_IPRF_count,             0
MLC_MISS_OFFPATH_IPRF_pct,        0.000
MLC_MISS_OFFPATH_IPRF_total_count,             0
MLC_MISS_OFFPATH_IPRF_total_pct,        0.000

MLC_MISS_OFFPATH_DPRF_count,             0
MLC_MISS_OFFPATH_DPRF_pct,        0.000
MLC_MISS_OFFPATH_DPRF_total_count,             0
MLC_MISS_OFFPATH_DPRF_total_pct,        0.000

MLC_MISS_OFFPATH_WB_count,          1970
MLC_MISS_OFFPATH_WB_pct,       56.854
MLC_MISS_OFFPATH_WB_total_count,          1970
MLC_MISS_OFFPATH_WB_total_pct,       56.854

MLC_MISS_OFFPATH_WB_NODIRTY_count,           667
MLC_MISS_OFFPATH_WB_NODIRTY_pct,       19.250
MLC_MISS_OFFPATH_WB_NODIRTY_total_count,           667
MLC_MISS_OFFPATH_WB_NODIRTY_total_pct,       19.250
MLC_MISS_OFFPATH_WB_NODIRTY_sum_count,          3465
MLC_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          3465
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_mean,         4.23
MLC_MISS_OFFPATH_WB_NODIRTY_stddev,         2.49
MLC_MISS_OFFPATH_WB_NODIRTY_total_mean,         4.23
MLC_MISS_OFFPATH_WB_NODIRTY_total_stddev,         2.49

MLC_HIT_ONPATH_IFETCH_count,            61
MLC_HIT_ONPATH_IFETCH_pct,        0.006
MLC_HIT_ONPATH_IFETCH_total_count,            61
MLC_HIT_ONPATH_IFETCH_total_pct,        0.006

MLC_HIT_ONPATH_DFETCH_count,          8608
MLC_HIT_ONPATH_DFETCH_pct,        0.796
MLC_HIT_ONPATH_DFETCH_total_count,          8608
MLC_HIT_ONPATH_DFETCH_total_pct,        0.796

MLC_HIT_ONPATH_DSTORE_count,         49440
MLC_HIT_ONPATH_DSTORE_pct,        4.573
MLC_HIT_ONPATH_DSTORE_total_count,         49440
MLC_HIT_ONPATH_DSTORE_total_pct,        4.573

MLC_HIT_ONPATH_IPRF_count,             0
MLC_HIT_ONPATH_IPRF_pct,        0.000
MLC_HIT_ONPATH_IPRF_total_count,             0
MLC_HIT_ONPATH_IPRF_total_pct,        0.000

MLC_HIT_ONPATH_DPRF_count,             0
MLC_HIT_ONPATH_DPRF_pct,        0.000
MLC_HIT_ONPATH_DPRF_total_count,             0
MLC_HIT_ONPATH_DPRF_total_pct,        0.000

MLC_HIT_ONPATH_WB_count,            69
MLC_HIT_ONPATH_WB_pct,        0.006
MLC_HIT_ONPATH_WB_total_count,            69
MLC_HIT_ONPATH_WB_total_pct,        0.006

MLC_HIT_ONPATH_WB_NODIRTY_count,       1022918
MLC_HIT_ONPATH_WB_NODIRTY_pct,       94.619
MLC_HIT_ONPATH_WB_NODIRTY_total_count,       1022918
MLC_HIT_ONPATH_WB_NODIRTY_total_pct,       94.619
MLC_HIT_ONPATH_WB_NODIRTY_sum_count,       1081096
MLC_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_count,       1081096
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_mean,         5.78
MLC_HIT_ONPATH_WB_NODIRTY_stddev,         5.70
MLC_HIT_ONPATH_WB_NODIRTY_total_mean,         5.78
MLC_HIT_ONPATH_WB_NODIRTY_total_stddev,         5.70

MLC_HIT_OFFPATH_IFETCH_count,            20
MLC_HIT_OFFPATH_IFETCH_pct,        4.587
MLC_HIT_OFFPATH_IFETCH_total_count,            20
MLC_HIT_OFFPATH_IFETCH_total_pct,        4.587

MLC_HIT_OFFPATH_DFETCH_count,           141
MLC_HIT_OFFPATH_DFETCH_pct,       32.339
MLC_HIT_OFFPATH_DFETCH_total_count,           141
MLC_HIT_OFFPATH_DFETCH_total_pct,       32.339

MLC_HIT_OFFPATH_DSTORE_count,            20
MLC_HIT_OFFPATH_DSTORE_pct,        4.587
MLC_HIT_OFFPATH_DSTORE_total_count,            20
MLC_HIT_OFFPATH_DSTORE_total_pct,        4.587

MLC_HIT_OFFPATH_IPRF_count,             0
MLC_HIT_OFFPATH_IPRF_pct,        0.000
MLC_HIT_OFFPATH_IPRF_total_count,             0
MLC_HIT_OFFPATH_IPRF_total_pct,        0.000

MLC_HIT_OFFPATH_DPRF_count,             0
MLC_HIT_OFFPATH_DPRF_pct,        0.000
MLC_HIT_OFFPATH_DPRF_total_count,             0
MLC_HIT_OFFPATH_DPRF_total_pct,        0.000

MLC_HIT_OFFPATH_WB_count,           172
MLC_HIT_OFFPATH_WB_pct,       39.450
MLC_HIT_OFFPATH_WB_total_count,           172
MLC_HIT_OFFPATH_WB_total_pct,       39.450

MLC_HIT_OFFPATH_WB_NODIRTY_count,            83
MLC_HIT_OFFPATH_WB_NODIRTY_pct,       19.037
MLC_HIT_OFFPATH_WB_NODIRTY_total_count,            83
MLC_HIT_OFFPATH_WB_NODIRTY_total_pct,       19.037
MLC_HIT_OFFPATH_WB_NODIRTY_sum_count,           436
MLC_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_count,           436
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_mean,         3.53
MLC_HIT_OFFPATH_WB_NODIRTY_stddev,         2.56
MLC_HIT_OFFPATH_WB_NODIRTY_total_mean,         3.53
MLC_HIT_OFFPATH_WB_NODIRTY_total_stddev,         2.56

L1_MISS_ONPATH_IFETCH_count,          1474
L1_MISS_ONPATH_IFETCH_pct,        0.111
L1_MISS_ONPATH_IFETCH_total_count,          1474
L1_MISS_ONPATH_IFETCH_total_pct,        0.111

L1_MISS_ONPATH_DFETCH_count,         14627
L1_MISS_ONPATH_DFETCH_pct,        1.101
L1_MISS_ONPATH_DFETCH_total_count,         14627
L1_MISS_ONPATH_DFETCH_total_pct,        1.101

L1_MISS_ONPATH_DSTORE_count,          1823
L1_MISS_ONPATH_DSTORE_pct,        0.137
L1_MISS_ONPATH_DSTORE_total_count,          1823
L1_MISS_ONPATH_DSTORE_total_pct,        0.137

L1_MISS_ONPATH_IPRF_count,             0
L1_MISS_ONPATH_IPRF_pct,        0.000
L1_MISS_ONPATH_IPRF_total_count,             0
L1_MISS_ONPATH_IPRF_total_pct,        0.000

L1_MISS_ONPATH_DPRF_count,             0
L1_MISS_ONPATH_DPRF_pct,        0.000
L1_MISS_ONPATH_DPRF_total_count,             0
L1_MISS_ONPATH_DPRF_total_pct,        0.000

L1_MISS_ONPATH_WB_count,          3777
L1_MISS_ONPATH_WB_pct,        0.284
L1_MISS_ONPATH_WB_total_count,          3777
L1_MISS_ONPATH_WB_total_pct,        0.284

L1_MISS_ONPATH_WB_NODIRTY_count,       1306625
L1_MISS_ONPATH_WB_NODIRTY_pct,       98.366
L1_MISS_ONPATH_WB_NODIRTY_total_count,       1306625
L1_MISS_ONPATH_WB_NODIRTY_total_pct,       98.366
L1_MISS_ONPATH_WB_NODIRTY_sum_count,       1328326
L1_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_sum_total_count,       1328326
L1_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_mean,         5.93
L1_MISS_ONPATH_WB_NODIRTY_stddev,         5.91
L1_MISS_ONPATH_WB_NODIRTY_total_mean,         5.93
L1_MISS_ONPATH_WB_NODIRTY_total_stddev,         5.91

L1_MISS_OFFPATH_IFETCH_count,           220
L1_MISS_OFFPATH_IFETCH_pct,        6.603
L1_MISS_OFFPATH_IFETCH_total_count,           220
L1_MISS_OFFPATH_IFETCH_total_pct,        6.603

L1_MISS_OFFPATH_DFETCH_count,           479
L1_MISS_OFFPATH_DFETCH_pct,       14.376
L1_MISS_OFFPATH_DFETCH_total_count,           479
L1_MISS_OFFPATH_DFETCH_total_pct,       14.376

L1_MISS_OFFPATH_DSTORE_count,           123
L1_MISS_OFFPATH_DSTORE_pct,        3.691
L1_MISS_OFFPATH_DSTORE_total_count,           123
L1_MISS_OFFPATH_DSTORE_total_pct,        3.691

L1_MISS_OFFPATH_IPRF_count,             0
L1_MISS_OFFPATH_IPRF_pct,        0.000
L1_MISS_OFFPATH_IPRF_total_count,             0
L1_MISS_OFFPATH_IPRF_total_pct,        0.000

L1_MISS_OFFPATH_DPRF_count,             0
L1_MISS_OFFPATH_DPRF_pct,        0.000
L1_MISS_OFFPATH_DPRF_total_count,             0
L1_MISS_OFFPATH_DPRF_total_pct,        0.000

L1_MISS_OFFPATH_WB_count,          1865
L1_MISS_OFFPATH_WB_pct,       55.972
L1_MISS_OFFPATH_WB_total_count,          1865
L1_MISS_OFFPATH_WB_total_pct,       55.972

L1_MISS_OFFPATH_WB_NODIRTY_count,           645
L1_MISS_OFFPATH_WB_NODIRTY_pct,       19.358
L1_MISS_OFFPATH_WB_NODIRTY_total_count,           645
L1_MISS_OFFPATH_WB_NODIRTY_total_pct,       19.358
L1_MISS_OFFPATH_WB_NODIRTY_sum_count,          3332
L1_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          3332
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_mean,         4.18
L1_MISS_OFFPATH_WB_NODIRTY_stddev,         2.46
L1_MISS_OFFPATH_WB_NODIRTY_total_mean,         4.18
L1_MISS_OFFPATH_WB_NODIRTY_total_stddev,         2.46

L1_HIT_ONPATH_IFETCH_count,             3
L1_HIT_ONPATH_IFETCH_pct,        0.000
L1_HIT_ONPATH_IFETCH_total_count,             3
L1_HIT_ONPATH_IFETCH_total_pct,        0.000

L1_HIT_ONPATH_DFETCH_count,        176033
L1_HIT_ONPATH_DFETCH_pct,        8.485
L1_HIT_ONPATH_DFETCH_total_count,        176033
L1_HIT_ONPATH_DFETCH_total_pct,        8.485

L1_HIT_ONPATH_DSTORE_count,        927863
L1_HIT_ONPATH_DSTORE_pct,       44.722
L1_HIT_ONPATH_DSTORE_total_count,        927863
L1_HIT_ONPATH_DSTORE_total_pct,       44.722

L1_HIT_ONPATH_IPRF_count,             0
L1_HIT_ONPATH_IPRF_pct,        0.000
L1_HIT_ONPATH_IPRF_total_count,             0
L1_HIT_ONPATH_IPRF_total_pct,        0.000

L1_HIT_ONPATH_DPRF_count,             0
L1_HIT_ONPATH_DPRF_pct,        0.000
L1_HIT_ONPATH_DPRF_total_count,             0
L1_HIT_ONPATH_DPRF_total_pct,        0.000

L1_HIT_ONPATH_WB_count,             0
L1_HIT_ONPATH_WB_pct,        0.000
L1_HIT_ONPATH_WB_total_count,             0
L1_HIT_ONPATH_WB_total_pct,        0.000

L1_HIT_ONPATH_WB_NODIRTY_count,        970855
L1_HIT_ONPATH_WB_NODIRTY_pct,       46.794
L1_HIT_ONPATH_WB_NODIRTY_total_count,        970855
L1_HIT_ONPATH_WB_NODIRTY_total_pct,       46.794
L1_HIT_ONPATH_WB_NODIRTY_sum_count,       2074754
L1_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_sum_total_count,       2074754
L1_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_mean,         3.79
L1_HIT_ONPATH_WB_NODIRTY_stddev,         3.33
L1_HIT_ONPATH_WB_NODIRTY_total_mean,         3.79
L1_HIT_ONPATH_WB_NODIRTY_total_stddev,         3.33

L1_HIT_OFFPATH_IFETCH_count,             0
L1_HIT_OFFPATH_IFETCH_pct,        0.000
L1_HIT_OFFPATH_IFETCH_total_count,             0
L1_HIT_OFFPATH_IFETCH_total_pct,        0.000

L1_HIT_OFFPATH_DFETCH_count,            42
L1_HIT_OFFPATH_DFETCH_pct,       79.245
L1_HIT_OFFPATH_DFETCH_total_count,            42
L1_HIT_OFFPATH_DFETCH_total_pct,       79.245

L1_HIT_OFFPATH_DSTORE_count,             9
L1_HIT_OFFPATH_DSTORE_pct,       16.981
L1_HIT_OFFPATH_DSTORE_total_count,             9
L1_HIT_OFFPATH_DSTORE_total_pct,       16.981

L1_HIT_OFFPATH_IPRF_count,             0
L1_HIT_OFFPATH_IPRF_pct,        0.000
L1_HIT_OFFPATH_IPRF_total_count,             0
L1_HIT_OFFPATH_IPRF_total_pct,        0.000

L1_HIT_OFFPATH_DPRF_count,             0
L1_HIT_OFFPATH_DPRF_pct,        0.000
L1_HIT_OFFPATH_DPRF_total_count,             0
L1_HIT_OFFPATH_DPRF_total_pct,        0.000

L1_HIT_OFFPATH_WB_count,             2
L1_HIT_OFFPATH_WB_pct,        3.774
L1_HIT_OFFPATH_WB_total_count,             2
L1_HIT_OFFPATH_WB_total_pct,        3.774

L1_HIT_OFFPATH_WB_NODIRTY_count,             0
L1_HIT_OFFPATH_WB_NODIRTY_pct,        0.000
L1_HIT_OFFPATH_WB_NODIRTY_total_count,             0
L1_HIT_OFFPATH_WB_NODIRTY_total_pct,        0.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_count,            53
L1_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_count,            53
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_mean,         1.32
L1_HIT_OFFPATH_WB_NODIRTY_stddev,         0.83
L1_HIT_OFFPATH_WB_NODIRTY_total_mean,         1.32
L1_HIT_OFFPATH_WB_NODIRTY_total_stddev,         0.83

DRAM_CYCLES_count,             0
DRAM_CYCLES_total_count,             0

DRAM_UNBLOCK_CYCLES_count,             0
DRAM_UNBLOCK_CYCLES_pct,         -nan
DRAM_UNBLOCK_CYCLES_total_count,             0
DRAM_UNBLOCK_CYCLES_total_pct,         -nan

DRAM_UNBLOCK_PERIODS_count,             0
DRAM_UNBLOCK_PERIODS_total_count,             0

MEM_REQ_BUFFER_FULL_count,       9972889
MEM_REQ_BUFFER_FULL_total_count,       9972889

MEM_REQ_BUFFER_FULL_DENIED_DEMAND_count,        654927
MEM_REQ_BUFFER_FULL_DENIED_DEMAND_total_count,        654927

CORE_MEM_BLOCKED_count,        540927
CORE_MEM_BLOCKED_total_count,        540927

MEM_REQ_BUFFER_FULL_DENIED_IFETCH_count,           559
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_pct,        0.085
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_count,           559
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_pct,        0.085

MEM_REQ_BUFFER_FULL_DENIED_DFETCH_count,        625959
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_pct,       95.577
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_count,        625959
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_pct,       95.577

MEM_REQ_BUFFER_FULL_DENIED_DSTORE_count,         28409
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_pct,        4.338
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_count,         28409
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_pct,        4.338

MEM_REQ_BUFFER_FULL_DENIED_IPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_count,        654927
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_count,        654927
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_mean,         1.04
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_stddev,         0.20
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_mean,         1.04
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_stddev,         0.20

MEM_QUEUE_FULL_count,       9253951
MEM_QUEUE_FULL_total_count,       9253951

MEM_REQ_BUFFER_MISS_count,       5493629
MEM_REQ_BUFFER_MISS_pct,        9.728
MEM_REQ_BUFFER_MISS_total_count,       5493629
MEM_REQ_BUFFER_MISS_total_pct,        9.728

MEM_REQ_BUFFER_HIT_count,      50976347
MEM_REQ_BUFFER_HIT_pct,       90.272
MEM_REQ_BUFFER_HIT_total_count,      50976347
MEM_REQ_BUFFER_HIT_total_pct,       90.272
MEM_REQ_BUFFER_HIT_sum_count,      56469976
MEM_REQ_BUFFER_HIT_sum_pct,      100.000
MEM_REQ_BUFFER_HIT_sum_total_count,      56469976
MEM_REQ_BUFFER_HIT_sum_total_pct,      100.000
MEM_REQ_BUFFER_HIT_mean,         0.90
MEM_REQ_BUFFER_HIT_stddev,         0.86
MEM_REQ_BUFFER_HIT_total_mean,         0.90
MEM_REQ_BUFFER_HIT_total_stddev,         0.86

MEM_REQ_FDIP_BUFFER_HIT_count,         13135
MEM_REQ_FDIP_BUFFER_HIT_total_count,         13135

MEM_REQ_FDIP_CYCLE_DELTA_count,       2198344
MEM_REQ_FDIP_CYCLE_DELTA_total_count,       2198344

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_count,           137
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_total_count,           137

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_count,          6221
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_total_count,          6221

MEM_REQ_IFETCH_count,           212
MEM_REQ_IFETCH_pct,        0.004
MEM_REQ_IFETCH_total_count,           212
MEM_REQ_IFETCH_total_pct,        0.004

MEM_REQ_DFETCH_count,        199441
MEM_REQ_DFETCH_pct,        3.673
MEM_REQ_DFETCH_total_count,        199441
MEM_REQ_DFETCH_total_pct,        3.673

MEM_REQ_DSTORE_count,        979231
MEM_REQ_DSTORE_pct,       18.035
MEM_REQ_DSTORE_total_count,        979231
MEM_REQ_DSTORE_total_pct,       18.035

MEM_REQ_IPRF_count,             0
MEM_REQ_IPRF_pct,        0.000
MEM_REQ_IPRF_total_count,             0
MEM_REQ_IPRF_total_pct,        0.000

MEM_REQ_DPRF_count,             0
MEM_REQ_DPRF_pct,        0.000
MEM_REQ_DPRF_total_count,             0
MEM_REQ_DPRF_total_pct,        0.000

MEM_REQ_WB_count,          7349
MEM_REQ_WB_pct,        0.135
MEM_REQ_WB_total_count,          7349
MEM_REQ_WB_total_pct,        0.135

MEM_REQ_WB_NODIRTY_count,       4243385
MEM_REQ_WB_NODIRTY_pct,       78.153
MEM_REQ_WB_NODIRTY_total_count,       4243385
MEM_REQ_WB_NODIRTY_total_pct,       78.153
MEM_REQ_WB_NODIRTY_sum_count,       5429618
MEM_REQ_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_WB_NODIRTY_sum_total_count,       5429618
MEM_REQ_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_WB_NODIRTY_mean,         5.09
MEM_REQ_WB_NODIRTY_stddev,         4.82
MEM_REQ_WB_NODIRTY_total_mean,         5.09
MEM_REQ_WB_NODIRTY_total_stddev,         4.82

LD_NO_FORWARD_count,       1906238
LD_NO_FORWARD_pct,       92.546
LD_NO_FORWARD_total_count,       1906238
LD_NO_FORWARD_total_pct,       92.546

FORWARDED_LD_count,        153543
FORWARDED_LD_pct,        7.454
FORWARDED_LD_total_count,        153543
FORWARDED_LD_total_pct,        7.454
FORWARDED_LD_sum_count,       2059781
FORWARDED_LD_sum_pct,      100.000
FORWARDED_LD_sum_total_count,       2059781
FORWARDED_LD_sum_total_pct,      100.000
FORWARDED_LD_mean,         0.07
FORWARDED_LD_stddev,         0.25
FORWARDED_LD_total_mean,         0.07
FORWARDED_LD_total_stddev,         0.25

WRONGPATH_L1Q_REMOVALS_count,             0
WRONGPATH_L1Q_REMOVALS_pct,         -nan
WRONGPATH_L1Q_REMOVALS_total_count,             0
WRONGPATH_L1Q_REMOVALS_total_pct,         -nan

WRONGPATH_BUSQ_REMOVALS_count,             0
WRONGPATH_BUSQ_REMOVALS_pct,         -nan
WRONGPATH_BUSQ_REMOVALS_total_count,             0
WRONGPATH_BUSQ_REMOVALS_total_pct,         -nan

WRONGPATH_MEMQ_REMOVALS_count,             0
WRONGPATH_MEMQ_REMOVALS_pct,         -nan
WRONGPATH_MEMQ_REMOVALS_total_count,             0
WRONGPATH_MEMQ_REMOVALS_total_pct,         -nan

WRONGPATH_L1FILLQ_REMOVALS_count,             0
WRONGPATH_L1FILLQ_REMOVALS_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_stddev,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_stddev,         -nan

WRONGPATH_L1Q_DEMOTIONS_count,             0
WRONGPATH_L1Q_DEMOTIONS_pct,         -nan
WRONGPATH_L1Q_DEMOTIONS_total_count,             0
WRONGPATH_L1Q_DEMOTIONS_total_pct,         -nan

WRONGPATH_BUSQ_DEMOTIONS_count,             0
WRONGPATH_BUSQ_DEMOTIONS_pct,         -nan
WRONGPATH_BUSQ_DEMOTIONS_total_count,             0
WRONGPATH_BUSQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_MEMQ_DEMOTIONS_count,             0
WRONGPATH_MEMQ_DEMOTIONS_pct,         -nan
WRONGPATH_MEMQ_DEMOTIONS_total_count,             0
WRONGPATH_MEMQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_L1FILLQ_DEMOTIONS_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_stddev,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_stddev,         -nan

PROMOTION_QMLC_count,           883
PROMOTION_QMLC_pct,       41.789
PROMOTION_QMLC_total_count,           883
PROMOTION_QMLC_total_pct,       41.789

PROMOTION_QL1_count,          1230
PROMOTION_QL1_pct,       58.211
PROMOTION_QL1_total_count,          1230
PROMOTION_QL1_total_pct,       58.211
PROMOTION_QL1_sum_count,          2113
PROMOTION_QL1_sum_pct,      100.000
PROMOTION_QL1_sum_total_count,          2113
PROMOTION_QL1_sum_total_pct,      100.000
PROMOTION_QL1_mean,         0.58
PROMOTION_QL1_stddev,         0.55
PROMOTION_QL1_total_mean,         0.58
PROMOTION_QL1_total_stddev,         0.55

PROMOTION_QBUSOUT_count,             0
PROMOTION_QBUSOUT_total_count,             0

PROMOTION_QMEM_count,             0
PROMOTION_QMEM_total_count,             0

PROMOTION_QL1FILL_count,          2020
PROMOTION_QL1FILL_total_count,          2020

PROMOTION_QMLC_FILL_count,          1033
PROMOTION_QMLC_FILL_total_count,          1033

NOPROMOTION_QMEM_count,             0
NOPROMOTION_QMEM_total_count,             0

NOPROMOTION_QL1FILL_count,             0
NOPROMOTION_QL1FILL_pct,         -nan
NOPROMOTION_QL1FILL_total_count,             0
NOPROMOTION_QL1FILL_total_pct,         -nan

NOPROMOTION_QMLC_FILL_count,             0
NOPROMOTION_QMLC_FILL_pct,         -nan
NOPROMOTION_QMLC_FILL_total_count,             0
NOPROMOTION_QMLC_FILL_total_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_count,             0
NOPROMOTION_QMLC_FILL_sum_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_total_count,             0
NOPROMOTION_QMLC_FILL_sum_total_pct,         -nan
NOPROMOTION_QMLC_FILL_mean,         -nan
NOPROMOTION_QMLC_FILL_stddev,         -nan
NOPROMOTION_QMLC_FILL_total_mean,         -nan
NOPROMOTION_QMLC_FILL_total_stddev,         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON_count,            22
PROMOTION_FROM_FDIP_OFF_TO_ON_total_count,            22

ICACHE_FILL_CORRECT_REQ_count,          5229
ICACHE_FILL_CORRECT_REQ_pct,       56.831
ICACHE_FILL_CORRECT_REQ_total_count,          5229
ICACHE_FILL_CORRECT_REQ_total_pct,       56.831

ICACHE_FILL_INCORRECT_REQ_count,          3972
ICACHE_FILL_INCORRECT_REQ_pct,       43.169
ICACHE_FILL_INCORRECT_REQ_total_count,          3972
ICACHE_FILL_INCORRECT_REQ_total_pct,       43.169
ICACHE_FILL_INCORRECT_REQ_sum_count,          9201
ICACHE_FILL_INCORRECT_REQ_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_sum_total_count,          9201
ICACHE_FILL_INCORRECT_REQ_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_mean,         0.43
ICACHE_FILL_INCORRECT_REQ_stddev,         0.47
ICACHE_FILL_INCORRECT_REQ_total_mean,         0.43
ICACHE_FILL_INCORRECT_REQ_total_stddev,         0.47

ICACHE_FILL_CORRECT_REQ_BY_FDIP_count,          5067
ICACHE_FILL_CORRECT_REQ_BY_FDIP_pct,       55.070
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_count,          5067
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_pct,       55.070

ICACHE_FILL_INCORRECT_REQ_BY_FDIP_count,          3922
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_pct,       42.626
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_count,          3922
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_pct,       42.626

ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_count,           162
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_pct,        1.761
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_count,           162
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        1.761

ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_count,            50
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_pct,        0.543
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_count,            50
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_pct,        0.543
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_count,          9201
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_count,          9201
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_mean,         0.48
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_stddev,         0.44
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_mean,         0.48
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_stddev,         0.44

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_count,          3875
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_total_count,          3875

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__count,             0
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__total_count,             0

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_count,           717
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_total_count,           717

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_total_count,             0

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_count,  190677751625
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_total_count,  190677751625

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_count,         35176
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_total_count,         35176

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_count,       1738363
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_total_count,       1738363

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,        421780
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,        421780

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_count,  120857990205
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_total_count,  120857990205

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,         10074
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,         10074

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,       1346194
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,       1346194

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

MEM_REQ_INIT_count,       5429618
MEM_REQ_INIT_total_count,       5429618

MEM_REQ_COMPLETE_count,       4488101
MEM_REQ_COMPLETE_pct,        0.827
MEM_REQ_COMPLETE_total_count,       4488101
MEM_REQ_COMPLETE_total_pct,        0.827

MEM_REQ_KILLED_count,        941511
MEM_REQ_KILLED_pct,        0.173
MEM_REQ_KILLED_total_count,        941511
MEM_REQ_KILLED_total_pct,        0.173

MEM_REQ_COMPLETE_MLC_count,       1081637
MEM_REQ_COMPLETE_MLC_pct,        0.199
MEM_REQ_COMPLETE_MLC_total_count,       1081637
MEM_REQ_COMPLETE_MLC_total_pct,        0.199

MEM_REQ_COMPLETE_L1_count,        970855
MEM_REQ_COMPLETE_L1_pct,        0.179
MEM_REQ_COMPLETE_L1_total_count,        970855
MEM_REQ_COMPLETE_L1_total_pct,        0.179

MEM_REQ_COMPLETE_MEM_count,       2435609
MEM_REQ_COMPLETE_MEM_pct,        0.449
MEM_REQ_COMPLETE_MEM_total_count,       2435609
MEM_REQ_COMPLETE_MEM_total_pct,        0.449

MEM_REQ_INIT_ONPATH_count,       5425598
MEM_REQ_INIT_ONPATH_pct,        0.999
MEM_REQ_INIT_ONPATH_total_count,       5425598
MEM_REQ_INIT_ONPATH_total_pct,        0.999

MEM_REQ_INIT_OFFPATH_count,          4020
MEM_REQ_INIT_OFFPATH_pct,        0.001
MEM_REQ_INIT_OFFPATH_total_count,          4020
MEM_REQ_INIT_OFFPATH_total_pct,        0.001

MEM_REQ_COMPLETE_ONPATH_count,       4484596
MEM_REQ_COMPLETE_ONPATH_pct,        0.999
MEM_REQ_COMPLETE_ONPATH_total_count,       4484596
MEM_REQ_COMPLETE_ONPATH_total_pct,        0.999

MEM_REQ_COMPLETE_OFFPATH_count,          3505
MEM_REQ_COMPLETE_OFFPATH_pct,        0.001
MEM_REQ_COMPLETE_OFFPATH_total_count,          3505
MEM_REQ_COMPLETE_OFFPATH_total_pct,        0.001

MEM_REQ_INIT_IFETCH_count,           212
MEM_REQ_INIT_IFETCH_pct,        0.018
MEM_REQ_INIT_IFETCH_total_count,           212
MEM_REQ_INIT_IFETCH_total_pct,        0.018

MEM_REQ_INIT_DFETCH_count,        199441
MEM_REQ_INIT_DFETCH_pct,       16.790
MEM_REQ_INIT_DFETCH_total_count,        199441
MEM_REQ_INIT_DFETCH_total_pct,       16.790

MEM_REQ_INIT_DSTORE_count,        979231
MEM_REQ_INIT_DSTORE_pct,       82.436
MEM_REQ_INIT_DSTORE_total_count,        979231
MEM_REQ_INIT_DSTORE_total_pct,       82.436

MEM_REQ_INIT_IPRF_count,             0
MEM_REQ_INIT_IPRF_pct,        0.000
MEM_REQ_INIT_IPRF_total_count,             0
MEM_REQ_INIT_IPRF_total_pct,        0.000

MEM_REQ_INIT_DPRF_count,             0
MEM_REQ_INIT_DPRF_pct,        0.000
MEM_REQ_INIT_DPRF_total_count,             0
MEM_REQ_INIT_DPRF_total_pct,        0.000

MEM_REQ_INIT_WB_count,          7349
MEM_REQ_INIT_WB_pct,        0.619
MEM_REQ_INIT_WB_total_count,          7349
MEM_REQ_INIT_WB_total_pct,        0.619

MEM_REQ_INIT_WB_NODIRTY_count,          1640
MEM_REQ_INIT_WB_NODIRTY_pct,        0.138
MEM_REQ_INIT_WB_NODIRTY_total_count,          1640
MEM_REQ_INIT_WB_NODIRTY_total_pct,        0.138
MEM_REQ_INIT_WB_NODIRTY_sum_count,       1187873
MEM_REQ_INIT_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_sum_total_count,       1187873
MEM_REQ_INIT_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_mean,         1.86
MEM_REQ_INIT_WB_NODIRTY_stddev,         0.48
MEM_REQ_INIT_WB_NODIRTY_total_mean,         1.86
MEM_REQ_INIT_WB_NODIRTY_total_stddev,         0.48

MEM_REQ_COMPLETE_IFETCH_count,       1311799
MEM_REQ_COMPLETE_IFETCH_pct,       23.408
MEM_REQ_COMPLETE_IFETCH_total_count,       1311799
MEM_REQ_COMPLETE_IFETCH_total_pct,       23.408

MEM_REQ_COMPLETE_DFETCH_count,       3290999
MEM_REQ_COMPLETE_DFETCH_pct,       58.725
MEM_REQ_COMPLETE_DFETCH_total_count,       3290999
MEM_REQ_COMPLETE_DFETCH_total_pct,       58.725

MEM_REQ_COMPLETE_DSTORE_count,        993949
MEM_REQ_COMPLETE_DSTORE_pct,       17.736
MEM_REQ_COMPLETE_DSTORE_total_count,        993949
MEM_REQ_COMPLETE_DSTORE_total_pct,       17.736

MEM_REQ_COMPLETE_IPRF_count,             0
MEM_REQ_COMPLETE_IPRF_pct,        0.000
MEM_REQ_COMPLETE_IPRF_total_count,             0
MEM_REQ_COMPLETE_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_DPRF_count,             0
MEM_REQ_COMPLETE_DPRF_pct,        0.000
MEM_REQ_COMPLETE_DPRF_total_count,             0
MEM_REQ_COMPLETE_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_WB_count,          5796
MEM_REQ_COMPLETE_WB_pct,        0.103
MEM_REQ_COMPLETE_WB_total_count,          5796
MEM_REQ_COMPLETE_WB_total_pct,        0.103

MEM_REQ_COMPLETE_WB_NODIRTY_count,          1503
MEM_REQ_COMPLETE_WB_NODIRTY_pct,        0.027
MEM_REQ_COMPLETE_WB_NODIRTY_total_count,          1503
MEM_REQ_COMPLETE_WB_NODIRTY_total_pct,        0.027
MEM_REQ_COMPLETE_WB_NODIRTY_sum_count,       5604046
MEM_REQ_COMPLETE_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_count,       5604046
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_mean,         0.95
MEM_REQ_COMPLETE_WB_NODIRTY_stddev,         0.47
MEM_REQ_COMPLETE_WB_NODIRTY_total_mean,         0.95
MEM_REQ_COMPLETE_WB_NODIRTY_total_stddev,         0.47

MEM_REQ_KILLED_IFETCH_count,       3125800
MEM_REQ_KILLED_IFETCH_pct,      100.000
MEM_REQ_KILLED_IFETCH_total_count,       3125800
MEM_REQ_KILLED_IFETCH_total_pct,      100.000

MEM_REQ_KILLED_DFETCH_count,             0
MEM_REQ_KILLED_DFETCH_pct,        0.000
MEM_REQ_KILLED_DFETCH_total_count,             0
MEM_REQ_KILLED_DFETCH_total_pct,        0.000

MEM_REQ_KILLED_DSTORE_count,             0
MEM_REQ_KILLED_DSTORE_pct,        0.000
MEM_REQ_KILLED_DSTORE_total_count,             0
MEM_REQ_KILLED_DSTORE_total_pct,        0.000

MEM_REQ_KILLED_IPRF_count,             0
MEM_REQ_KILLED_IPRF_pct,        0.000
MEM_REQ_KILLED_IPRF_total_count,             0
MEM_REQ_KILLED_IPRF_total_pct,        0.000

MEM_REQ_KILLED_DPRF_count,             0
MEM_REQ_KILLED_DPRF_pct,        0.000
MEM_REQ_KILLED_DPRF_total_count,             0
MEM_REQ_KILLED_DPRF_total_pct,        0.000

MEM_REQ_KILLED_WB_count,             0
MEM_REQ_KILLED_WB_pct,        0.000
MEM_REQ_KILLED_WB_total_count,             0
MEM_REQ_KILLED_WB_total_pct,        0.000

MEM_REQ_KILLED_WB_NODIRTY_count,             0
MEM_REQ_KILLED_WB_NODIRTY_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_total_count,             0
MEM_REQ_KILLED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_sum_count,       3125800
MEM_REQ_KILLED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_sum_total_count,       3125800
MEM_REQ_KILLED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_stddev,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_stddev,         0.00

MEM_REQ_INIT_OFFPATH_IFETCH_count,        941615
MEM_REQ_INIT_OFFPATH_IFETCH_pct,       99.586
MEM_REQ_INIT_OFFPATH_IFETCH_total_count,        941615
MEM_REQ_INIT_OFFPATH_IFETCH_total_pct,       99.586

MEM_REQ_INIT_OFFPATH_DFETCH_count,           729
MEM_REQ_INIT_OFFPATH_DFETCH_pct,        0.077
MEM_REQ_INIT_OFFPATH_DFETCH_total_count,           729
MEM_REQ_INIT_OFFPATH_DFETCH_total_pct,        0.077

MEM_REQ_INIT_OFFPATH_DSTORE_count,           159
MEM_REQ_INIT_OFFPATH_DSTORE_pct,        0.017
MEM_REQ_INIT_OFFPATH_DSTORE_total_count,           159
MEM_REQ_INIT_OFFPATH_DSTORE_total_pct,        0.017

MEM_REQ_INIT_OFFPATH_IPRF_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_IPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_DPRF_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_DPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_count,          2267
MEM_REQ_INIT_OFFPATH_WB_pct,        0.240
MEM_REQ_INIT_OFFPATH_WB_total_count,          2267
MEM_REQ_INIT_OFFPATH_WB_total_pct,        0.240

MEM_REQ_INIT_OFFPATH_WB_NODIRTY_count,           761
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_pct,        0.080
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_count,           761
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_pct,        0.080
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_count,        945531
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_count,        945531
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_mean,         0.02
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_stddev,         0.30
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_mean,         0.02
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_stddev,         0.30

MEM_REQ_INIT_ONPATH_IFETCH_count,           108
MEM_REQ_INIT_ONPATH_IFETCH_pct,        0.009
MEM_REQ_INIT_ONPATH_IFETCH_total_count,           108
MEM_REQ_INIT_ONPATH_IFETCH_total_pct,        0.009

MEM_REQ_INIT_ONPATH_DFETCH_count,        198712
MEM_REQ_INIT_ONPATH_DFETCH_pct,       16.785
MEM_REQ_INIT_ONPATH_DFETCH_total_count,        198712
MEM_REQ_INIT_ONPATH_DFETCH_total_pct,       16.785

MEM_REQ_INIT_ONPATH_DSTORE_count,        979072
MEM_REQ_INIT_ONPATH_DSTORE_pct,       82.702
MEM_REQ_INIT_ONPATH_DSTORE_total_count,        979072
MEM_REQ_INIT_ONPATH_DSTORE_total_pct,       82.702

MEM_REQ_INIT_ONPATH_IPRF_count,             0
MEM_REQ_INIT_ONPATH_IPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_IPRF_total_count,             0
MEM_REQ_INIT_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DPRF_count,             0
MEM_REQ_INIT_ONPATH_DPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_DPRF_total_count,             0
MEM_REQ_INIT_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_count,          5082
MEM_REQ_INIT_ONPATH_WB_pct,        0.429
MEM_REQ_INIT_ONPATH_WB_total_count,          5082
MEM_REQ_INIT_ONPATH_WB_total_pct,        0.429

MEM_REQ_INIT_ONPATH_WB_NODIRTY_count,           879
MEM_REQ_INIT_ONPATH_WB_NODIRTY_pct,        0.074
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_count,           879
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_pct,        0.074
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_count,       1183853
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_count,       1183853
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_mean,         1.85
MEM_REQ_INIT_ONPATH_WB_NODIRTY_stddev,         0.44
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_mean,         1.85
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_stddev,         0.44

MEM_REQ_MATCH_IFETCH_count,       1311107
MEM_REQ_MATCH_IFETCH_pct,        2.404
MEM_REQ_MATCH_IFETCH_total_count,       1311107
MEM_REQ_MATCH_IFETCH_total_pct,        2.404

MEM_REQ_MATCH_DFETCH_count,       3678003
MEM_REQ_MATCH_DFETCH_pct,        6.743
MEM_REQ_MATCH_DFETCH_total_count,       3678003
MEM_REQ_MATCH_DFETCH_total_pct,        6.743

MEM_REQ_MATCH_DSTORE_count,      49542481
MEM_REQ_MATCH_DSTORE_pct,       90.830
MEM_REQ_MATCH_DSTORE_total_count,      49542481
MEM_REQ_MATCH_DSTORE_total_pct,       90.830

MEM_REQ_MATCH_IPRF_count,             0
MEM_REQ_MATCH_IPRF_pct,        0.000
MEM_REQ_MATCH_IPRF_total_count,             0
MEM_REQ_MATCH_IPRF_total_pct,        0.000

MEM_REQ_MATCH_DPRF_count,             0
MEM_REQ_MATCH_DPRF_pct,        0.000
MEM_REQ_MATCH_DPRF_total_count,             0
MEM_REQ_MATCH_DPRF_total_pct,        0.000

MEM_REQ_MATCH_WB_count,          9946
MEM_REQ_MATCH_WB_pct,        0.018
MEM_REQ_MATCH_WB_total_count,          9946
MEM_REQ_MATCH_WB_total_pct,        0.018

MEM_REQ_MATCH_WB_NODIRTY_count,          2547
MEM_REQ_MATCH_WB_NODIRTY_pct,        0.005
MEM_REQ_MATCH_WB_NODIRTY_total_count,          2547
MEM_REQ_MATCH_WB_NODIRTY_total_pct,        0.005
MEM_REQ_MATCH_WB_NODIRTY_sum_count,      54544084
MEM_REQ_MATCH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_sum_total_count,      54544084
MEM_REQ_MATCH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_mean,         1.89
MEM_REQ_MATCH_WB_NODIRTY_stddev,         0.26
MEM_REQ_MATCH_WB_NODIRTY_total_mean,         1.89
MEM_REQ_MATCH_WB_NODIRTY_total_stddev,         0.26

MEM_REQ_COMPLETE_OFFPATH_IFETCH_count,           228
MEM_REQ_COMPLETE_OFFPATH_IFETCH_pct,        6.505
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_count,           228
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_pct,        6.505

MEM_REQ_COMPLETE_OFFPATH_DFETCH_count,           606
MEM_REQ_COMPLETE_OFFPATH_DFETCH_pct,       17.290
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_count,           606
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_pct,       17.290

MEM_REQ_COMPLETE_OFFPATH_DSTORE_count,           151
MEM_REQ_COMPLETE_OFFPATH_DSTORE_pct,        4.308
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_count,           151
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_pct,        4.308

MEM_REQ_COMPLETE_OFFPATH_IPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_count,          2000
MEM_REQ_COMPLETE_OFFPATH_WB_pct,       57.061
MEM_REQ_COMPLETE_OFFPATH_WB_total_count,          2000
MEM_REQ_COMPLETE_OFFPATH_WB_total_pct,       57.061

MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_count,           520
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_pct,       14.836
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_count,           520
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_pct,       14.836
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_count,          3505
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_count,          3505
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_mean,         4.00
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_stddev,         2.30
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_mean,         4.00
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_stddev,         2.30

MEM_REQ_COMPLETE_ONPATH_IFETCH_count,          1674
MEM_REQ_COMPLETE_ONPATH_IFETCH_pct,        0.123
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_count,          1674
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_pct,        0.123

MEM_REQ_COMPLETE_ONPATH_DFETCH_count,        358545
MEM_REQ_COMPLETE_ONPATH_DFETCH_pct,       26.387
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_count,        358545
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_pct,       26.387

MEM_REQ_COMPLETE_ONPATH_DSTORE_count,        993798
MEM_REQ_COMPLETE_ONPATH_DSTORE_pct,       73.138
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_count,        993798
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_pct,       73.138

MEM_REQ_COMPLETE_ONPATH_IPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_count,          3796
MEM_REQ_COMPLETE_ONPATH_WB_pct,        0.279
MEM_REQ_COMPLETE_ONPATH_WB_total_count,          3796
MEM_REQ_COMPLETE_ONPATH_WB_total_pct,        0.279

MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_count,           983
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_pct,        0.072
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_count,           983
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_pct,        0.072
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_count,       1358796
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_count,       1358796
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_mean,         1.74
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_stddev,         0.49
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_mean,         1.74
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_stddev,         0.49

MEM_REQ_COMPLETE_MEM_IFETCH_count,       3127621
MEM_REQ_COMPLETE_MEM_IFETCH_pct,       70.609
MEM_REQ_COMPLETE_MEM_IFETCH_total_count,       3127621
MEM_REQ_COMPLETE_MEM_IFETCH_total_pct,       70.609

MEM_REQ_COMPLETE_MEM_DFETCH_count,        350402
MEM_REQ_COMPLETE_MEM_DFETCH_pct,        7.911
MEM_REQ_COMPLETE_MEM_DFETCH_total_count,        350402
MEM_REQ_COMPLETE_MEM_DFETCH_total_pct,        7.911

MEM_REQ_COMPLETE_MEM_DSTORE_count,        944489
MEM_REQ_COMPLETE_MEM_DSTORE_pct,       21.323
MEM_REQ_COMPLETE_MEM_DSTORE_total_count,        944489
MEM_REQ_COMPLETE_MEM_DSTORE_total_pct,       21.323

MEM_REQ_COMPLETE_MEM_IPRF_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_IPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_DPRF_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_DPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_count,          5555
MEM_REQ_COMPLETE_MEM_WB_pct,        0.125
MEM_REQ_COMPLETE_MEM_WB_total_count,          5555
MEM_REQ_COMPLETE_MEM_WB_total_pct,        0.125

MEM_REQ_COMPLETE_MEM_WB_NODIRTY_count,          1409
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_pct,        0.032
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_count,          1409
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_pct,        0.032
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_count,       4429476
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_count,       4429476
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_mean,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_stddev,         0.72
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_mean,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_stddev,         0.72

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_count,       2232899
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_total_count,       2232899

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_count,        163516
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_total_count,        163516

MEM_REQ_COMPLETE_L1_IFETCH_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_IFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DFETCH_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_DFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DSTORE_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_pct,         -nan
MEM_REQ_COMPLETE_L1_DSTORE_total_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_total_pct,         -nan

MEM_REQ_COMPLETE_L1_IPRF_count,             0
MEM_REQ_COMPLETE_L1_IPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_IPRF_total_count,             0
MEM_REQ_COMPLETE_L1_IPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DPRF_count,             0
MEM_REQ_COMPLETE_L1_DPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_DPRF_total_count,             0
MEM_REQ_COMPLETE_L1_DPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_count,             0
MEM_REQ_COMPLETE_L1_WB_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_total_count,             0
MEM_REQ_COMPLETE_L1_WB_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_stddev,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_stddev,         -nan

MEM_REQ_COMPLETE_MLC_IFETCH_count,        970936
MEM_REQ_COMPLETE_MLC_IFETCH_pct,       94.313
MEM_REQ_COMPLETE_MLC_IFETCH_total_count,        970936
MEM_REQ_COMPLETE_MLC_IFETCH_total_pct,       94.313

MEM_REQ_COMPLETE_MLC_DFETCH_count,          8749
MEM_REQ_COMPLETE_MLC_DFETCH_pct,        0.850
MEM_REQ_COMPLETE_MLC_DFETCH_total_count,          8749
MEM_REQ_COMPLETE_MLC_DFETCH_total_pct,        0.850

MEM_REQ_COMPLETE_MLC_DSTORE_count,         49460
MEM_REQ_COMPLETE_MLC_DSTORE_pct,        4.804
MEM_REQ_COMPLETE_MLC_DSTORE_total_count,         49460
MEM_REQ_COMPLETE_MLC_DSTORE_total_pct,        4.804

MEM_REQ_COMPLETE_MLC_IPRF_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_IPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_DPRF_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_DPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_count,           241
MEM_REQ_COMPLETE_MLC_WB_pct,        0.023
MEM_REQ_COMPLETE_MLC_WB_total_count,           241
MEM_REQ_COMPLETE_MLC_WB_total_pct,        0.023

MEM_REQ_COMPLETE_MLC_WB_NODIRTY_count,            94
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_pct,        0.009
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_count,            94
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_pct,        0.009
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_count,       1029480
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_count,       1029480
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_mean,         0.11
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_stddev,         0.43
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_mean,         0.11
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_stddev,         0.43

CORE_MLP_CLUSTERS_count,       1023012
CORE_MLP_CLUSTERS_total_count,       1023012

CORE_MLP_count,     784445888
CORE_MLP_total_count,     784445888

CORE_MLP_IFETCH_count,             0
CORE_MLP_IFETCH_total_count,             0

CORE_MLP_DFETCH_count,             0
CORE_MLP_DFETCH_total_count,             0

CORE_MLP_DSTORE_count,             0
CORE_MLP_DSTORE_total_count,             0

CORE_MLP_IPRF_count,             0
CORE_MLP_IPRF_total_count,             0

CORE_MLP_DPRF_count,             0
CORE_MLP_DPRF_total_count,             0

CORE_MLP_WB_count,             0
CORE_MLP_WB_total_count,             0

CORE_MLP_WB_NODIRTY_count,             0
CORE_MLP_WB_NODIRTY_total_count,             0

CORE_MLP_0_count,      10729675
CORE_MLP_0_pct,       14.081
CORE_MLP_0_total_count,      10729675
CORE_MLP_0_total_pct,       14.081

CORE_MLP_1_count,      36671572
CORE_MLP_1_pct,       48.127
CORE_MLP_1_total_count,      36671572
CORE_MLP_1_total_pct,       48.127

CORE_MLP_2_count,       3063953
CORE_MLP_2_pct,        4.021
CORE_MLP_2_total_count,       3063953
CORE_MLP_2_total_pct,        4.021

CORE_MLP_3_count,       2403606
CORE_MLP_3_pct,        3.154
CORE_MLP_3_total_count,       2403606
CORE_MLP_3_total_pct,        3.154

CORE_MLP_4_count,       2321844
CORE_MLP_4_pct,        3.047
CORE_MLP_4_total_count,       2321844
CORE_MLP_4_total_pct,        3.047

CORE_MLP_5_count,       2339963
CORE_MLP_5_pct,        3.071
CORE_MLP_5_total_count,       2339963
CORE_MLP_5_total_pct,        3.071

CORE_MLP_6_count,       1799517
CORE_MLP_6_pct,        2.362
CORE_MLP_6_total_count,       1799517
CORE_MLP_6_total_pct,        2.362

CORE_MLP_7_count,        882549
CORE_MLP_7_pct,        1.158
CORE_MLP_7_total_count,        882549
CORE_MLP_7_total_pct,        1.158

CORE_MLP_8_count,        508271
CORE_MLP_8_pct,        0.667
CORE_MLP_8_total_count,        508271
CORE_MLP_8_total_pct,        0.667

CORE_MLP_9_count,        432836
CORE_MLP_9_pct,        0.568
CORE_MLP_9_total_count,        432836
CORE_MLP_9_total_pct,        0.568

CORE_MLP_10_count,        357722
CORE_MLP_10_pct,        0.469
CORE_MLP_10_total_count,        357722
CORE_MLP_10_total_pct,        0.469

CORE_MLP_11_count,        317064
CORE_MLP_11_pct,        0.416
CORE_MLP_11_total_count,        317064
CORE_MLP_11_total_pct,        0.416

CORE_MLP_12_count,        310803
CORE_MLP_12_pct,        0.408
CORE_MLP_12_total_count,        310803
CORE_MLP_12_total_pct,        0.408

CORE_MLP_13_count,        317508
CORE_MLP_13_pct,        0.417
CORE_MLP_13_total_count,        317508
CORE_MLP_13_total_pct,        0.417

CORE_MLP_14_count,        324625
CORE_MLP_14_pct,        0.426
CORE_MLP_14_total_count,        324625
CORE_MLP_14_total_pct,        0.426

CORE_MLP_15_count,        314869
CORE_MLP_15_pct,        0.413
CORE_MLP_15_total_count,        314869
CORE_MLP_15_total_pct,        0.413

CORE_MLP_16_count,        307444
CORE_MLP_16_pct,        0.403
CORE_MLP_16_total_count,        307444
CORE_MLP_16_total_pct,        0.403

CORE_MLP_17_count,        305842
CORE_MLP_17_pct,        0.401
CORE_MLP_17_total_count,        305842
CORE_MLP_17_total_pct,        0.401

CORE_MLP_18_count,        297019
CORE_MLP_18_pct,        0.390
CORE_MLP_18_total_count,        297019
CORE_MLP_18_total_pct,        0.390

CORE_MLP_19_count,        234164
CORE_MLP_19_pct,        0.307
CORE_MLP_19_total_count,        234164
CORE_MLP_19_total_pct,        0.307

CORE_MLP_20_count,        102786
CORE_MLP_20_pct,        0.135
CORE_MLP_20_total_count,        102786
CORE_MLP_20_total_pct,        0.135

CORE_MLP_21_count,         68129
CORE_MLP_21_pct,        0.089
CORE_MLP_21_total_count,         68129
CORE_MLP_21_total_pct,        0.089

CORE_MLP_22_count,         62089
CORE_MLP_22_pct,        0.081
CORE_MLP_22_total_count,         62089
CORE_MLP_22_total_pct,        0.081

CORE_MLP_23_count,         56370
CORE_MLP_23_pct,        0.074
CORE_MLP_23_total_count,         56370
CORE_MLP_23_total_pct,        0.074

CORE_MLP_24_count,         56704
CORE_MLP_24_pct,        0.074
CORE_MLP_24_total_count,         56704
CORE_MLP_24_total_pct,        0.074

CORE_MLP_25_count,         50920
CORE_MLP_25_pct,        0.067
CORE_MLP_25_total_count,         50920
CORE_MLP_25_total_pct,        0.067

CORE_MLP_26_count,         52459
CORE_MLP_26_pct,        0.069
CORE_MLP_26_total_count,         52459
CORE_MLP_26_total_pct,        0.069

CORE_MLP_27_count,         45856
CORE_MLP_27_pct,        0.060
CORE_MLP_27_total_count,         45856
CORE_MLP_27_total_pct,        0.060

CORE_MLP_28_count,         50197
CORE_MLP_28_pct,        0.066
CORE_MLP_28_total_count,         50197
CORE_MLP_28_total_pct,        0.066

CORE_MLP_29_count,         47776
CORE_MLP_29_pct,        0.063
CORE_MLP_29_total_count,         47776
CORE_MLP_29_total_pct,        0.063

CORE_MLP_30_count,         50477
CORE_MLP_30_pct,        0.066
CORE_MLP_30_total_count,         50477
CORE_MLP_30_total_pct,        0.066

CORE_MLP_31_count,         56224
CORE_MLP_31_pct,        0.074
CORE_MLP_31_total_count,         56224
CORE_MLP_31_total_pct,        0.074

CORE_MLP_32_count,      11256629
CORE_MLP_32_pct,       14.773
CORE_MLP_32_total_count,      11256629
CORE_MLP_32_total_pct,       14.773
CORE_MLP_32_sum_count,      76197462
CORE_MLP_32_sum_pct,      100.000
CORE_MLP_32_sum_total_count,      76197462
CORE_MLP_32_sum_total_pct,      100.000
CORE_MLP_32_mean,         6.79
CORE_MLP_32_stddev,        11.15
CORE_MLP_32_total_mean,         6.79
CORE_MLP_32_total_stddev,        11.15

MEM_QUEUE_OCC_0_count,             0
MEM_QUEUE_OCC_0_pct,         -nan
MEM_QUEUE_OCC_0_total_count,             0
MEM_QUEUE_OCC_0_total_pct,         -nan

MEM_QUEUE_OCC_4_count,             0
MEM_QUEUE_OCC_4_pct,         -nan
MEM_QUEUE_OCC_4_total_count,             0
MEM_QUEUE_OCC_4_total_pct,         -nan

MEM_QUEUE_OCC_8_count,             0
MEM_QUEUE_OCC_8_pct,         -nan
MEM_QUEUE_OCC_8_total_count,             0
MEM_QUEUE_OCC_8_total_pct,         -nan

MEM_QUEUE_OCC_12_count,             0
MEM_QUEUE_OCC_12_pct,         -nan
MEM_QUEUE_OCC_12_total_count,             0
MEM_QUEUE_OCC_12_total_pct,         -nan

MEM_QUEUE_OCC_16_count,             0
MEM_QUEUE_OCC_16_pct,         -nan
MEM_QUEUE_OCC_16_total_count,             0
MEM_QUEUE_OCC_16_total_pct,         -nan

MEM_QUEUE_OCC_20_count,             0
MEM_QUEUE_OCC_20_pct,         -nan
MEM_QUEUE_OCC_20_total_count,             0
MEM_QUEUE_OCC_20_total_pct,         -nan

MEM_QUEUE_OCC_24_count,             0
MEM_QUEUE_OCC_24_pct,         -nan
MEM_QUEUE_OCC_24_total_count,             0
MEM_QUEUE_OCC_24_total_pct,         -nan

MEM_QUEUE_OCC_28_count,             0
MEM_QUEUE_OCC_28_pct,         -nan
MEM_QUEUE_OCC_28_total_count,             0
MEM_QUEUE_OCC_28_total_pct,         -nan

MEM_QUEUE_OCC_32_count,             0
MEM_QUEUE_OCC_32_pct,         -nan
MEM_QUEUE_OCC_32_total_count,             0
MEM_QUEUE_OCC_32_total_pct,         -nan

MEM_QUEUE_OCC_36_count,             0
MEM_QUEUE_OCC_36_pct,         -nan
MEM_QUEUE_OCC_36_total_count,             0
MEM_QUEUE_OCC_36_total_pct,         -nan

MEM_QUEUE_OCC_40_count,             0
MEM_QUEUE_OCC_40_pct,         -nan
MEM_QUEUE_OCC_40_total_count,             0
MEM_QUEUE_OCC_40_total_pct,         -nan

MEM_QUEUE_OCC_44_count,             0
MEM_QUEUE_OCC_44_pct,         -nan
MEM_QUEUE_OCC_44_total_count,             0
MEM_QUEUE_OCC_44_total_pct,         -nan

MEM_QUEUE_OCC_48_count,             0
MEM_QUEUE_OCC_48_pct,         -nan
MEM_QUEUE_OCC_48_total_count,             0
MEM_QUEUE_OCC_48_total_pct,         -nan

MEM_QUEUE_OCC_52_count,             0
MEM_QUEUE_OCC_52_pct,         -nan
MEM_QUEUE_OCC_52_total_count,             0
MEM_QUEUE_OCC_52_total_pct,         -nan

MEM_QUEUE_OCC_56_count,             0
MEM_QUEUE_OCC_56_pct,         -nan
MEM_QUEUE_OCC_56_total_count,             0
MEM_QUEUE_OCC_56_total_pct,         -nan

MEM_QUEUE_OCC_60_count,             0
MEM_QUEUE_OCC_60_pct,         -nan
MEM_QUEUE_OCC_60_total_count,             0
MEM_QUEUE_OCC_60_total_pct,         -nan

MEM_QUEUE_OCC_64_count,             0
MEM_QUEUE_OCC_64_pct,         -nan
MEM_QUEUE_OCC_64_total_count,             0
MEM_QUEUE_OCC_64_total_pct,         -nan

MEM_QUEUE_OCC_68_count,             0
MEM_QUEUE_OCC_68_pct,         -nan
MEM_QUEUE_OCC_68_total_count,             0
MEM_QUEUE_OCC_68_total_pct,         -nan

MEM_QUEUE_OCC_72_count,             0
MEM_QUEUE_OCC_72_pct,         -nan
MEM_QUEUE_OCC_72_total_count,             0
MEM_QUEUE_OCC_72_total_pct,         -nan

MEM_QUEUE_OCC_76_count,             0
MEM_QUEUE_OCC_76_pct,         -nan
MEM_QUEUE_OCC_76_total_count,             0
MEM_QUEUE_OCC_76_total_pct,         -nan

MEM_QUEUE_OCC_80_count,             0
MEM_QUEUE_OCC_80_pct,         -nan
MEM_QUEUE_OCC_80_total_count,             0
MEM_QUEUE_OCC_80_total_pct,         -nan

MEM_QUEUE_OCC_84_count,             0
MEM_QUEUE_OCC_84_pct,         -nan
MEM_QUEUE_OCC_84_total_count,             0
MEM_QUEUE_OCC_84_total_pct,         -nan

MEM_QUEUE_OCC_88_count,             0
MEM_QUEUE_OCC_88_pct,         -nan
MEM_QUEUE_OCC_88_total_count,             0
MEM_QUEUE_OCC_88_total_pct,         -nan

MEM_QUEUE_OCC_92_count,             0
MEM_QUEUE_OCC_92_pct,         -nan
MEM_QUEUE_OCC_92_total_count,             0
MEM_QUEUE_OCC_92_total_pct,         -nan

MEM_QUEUE_OCC_96_count,             0
MEM_QUEUE_OCC_96_pct,         -nan
MEM_QUEUE_OCC_96_total_count,             0
MEM_QUEUE_OCC_96_total_pct,         -nan

MEM_QUEUE_OCC_100_count,             0
MEM_QUEUE_OCC_100_pct,         -nan
MEM_QUEUE_OCC_100_total_count,             0
MEM_QUEUE_OCC_100_total_pct,         -nan

MEM_QUEUE_OCC_104_count,             0
MEM_QUEUE_OCC_104_pct,         -nan
MEM_QUEUE_OCC_104_total_count,             0
MEM_QUEUE_OCC_104_total_pct,         -nan

MEM_QUEUE_OCC_108_count,             0
MEM_QUEUE_OCC_108_pct,         -nan
MEM_QUEUE_OCC_108_total_count,             0
MEM_QUEUE_OCC_108_total_pct,         -nan

MEM_QUEUE_OCC_112_count,             0
MEM_QUEUE_OCC_112_pct,         -nan
MEM_QUEUE_OCC_112_total_count,             0
MEM_QUEUE_OCC_112_total_pct,         -nan

MEM_QUEUE_OCC_116_count,             0
MEM_QUEUE_OCC_116_pct,         -nan
MEM_QUEUE_OCC_116_total_count,             0
MEM_QUEUE_OCC_116_total_pct,         -nan

MEM_QUEUE_OCC_120_count,             0
MEM_QUEUE_OCC_120_pct,         -nan
MEM_QUEUE_OCC_120_total_count,             0
MEM_QUEUE_OCC_120_total_pct,         -nan

MEM_QUEUE_OCC_124_count,             0
MEM_QUEUE_OCC_124_pct,         -nan
MEM_QUEUE_OCC_124_total_count,             0
MEM_QUEUE_OCC_124_total_pct,         -nan

MEM_QUEUE_OCC_128_count,             0
MEM_QUEUE_OCC_128_pct,         -nan
MEM_QUEUE_OCC_128_total_count,             0
MEM_QUEUE_OCC_128_total_pct,         -nan
MEM_QUEUE_OCC_128_sum_count,             0
MEM_QUEUE_OCC_128_sum_pct,         -nan
MEM_QUEUE_OCC_128_sum_total_count,             0
MEM_QUEUE_OCC_128_sum_total_pct,         -nan
MEM_QUEUE_OCC_128_mean,         -nan
MEM_QUEUE_OCC_128_stddev,         -nan
MEM_QUEUE_OCC_128_total_mean,         -nan
MEM_QUEUE_OCC_128_total_stddev,         -nan

OPEN_PAGE_HIT_count,             0
OPEN_PAGE_HIT_pct,         -nan
OPEN_PAGE_HIT_total_count,             0
OPEN_PAGE_HIT_total_pct,         -nan

CLOSED_PAGE_MISS_count,             0
CLOSED_PAGE_MISS_pct,         -nan
CLOSED_PAGE_MISS_total_count,             0
CLOSED_PAGE_MISS_total_pct,         -nan

WRONG_PAGE_MISS_count,             0
WRONG_PAGE_MISS_pct,         -nan
WRONG_PAGE_MISS_total_count,             0
WRONG_PAGE_MISS_total_pct,         -nan
WRONG_PAGE_MISS_sum_count,             0
WRONG_PAGE_MISS_sum_pct,         -nan
WRONG_PAGE_MISS_sum_total_count,             0
WRONG_PAGE_MISS_sum_total_pct,         -nan
WRONG_PAGE_MISS_mean,         -nan
WRONG_PAGE_MISS_stddev,         -nan
WRONG_PAGE_MISS_total_mean,         -nan
WRONG_PAGE_MISS_total_stddev,         -nan

L0_LD_BANK_BLOCK_count,             0
L0_LD_BANK_BLOCK_pct,         -nan
L0_LD_BANK_BLOCK_total_count,             0
L0_LD_BANK_BLOCK_total_pct,         -nan

L0_LD_BANK_AVAIL_count,             0
L0_LD_BANK_AVAIL_pct,         -nan
L0_LD_BANK_AVAIL_total_count,             0
L0_LD_BANK_AVAIL_total_pct,         -nan
L0_LD_BANK_AVAIL_sum_count,             0
L0_LD_BANK_AVAIL_sum_pct,         -nan
L0_LD_BANK_AVAIL_sum_total_count,             0
L0_LD_BANK_AVAIL_sum_total_pct,         -nan
L0_LD_BANK_AVAIL_mean,         -nan
L0_LD_BANK_AVAIL_stddev,         -nan
L0_LD_BANK_AVAIL_total_mean,         -nan
L0_LD_BANK_AVAIL_total_stddev,         -nan

L0_ST_BANK_BLOCK_count,             0
L0_ST_BANK_BLOCK_pct,         -nan
L0_ST_BANK_BLOCK_total_count,             0
L0_ST_BANK_BLOCK_total_pct,         -nan

L0_ST_BANK_AVAIL_count,             0
L0_ST_BANK_AVAIL_pct,         -nan
L0_ST_BANK_AVAIL_total_count,             0
L0_ST_BANK_AVAIL_total_pct,         -nan
L0_ST_BANK_AVAIL_sum_count,             0
L0_ST_BANK_AVAIL_sum_pct,         -nan
L0_ST_BANK_AVAIL_sum_total_count,             0
L0_ST_BANK_AVAIL_sum_total_pct,         -nan
L0_ST_BANK_AVAIL_mean,         -nan
L0_ST_BANK_AVAIL_stddev,         -nan
L0_ST_BANK_AVAIL_total_mean,         -nan
L0_ST_BANK_AVAIL_total_stddev,         -nan

L0_LD_CACHE_BLOCK_count,             0
L0_LD_CACHE_BLOCK_pct,         -nan
L0_LD_CACHE_BLOCK_total_count,             0
L0_LD_CACHE_BLOCK_total_pct,         -nan

L0_LD_CACHE_AVAIL_count,             0
L0_LD_CACHE_AVAIL_pct,         -nan
L0_LD_CACHE_AVAIL_total_count,             0
L0_LD_CACHE_AVAIL_total_pct,         -nan
L0_LD_CACHE_AVAIL_sum_count,             0
L0_LD_CACHE_AVAIL_sum_pct,         -nan
L0_LD_CACHE_AVAIL_sum_total_count,             0
L0_LD_CACHE_AVAIL_sum_total_pct,         -nan
L0_LD_CACHE_AVAIL_mean,         -nan
L0_LD_CACHE_AVAIL_stddev,         -nan
L0_LD_CACHE_AVAIL_total_mean,         -nan
L0_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_LD_BANK_BLOCK_count,           457
MLC_LD_BANK_BLOCK_pct,        0.038
MLC_LD_BANK_BLOCK_total_count,           457
MLC_LD_BANK_BLOCK_total_pct,        0.038

MLC_LD_BANK_AVAIL_count,       1187873
MLC_LD_BANK_AVAIL_pct,       99.962
MLC_LD_BANK_AVAIL_total_count,       1187873
MLC_LD_BANK_AVAIL_total_pct,       99.962
MLC_LD_BANK_AVAIL_sum_count,       1188330
MLC_LD_BANK_AVAIL_sum_pct,      100.000
MLC_LD_BANK_AVAIL_sum_total_count,       1188330
MLC_LD_BANK_AVAIL_sum_total_pct,      100.000
MLC_LD_BANK_AVAIL_mean,         1.00
MLC_LD_BANK_AVAIL_stddev,         1.00
MLC_LD_BANK_AVAIL_total_mean,         1.00
MLC_LD_BANK_AVAIL_total_stddev,         1.00

MLC_ST_BANK_BLOCK_count,             0
MLC_ST_BANK_BLOCK_pct,        0.000
MLC_ST_BANK_BLOCK_total_count,             0
MLC_ST_BANK_BLOCK_total_pct,        0.000

MLC_ST_BANK_AVAIL_count,       1023013
MLC_ST_BANK_AVAIL_pct,      100.000
MLC_ST_BANK_AVAIL_total_count,       1023013
MLC_ST_BANK_AVAIL_total_pct,      100.000
MLC_ST_BANK_AVAIL_sum_count,       1023013
MLC_ST_BANK_AVAIL_sum_pct,      100.000
MLC_ST_BANK_AVAIL_sum_total_count,       1023013
MLC_ST_BANK_AVAIL_sum_total_pct,      100.000
MLC_ST_BANK_AVAIL_mean,         1.00
MLC_ST_BANK_AVAIL_stddev,         1.00
MLC_ST_BANK_AVAIL_total_mean,         1.00
MLC_ST_BANK_AVAIL_total_stddev,         1.00

MLC_LD_CACHE_BLOCK_count,             0
MLC_LD_CACHE_BLOCK_pct,         -nan
MLC_LD_CACHE_BLOCK_total_count,             0
MLC_LD_CACHE_BLOCK_total_pct,         -nan

MLC_LD_CACHE_AVAIL_count,             0
MLC_LD_CACHE_AVAIL_pct,         -nan
MLC_LD_CACHE_AVAIL_total_count,             0
MLC_LD_CACHE_AVAIL_total_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_count,             0
MLC_LD_CACHE_AVAIL_sum_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_total_count,             0
MLC_LD_CACHE_AVAIL_sum_total_pct,         -nan
MLC_LD_CACHE_AVAIL_mean,         -nan
MLC_LD_CACHE_AVAIL_stddev,         -nan
MLC_LD_CACHE_AVAIL_total_mean,         -nan
MLC_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_ST_CACHE_BLOCK_count,             0
MLC_ST_CACHE_BLOCK_pct,         -nan
MLC_ST_CACHE_BLOCK_total_count,             0
MLC_ST_CACHE_BLOCK_total_pct,         -nan

MLC_ST_CACHE_AVAIL_count,             0
MLC_ST_CACHE_AVAIL_pct,         -nan
MLC_ST_CACHE_AVAIL_total_count,             0
MLC_ST_CACHE_AVAIL_total_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_count,             0
MLC_ST_CACHE_AVAIL_sum_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_total_count,             0
MLC_ST_CACHE_AVAIL_sum_total_pct,         -nan
MLC_ST_CACHE_AVAIL_mean,         -nan
MLC_ST_CACHE_AVAIL_stddev,         -nan
MLC_ST_CACHE_AVAIL_total_mean,         -nan
MLC_ST_CACHE_AVAIL_total_stddev,         -nan

L1_LD_BANK_BLOCK_count,        284366
L1_LD_BANK_BLOCK_pct,       10.441
L1_LD_BANK_BLOCK_total_count,        284366
L1_LD_BANK_BLOCK_total_pct,       10.441

L1_LD_BANK_AVAIL_count,       2439144
L1_LD_BANK_AVAIL_pct,       89.559
L1_LD_BANK_AVAIL_total_count,       2439144
L1_LD_BANK_AVAIL_total_pct,       89.559
L1_LD_BANK_AVAIL_sum_count,       2723510
L1_LD_BANK_AVAIL_sum_pct,      100.000
L1_LD_BANK_AVAIL_sum_total_count,       2723510
L1_LD_BANK_AVAIL_sum_total_pct,      100.000
L1_LD_BANK_AVAIL_mean,         0.90
L1_LD_BANK_AVAIL_stddev,         0.85
L1_LD_BANK_AVAIL_total_mean,         0.90
L1_LD_BANK_AVAIL_total_stddev,         0.85

L1_ST_BANK_BLOCK_count,           628
L1_ST_BANK_BLOCK_pct,        0.065
L1_ST_BANK_BLOCK_total_count,           628
L1_ST_BANK_BLOCK_total_pct,        0.065

L1_ST_BANK_AVAIL_count,        967324
L1_ST_BANK_AVAIL_pct,       99.935
L1_ST_BANK_AVAIL_total_count,        967324
L1_ST_BANK_AVAIL_total_pct,       99.935
L1_ST_BANK_AVAIL_sum_count,        967952
L1_ST_BANK_AVAIL_sum_pct,      100.000
L1_ST_BANK_AVAIL_sum_total_count,        967952
L1_ST_BANK_AVAIL_sum_total_pct,      100.000
L1_ST_BANK_AVAIL_mean,         1.00
L1_ST_BANK_AVAIL_stddev,         1.00
L1_ST_BANK_AVAIL_total_mean,         1.00
L1_ST_BANK_AVAIL_total_stddev,         1.00

L1_LD_CACHE_BLOCK_count,             0
L1_LD_CACHE_BLOCK_pct,         -nan
L1_LD_CACHE_BLOCK_total_count,             0
L1_LD_CACHE_BLOCK_total_pct,         -nan

L1_LD_CACHE_AVAIL_count,             0
L1_LD_CACHE_AVAIL_pct,         -nan
L1_LD_CACHE_AVAIL_total_count,             0
L1_LD_CACHE_AVAIL_total_pct,         -nan
L1_LD_CACHE_AVAIL_sum_count,             0
L1_LD_CACHE_AVAIL_sum_pct,         -nan
L1_LD_CACHE_AVAIL_sum_total_count,             0
L1_LD_CACHE_AVAIL_sum_total_pct,         -nan
L1_LD_CACHE_AVAIL_mean,         -nan
L1_LD_CACHE_AVAIL_stddev,         -nan
L1_LD_CACHE_AVAIL_total_mean,         -nan
L1_LD_CACHE_AVAIL_total_stddev,         -nan

L1_ST_CACHE_BLOCK_count,             0
L1_ST_CACHE_BLOCK_pct,         -nan
L1_ST_CACHE_BLOCK_total_count,             0
L1_ST_CACHE_BLOCK_total_pct,         -nan

L1_ST_CACHE_AVAIL_count,             0
L1_ST_CACHE_AVAIL_pct,         -nan
L1_ST_CACHE_AVAIL_total_count,             0
L1_ST_CACHE_AVAIL_total_pct,         -nan
L1_ST_CACHE_AVAIL_sum_count,             0
L1_ST_CACHE_AVAIL_sum_pct,         -nan
L1_ST_CACHE_AVAIL_sum_total_count,             0
L1_ST_CACHE_AVAIL_sum_total_pct,         -nan
L1_ST_CACHE_AVAIL_mean,         -nan
L1_ST_CACHE_AVAIL_stddev,         -nan
L1_ST_CACHE_AVAIL_total_mean,         -nan
L1_ST_CACHE_AVAIL_total_stddev,         -nan

MEM_LD_BANK_BLOCK_count,             0
MEM_LD_BANK_BLOCK_pct,         -nan
MEM_LD_BANK_BLOCK_total_count,             0
MEM_LD_BANK_BLOCK_total_pct,         -nan

MEM_LD_BANK_AVAIL_count,             0
MEM_LD_BANK_AVAIL_pct,         -nan
MEM_LD_BANK_AVAIL_total_count,             0
MEM_LD_BANK_AVAIL_total_pct,         -nan
MEM_LD_BANK_AVAIL_sum_count,             0
MEM_LD_BANK_AVAIL_sum_pct,         -nan
MEM_LD_BANK_AVAIL_sum_total_count,             0
MEM_LD_BANK_AVAIL_sum_total_pct,         -nan
MEM_LD_BANK_AVAIL_mean,         -nan
MEM_LD_BANK_AVAIL_stddev,         -nan
MEM_LD_BANK_AVAIL_total_mean,         -nan
MEM_LD_BANK_AVAIL_total_stddev,         -nan

MEM_ST_BANK_BLOCK_count,             0
MEM_ST_BANK_BLOCK_pct,         -nan
MEM_ST_BANK_BLOCK_total_count,             0
MEM_ST_BANK_BLOCK_total_pct,         -nan

MEM_ST_BANK_AVAIL_count,             0
MEM_ST_BANK_AVAIL_pct,         -nan
MEM_ST_BANK_AVAIL_total_count,             0
MEM_ST_BANK_AVAIL_total_pct,         -nan
MEM_ST_BANK_AVAIL_sum_count,             0
MEM_ST_BANK_AVAIL_sum_pct,         -nan
MEM_ST_BANK_AVAIL_sum_total_count,             0
MEM_ST_BANK_AVAIL_sum_total_pct,         -nan
MEM_ST_BANK_AVAIL_mean,         -nan
MEM_ST_BANK_AVAIL_stddev,         -nan
MEM_ST_BANK_AVAIL_total_mean,         -nan
MEM_ST_BANK_AVAIL_total_stddev,         -nan

MEM_PF_BANK_BLOCK_count,             0
MEM_PF_BANK_BLOCK_pct,         -nan
MEM_PF_BANK_BLOCK_total_count,             0
MEM_PF_BANK_BLOCK_total_pct,         -nan

MEM_PF_BANK_AVAIL_count,             0
MEM_PF_BANK_AVAIL_pct,         -nan
MEM_PF_BANK_AVAIL_total_count,             0
MEM_PF_BANK_AVAIL_total_pct,         -nan
MEM_PF_BANK_AVAIL_sum_count,             0
MEM_PF_BANK_AVAIL_sum_pct,         -nan
MEM_PF_BANK_AVAIL_sum_total_count,             0
MEM_PF_BANK_AVAIL_sum_total_pct,         -nan
MEM_PF_BANK_AVAIL_mean,         -nan
MEM_PF_BANK_AVAIL_stddev,         -nan
MEM_PF_BANK_AVAIL_total_mean,         -nan
MEM_PF_BANK_AVAIL_total_stddev,         -nan

L0_FILL_count,             0
L0_FILL_total_count,             0

L1_FILL_count,       1331657
L1_FILL_pct,      100.000
L1_FILL_total_count,       1331657
L1_FILL_total_pct,      100.000

L1_WB_FILL_count,             0
L1_WB_FILL_pct,        0.000
L1_WB_FILL_total_count,             0
L1_WB_FILL_total_pct,        0.000
L1_WB_FILL_sum_count,       1331657
L1_WB_FILL_sum_pct,      100.000
L1_WB_FILL_sum_total_count,       1331657
L1_WB_FILL_sum_total_pct,      100.000
L1_WB_FILL_mean,         0.00
L1_WB_FILL_stddev,         0.00
L1_WB_FILL_total_mean,         0.00
L1_WB_FILL_total_stddev,         0.00

L1_DEMAND_FILL_count,         25296
L1_DEMAND_FILL_pct,        1.900
L1_DEMAND_FILL_total_count,         25296
L1_DEMAND_FILL_total_pct,        1.900

L1_PREF_FILL_count,       1306361
L1_PREF_FILL_pct,       98.100
L1_PREF_FILL_total_count,       1306361
L1_PREF_FILL_total_pct,       98.100
L1_PREF_FILL_sum_count,       1331657
L1_PREF_FILL_sum_pct,      100.000
L1_PREF_FILL_sum_total_count,       1331657
L1_PREF_FILL_sum_total_pct,      100.000
L1_PREF_FILL_mean,         0.98
L1_PREF_FILL_stddev,         0.97
L1_PREF_FILL_total_mean,         0.98
L1_PREF_FILL_total_stddev,         0.97

MLC_FILL_count,       1327121
MLC_FILL_pct,       99.992
MLC_FILL_total_count,       1327121
MLC_FILL_total_pct,       99.992

MLC_WB_FILL_count,           105
MLC_WB_FILL_pct,        0.008
MLC_WB_FILL_total_count,           105
MLC_WB_FILL_total_pct,        0.008
MLC_WB_FILL_sum_count,       1327226
MLC_WB_FILL_sum_pct,      100.000
MLC_WB_FILL_sum_total_count,       1327226
MLC_WB_FILL_sum_total_pct,      100.000
MLC_WB_FILL_mean,         0.00
MLC_WB_FILL_stddev,         0.01
MLC_WB_FILL_total_mean,         0.00
MLC_WB_FILL_total_stddev,         0.01

MLC_DEMAND_FILL_count,       1148975
MLC_DEMAND_FILL_pct,       86.577
MLC_DEMAND_FILL_total_count,       1148975
MLC_DEMAND_FILL_total_pct,       86.577

MLC_PREF_FILL_count,        178146
MLC_PREF_FILL_pct,       13.423
MLC_PREF_FILL_total_count,        178146
MLC_PREF_FILL_total_pct,       13.423
MLC_PREF_FILL_sum_count,       1327121
MLC_PREF_FILL_sum_pct,      100.000
MLC_PREF_FILL_sum_total_count,       1327121
MLC_PREF_FILL_sum_total_pct,      100.000
MLC_PREF_FILL_mean,         0.13
MLC_PREF_FILL_stddev,         0.32
MLC_PREF_FILL_total_mean,         0.13
MLC_PREF_FILL_total_stddev,         0.32

NORESET_L1_FILL_count,       1331657
NORESET_L1_FILL_total_count,       1331657

NORESET_L1_FILL_NONPREF_count,         18210
NORESET_L1_FILL_NONPREF_total_count,         18210

NORESET_L1_FILL_PREF_count,       1313447
NORESET_L1_FILL_PREF_total_count,       1313447

NORESET_L1_EVICT_count,       1298889
NORESET_L1_EVICT_total_count,       1298889

NORESET_L1_EVICT_NONPREF_count,         24309
NORESET_L1_EVICT_NONPREF_total_count,         24309

NORESET_L1_EVICT_PREF_USED_count,       1245967
NORESET_L1_EVICT_PREF_USED_total_count,       1245967

NORESET_L1_EVICT_PREF_UNUSED_count,         28613
NORESET_L1_EVICT_PREF_UNUSED_total_count,         28613

NORESET_L1_PREF_USED_count,       1102819
NORESET_L1_PREF_USED_total_count,       1102819

ORACLE_OFFPATH_DC_FILL_count,             0
ORACLE_OFFPATH_DC_FILL_total_count,             0

ORACLE_OFFPATH_IC_FILL_count,             0
ORACLE_OFFPATH_IC_FILL_total_count,             0

ORACLE_OFFPATH_L1_FILL_count,             0
ORACLE_OFFPATH_L1_FILL_total_count,             0

UPDATE_EVENT_QUEUE_PROCESS_count,             0
UPDATE_EVENT_QUEUE_PROCESS_total_count,             0

INSERT_EVENT_QUEUE_PROCESS_count,             0
INSERT_EVENT_QUEUE_PROCESS_total_count,             0

ICFILL_AFTER_REDIRECT_count,             0
ICFILL_AFTER_REDIRECT_total_count,             0

EVENT_QUEUE_MATCH_ADD_REQ_count,             0
EVENT_QUEUE_MATCH_ADD_REQ_total_count,             0

DC_PREF_CACHE_INSERT_REQ_count,             0
DC_PREF_CACHE_INSERT_REQ_total_count,             0

DC_PREF_REQ_DCACHE_HIT_count,             0
DC_PREF_REQ_DCACHE_HIT_pct,         -nan
DC_PREF_REQ_DCACHE_HIT_total_count,             0
DC_PREF_REQ_DCACHE_HIT_total_pct,         -nan

DC_PREF_REQ_PREF_CACHE_HIT_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_pct,         -nan
DC_PREF_REQ_PREF_CACHE_HIT_total_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_total_pct,         -nan

DC_PREF_REQ_L1_MISS_count,             0
DC_PREF_REQ_L1_MISS_pct,         -nan
DC_PREF_REQ_L1_MISS_total_count,             0
DC_PREF_REQ_L1_MISS_total_pct,         -nan

DC_PREF_REQ_CORR_count,             0
DC_PREF_REQ_CORR_pct,         -nan
DC_PREF_REQ_CORR_total_count,             0
DC_PREF_REQ_CORR_total_pct,         -nan
DC_PREF_REQ_CORR_sum_count,             0
DC_PREF_REQ_CORR_sum_pct,         -nan
DC_PREF_REQ_CORR_sum_total_count,             0
DC_PREF_REQ_CORR_sum_total_pct,         -nan
DC_PREF_REQ_CORR_mean,         -nan
DC_PREF_REQ_CORR_stddev,         -nan
DC_PREF_REQ_CORR_total_mean,         -nan
DC_PREF_REQ_CORR_total_stddev,         -nan

DC_PREF_CACHE_INSERT_count,             0
DC_PREF_CACHE_INSERT_total_count,             0

DC_PREF_CACHE_HIT_PER_count,             0
DC_PREF_CACHE_HIT_PER_pct,        0.000
DC_PREF_CACHE_HIT_PER_total_count,             0
DC_PREF_CACHE_HIT_PER_total_pct,        0.000

DC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
DC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

DC_PREF_CACHE_HIT_count,             0
DC_PREF_CACHE_HIT_total_count,             0

DC_PREF_CACHE_HIT_OFFPATH_count,             0
DC_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_HIT_L1_MISS_count,             0
DC_PREF_HIT_L1_MISS_total_count,             0

IC_PREF_CACHE_HIT_PER_count,             0
IC_PREF_CACHE_HIT_PER_pct,        0.000
IC_PREF_CACHE_HIT_PER_total_count,             0
IC_PREF_CACHE_HIT_PER_total_pct,        0.000

IC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
IC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

IC_PREF_CACHE_HIT_count,             0
IC_PREF_CACHE_HIT_total_count,             0

IC_PREF_CACHE_HIT_OFFPATH_count,             0
IC_PREF_CACHE_HIT_OFFPATH_total_count,             0

L1_PREF_CACHE_HIT_PER_count,             0
L1_PREF_CACHE_HIT_PER_pct,        0.000
L1_PREF_CACHE_HIT_PER_total_count,             0
L1_PREF_CACHE_HIT_PER_total_pct,        0.000

L1_PREF_CACHE_HIT_PER_OFFPATH_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
L1_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

L1_PREF_CACHE_HIT_count,             0
L1_PREF_CACHE_HIT_total_count,             0

L1_PREF_CACHE_HIT_OFFPATH_count,             0
L1_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_CACHE_FILL_count,             0
DC_PREF_CACHE_FILL_total_count,             0

DC_PREF_MOVE_DC_count,             0
DC_PREF_MOVE_DC_pct,         -nan
DC_PREF_MOVE_DC_total_count,             0
DC_PREF_MOVE_DC_total_pct,         -nan

DC_PREF_MOVE_L1_count,             0
DC_PREF_MOVE_L1_pct,         -nan
DC_PREF_MOVE_L1_total_count,             0
DC_PREF_MOVE_L1_total_pct,         -nan

IC_PREF_CACHE_FILL_count,             0
IC_PREF_CACHE_FILL_total_count,             0

IC_PREF_MOVE_IC_count,             0
IC_PREF_MOVE_IC_pct,         -nan
IC_PREF_MOVE_IC_total_count,             0
IC_PREF_MOVE_IC_total_pct,         -nan

IC_PREF_MOVE_L1_count,             0
IC_PREF_MOVE_L1_pct,         -nan
IC_PREF_MOVE_L1_total_count,             0
IC_PREF_MOVE_L1_total_pct,         -nan

L1_PREF_CACHE_FILL_count,             0
L1_PREF_CACHE_FILL_total_count,             0

L1_PREF_MOVE_L1_count,             0
L1_PREF_MOVE_L1_pct,         -nan
L1_PREF_MOVE_L1_total_count,             0
L1_PREF_MOVE_L1_total_pct,         -nan

OFF_PATH_CONFIRMED_count,         28670
OFF_PATH_CONFIRMED_total_count,         28670

OFF_PATH_NO_FILL_L1_count,             0
OFF_PATH_NO_FILL_L1_total_count,             0

WB_L1_MISS_FILL_L1_count,             0
WB_L1_MISS_FILL_L1_total_count,             0

WB_MLC_MISS_FILL_MLC_count,           105
WB_MLC_MISS_FILL_MLC_total_count,           105

ICACHE_EVICT_REQ_WB_L1_count,             0
ICACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_count,             0
DCACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_NOREAD_count,             0
DCACHE_EVICT_REQ_WB_L1_NOREAD_total_count,             0

L1_FILL_SKIPPED_count,             0
L1_FILL_SKIPPED_total_count,             0

MLC_FILL_SKIPPED_count,             0
MLC_FILL_SKIPPED_total_count,             0

DCACHE_FILL_count,       1353100
DCACHE_FILL_total_count,       1353100

DCACHE_WB_REQ_count,       1023013
DCACHE_WB_REQ_pct,        0.756
DCACHE_WB_REQ_total_count,       1023013
DCACHE_WB_REQ_total_pct,        0.756

DCACHE_WB_REQ_DIRTY_count,       1023013
DCACHE_WB_REQ_DIRTY_pct,      100.000
DCACHE_WB_REQ_DIRTY_total_count,       1023013
DCACHE_WB_REQ_DIRTY_total_pct,      100.000

DCACHE_WB_REQ_NODIRTY_count,             0
DCACHE_WB_REQ_NODIRTY_pct,        0.000
DCACHE_WB_REQ_NODIRTY_total_count,             0
DCACHE_WB_REQ_NODIRTY_total_pct,        0.000
DCACHE_WB_REQ_NODIRTY_sum_count,       1023013
DCACHE_WB_REQ_NODIRTY_sum_pct,      100.000
DCACHE_WB_REQ_NODIRTY_sum_total_count,       1023013
DCACHE_WB_REQ_NODIRTY_sum_total_pct,      100.000
DCACHE_WB_REQ_NODIRTY_mean,         0.00
DCACHE_WB_REQ_NODIRTY_stddev,         0.00
DCACHE_WB_REQ_NODIRTY_total_mean,         0.00
DCACHE_WB_REQ_NODIRTY_total_stddev,         0.00

ICACHE_FILL_count,          9201
ICACHE_FILL_total_count,          9201

ICACHE_WB_REQ_count,             0
ICACHE_WB_REQ_pct,        0.000
ICACHE_WB_REQ_total_count,             0
ICACHE_WB_REQ_total_pct,        0.000

L1_FILL_DIRTY_count,        941511
L1_FILL_DIRTY_pct,        0.707
L1_FILL_DIRTY_total_count,        941511
L1_FILL_DIRTY_total_pct,        0.707

MLC_FILL_DIRTY_count,        967324
MLC_FILL_DIRTY_pct,        0.729
MLC_FILL_DIRTY_total_count,        967324
MLC_FILL_DIRTY_total_pct,        0.729

ICACHE_UNUSEFUL_CL_CYC_count,    1774008385
ICACHE_UNUSEFUL_CL_CYC_total_count,    1774008385

ICACHE_UNUSEFUL_CL_count,          1139
ICACHE_UNUSEFUL_CL_total_count,          1139

ICACHE_EVICT_MISS_ONPATH_BY_FDIP_count,           623
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_pct,       61.500
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_count,           623
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_pct,       61.500

ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_count,           390
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_pct,       38.500
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_count,           390
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_pct,       38.500
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_count,          1013
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_count,          1013
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_mean,         0.38
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_stddev,         0.45
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_mean,         0.38
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_stddev,         0.45

ICACHE_EVICT_MISS_BY_FDIP_ONPATH_count,             3
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_pct,        0.296
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_count,             3
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_pct,        0.296

ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_count,          1010
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_pct,       99.704
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_count,          1010
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_pct,       99.704
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_count,          1013
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_count,          1013
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_mean,         1.00
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_stddev,         1.00
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_mean,         1.00
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_stddev,         1.00

ICACHE_EVICT_HIT_ONPATH_BY_FDIP_count,          6833
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_pct,       91.854
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_count,          6833
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_pct,       91.854

ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_count,           606
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_pct,        8.146
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_count,           606
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_pct,        8.146
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_count,          7439
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_count,          7439
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_mean,         0.08
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_stddev,         0.26
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_mean,         0.08
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_stddev,         0.26

ICACHE_EVICT_HIT_BY_FDIP_ONPATH_count,          6016
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_pct,       80.871
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_count,          6016
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_pct,       80.871

ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_count,          1423
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_pct,       19.129
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_count,          1423
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_pct,       19.129
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_count,          7439
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_count,          7439
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_mean,         0.19
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_stddev,         0.36
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_mean,         0.19
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_stddev,         0.36

MEM_REQ_DENIED_NULL_count,             0
MEM_REQ_DENIED_NULL_pct,         -nan
MEM_REQ_DENIED_NULL_total_count,             0
MEM_REQ_DENIED_NULL_total_pct,         -nan

MEM_REQ_DENIED_INST_OUTOF_CS_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_pct,         -nan
MEM_REQ_DENIED_INST_OUTOF_CS_total_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_IN_CS_count,             0
MEM_REQ_DENIED_DATA_IN_CS_pct,         -nan
MEM_REQ_DENIED_DATA_IN_CS_total_count,             0
MEM_REQ_DENIED_DATA_IN_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_OUTOF_RANGE_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_stddev,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_stddev,         -nan

MEM_REQ_DENIED_count,             0
MEM_REQ_DENIED_pct,         -nan
MEM_REQ_DENIED_total_count,             0
MEM_REQ_DENIED_total_pct,         -nan

MEM_REQ_NOT_DENIED_count,             0
MEM_REQ_NOT_DENIED_pct,         -nan
MEM_REQ_NOT_DENIED_total_count,             0
MEM_REQ_NOT_DENIED_total_pct,         -nan
MEM_REQ_NOT_DENIED_sum_count,             0
MEM_REQ_NOT_DENIED_sum_pct,         -nan
MEM_REQ_NOT_DENIED_sum_total_count,             0
MEM_REQ_NOT_DENIED_sum_total_pct,         -nan
MEM_REQ_NOT_DENIED_mean,         -nan
MEM_REQ_NOT_DENIED_stddev,         -nan
MEM_REQ_NOT_DENIED_total_mean,         -nan
MEM_REQ_NOT_DENIED_total_stddev,         -nan

DEMAND_HIT_WB_STALL_count,             0
DEMAND_HIT_WB_STALL_total_count,             0

EXCLUSION_VIOLATED_OSR_count,             0
EXCLUSION_VIOLATED_OSR_pct,         -nan
EXCLUSION_VIOLATED_OSR_total_count,             0
EXCLUSION_VIOLATED_OSR_total_pct,         -nan

EXCLUSION_VIOLATED_NOTOSR_count,             0
EXCLUSION_VIOLATED_NOTOSR_pct,         -nan
EXCLUSION_VIOLATED_NOTOSR_total_count,             0
EXCLUSION_VIOLATED_NOTOSR_total_pct,         -nan

EXCLUSION_NOT_VIOLATED_count,             0
EXCLUSION_NOT_VIOLATED_pct,         -nan
EXCLUSION_NOT_VIOLATED_total_count,             0
EXCLUSION_NOT_VIOLATED_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_count,             0
EXCLUSION_NOT_VIOLATED_sum_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_total_count,             0
EXCLUSION_NOT_VIOLATED_sum_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_mean,         -nan
EXCLUSION_NOT_VIOLATED_stddev,         -nan
EXCLUSION_NOT_VIOLATED_total_mean,         -nan
EXCLUSION_NOT_VIOLATED_total_stddev,         -nan

DIRTY_WRITE_TO_ICACHE_count,             0
DIRTY_WRITE_TO_ICACHE_total_count,             0

STREAM_DC_HIT_NOSEND_count,             0
STREAM_DC_HIT_NOSEND_pct,         -nan
STREAM_DC_HIT_NOSEND_total_count,             0
STREAM_DC_HIT_NOSEND_total_pct,         -nan

STREAM_WBQDC_HIT_NOSEND_count,             0
STREAM_WBQDC_HIT_NOSEND_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_total_count,             0
STREAM_WBQDC_HIT_NOSEND_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_total_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_stddev,         -nan
STREAM_WBQDC_HIT_NOSEND_total_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_total_stddev,         -nan

STREAM_DCACHE_PREF_HIT_count,             0
STREAM_DCACHE_PREF_HIT_total_count,             0

PREF_DC_HIT_ON_INSERT_count,             0
PREF_DC_HIT_ON_INSERT_pct,         -nan
PREF_DC_HIT_ON_INSERT_total_count,             0
PREF_DC_HIT_ON_INSERT_total_pct,         -nan

PREF_L1_HIT_ON_INSERT_count,             0
PREF_L1_HIT_ON_INSERT_pct,         -nan
PREF_L1_HIT_ON_INSERT_total_count,             0
PREF_L1_HIT_ON_INSERT_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_count,             0
PREF_L1_HIT_ON_INSERT_sum_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_total_count,             0
PREF_L1_HIT_ON_INSERT_sum_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_mean,         -nan
PREF_L1_HIT_ON_INSERT_stddev,         -nan
PREF_L1_HIT_ON_INSERT_total_mean,         -nan
PREF_L1_HIT_ON_INSERT_total_stddev,         -nan

L1_NEWREQ_MATCHED_MLC_REQ_count,           357
L1_NEWREQ_MATCHED_MLC_REQ_total_count,           357

MLC_NEWREQ_MATCHED_L2_PREF_count,        174430
MLC_NEWREQ_MATCHED_L2_PREF_total_count,        174430

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_pct,        0.000
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_pct,        0.000

NEWREQ_WB_MATCH_IGNORED_count,             0
NEWREQ_WB_MATCH_IGNORED_total_count,             0

DEMAND_MATCH_WB_NEW_DONE_FUNC_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_pct,         -nan

DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_stddev,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_stddev,         -nan

DEMAND_MATCH_WB_count,             0
DEMAND_MATCH_WB_pct,         -nan
DEMAND_MATCH_WB_total_count,             0
DEMAND_MATCH_WB_total_pct,         -nan

DEMAND_MATCH_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WBALL_IFETCH_count,             0
DEMAND_MATCH_WBALL_IFETCH_pct,         -nan
DEMAND_MATCH_WBALL_IFETCH_total_count,             0
DEMAND_MATCH_WBALL_IFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DFETCH_count,             0
DEMAND_MATCH_WBALL_DFETCH_pct,         -nan
DEMAND_MATCH_WBALL_DFETCH_total_count,             0
DEMAND_MATCH_WBALL_DFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DSTORE_count,             0
DEMAND_MATCH_WBALL_DSTORE_pct,         -nan
DEMAND_MATCH_WBALL_DSTORE_total_count,             0
DEMAND_MATCH_WBALL_DSTORE_total_pct,         -nan

DEMAND_MATCH_WBALL_IPRF_count,             0
DEMAND_MATCH_WBALL_IPRF_pct,         -nan
DEMAND_MATCH_WBALL_IPRF_total_count,             0
DEMAND_MATCH_WBALL_IPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_DPRF_count,             0
DEMAND_MATCH_WBALL_DPRF_pct,         -nan
DEMAND_MATCH_WBALL_DPRF_total_count,             0
DEMAND_MATCH_WBALL_DPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_count,             0
DEMAND_MATCH_WBALL_WB_pct,         -nan
DEMAND_MATCH_WBALL_WB_total_count,             0
DEMAND_MATCH_WBALL_WB_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_NODIRTY_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_IFETCH_count,             0
DEMAND_MATCH_WB_IFETCH_pct,         -nan
DEMAND_MATCH_WB_IFETCH_total_count,             0
DEMAND_MATCH_WB_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DFETCH_count,             0
DEMAND_MATCH_WB_DFETCH_pct,         -nan
DEMAND_MATCH_WB_DFETCH_total_count,             0
DEMAND_MATCH_WB_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DSTORE_count,             0
DEMAND_MATCH_WB_DSTORE_pct,         -nan
DEMAND_MATCH_WB_DSTORE_total_count,             0
DEMAND_MATCH_WB_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_IPRF_count,             0
DEMAND_MATCH_WB_IPRF_pct,         -nan
DEMAND_MATCH_WB_IPRF_total_count,             0
DEMAND_MATCH_WB_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_DPRF_count,             0
DEMAND_MATCH_WB_DPRF_pct,         -nan
DEMAND_MATCH_WB_DPRF_total_count,             0
DEMAND_MATCH_WB_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_WB_count,             0
DEMAND_MATCH_WB_WB_pct,         -nan
DEMAND_MATCH_WB_WB_total_count,             0
DEMAND_MATCH_WB_WB_total_pct,         -nan

DEMAND_MATCH_WB_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_ND_IFETCH_count,             0
DEMAND_MATCH_WB_ND_IFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_IFETCH_total_count,             0
DEMAND_MATCH_WB_ND_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DFETCH_count,             0
DEMAND_MATCH_WB_ND_DFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_DFETCH_total_count,             0
DEMAND_MATCH_WB_ND_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DSTORE_count,             0
DEMAND_MATCH_WB_ND_DSTORE_pct,         -nan
DEMAND_MATCH_WB_ND_DSTORE_total_count,             0
DEMAND_MATCH_WB_ND_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_ND_IPRF_count,             0
DEMAND_MATCH_WB_ND_IPRF_pct,         -nan
DEMAND_MATCH_WB_ND_IPRF_total_count,             0
DEMAND_MATCH_WB_ND_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_DPRF_count,             0
DEMAND_MATCH_WB_ND_DPRF_pct,         -nan
DEMAND_MATCH_WB_ND_DPRF_total_count,             0
DEMAND_MATCH_WB_ND_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_count,             0
DEMAND_MATCH_WB_ND_WB_pct,         -nan
DEMAND_MATCH_WB_ND_WB_total_count,             0
DEMAND_MATCH_WB_ND_WB_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_stddev,         -nan

WB_MATCH_DEMAND_count,             0
WB_MATCH_DEMAND_pct,        0.000
WB_MATCH_DEMAND_total_count,             0
WB_MATCH_DEMAND_total_pct,        0.000

WB_MATCH_PREF_count,             0
WB_MATCH_PREF_pct,        0.000
WB_MATCH_PREF_total_count,             0
WB_MATCH_PREF_total_pct,        0.000

WB_MATCH_WB_count,             0
WB_MATCH_WB_pct,        0.000
WB_MATCH_WB_total_count,             0
WB_MATCH_WB_total_pct,        0.000

WB_MATCH_WB_FILTERED_count,      50052748
WB_MATCH_WB_FILTERED_pct,      100.000
WB_MATCH_WB_FILTERED_total_count,      50052748
WB_MATCH_WB_FILTERED_total_pct,      100.000
WB_MATCH_WB_FILTERED_sum_count,      50052748
WB_MATCH_WB_FILTERED_sum_pct,      100.000
WB_MATCH_WB_FILTERED_sum_total_count,      50052748
WB_MATCH_WB_FILTERED_sum_total_pct,      100.000
WB_MATCH_WB_FILTERED_mean,         3.00
WB_MATCH_WB_FILTERED_stddev,         3.00
WB_MATCH_WB_FILTERED_total_mean,         3.00
WB_MATCH_WB_FILTERED_total_stddev,         3.00

WB_COMING_BACK_FROM_MEM_count,             0
WB_COMING_BACK_FROM_MEM_total_count,             0

WB_COMING_BACK_FROM_L1_count,             0
WB_COMING_BACK_FROM_L1_total_count,             0

WB_COMING_BACK_FROM_MLC_count,             0
WB_COMING_BACK_FROM_MLC_total_count,             0

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_count,           131
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_pct,        0.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_count,           131
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_pct,        0.000

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_count,      50960057
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_count,      50960057
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_count,      50960188
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_count,      50960188
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_stddev,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_stddev,         1.00

TOTAL_ONPATH_ICACHE_FILLS_count,             0
TOTAL_ONPATH_ICACHE_FILLS_total_count,             0

TOTAL_ONPATH_DCACHE_FILLS_count,             0
TOTAL_ONPATH_DCACHE_FILLS_total_count,             0

TOTAL_ONPATH_L1_FILLS_count,             0
TOTAL_ONPATH_L1_FILLS_total_count,             0

PER1K_ONPATH_ICACHE_FILLS_count,             0
PER1K_ONPATH_ICACHE_FILLS_pct,        0.000
PER1K_ONPATH_ICACHE_FILLS_total_count,             0
PER1K_ONPATH_ICACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_DCACHE_FILLS_count,             0
PER1K_ONPATH_DCACHE_FILLS_pct,        0.000
PER1K_ONPATH_DCACHE_FILLS_total_count,             0
PER1K_ONPATH_DCACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_L1_FILLS_count,             0
PER1K_ONPATH_L1_FILLS_pct,        0.000
PER1K_ONPATH_L1_FILLS_total_count,             0
PER1K_ONPATH_L1_FILLS_total_pct,        0.000

PER1K_L1_DEMAND_MISS_ONPATH_count,         17924
PER1K_L1_DEMAND_MISS_ONPATH_pct,        0.252
PER1K_L1_DEMAND_MISS_ONPATH_total_count,         17924
PER1K_L1_DEMAND_MISS_ONPATH_total_pct,        0.252

PER1K_L1_DEMAND_MISS_OFFPATH_count,           822
PER1K_L1_DEMAND_MISS_OFFPATH_pct,        0.012
PER1K_L1_DEMAND_MISS_OFFPATH_total_count,           822
PER1K_L1_DEMAND_MISS_OFFPATH_total_pct,        0.012

L2_IDEAL_FILL_L1_count,             0
L2_IDEAL_FILL_L1_pct,         -nan
L2_IDEAL_FILL_L1_total_count,             0
L2_IDEAL_FILL_L1_total_pct,         -nan

L2_IDEAL_MISS_L2_count,             0
L2_IDEAL_MISS_L2_pct,         -nan
L2_IDEAL_MISS_L2_total_count,             0
L2_IDEAL_MISS_L2_total_pct,         -nan
L2_IDEAL_MISS_L2_sum_count,             0
L2_IDEAL_MISS_L2_sum_pct,         -nan
L2_IDEAL_MISS_L2_sum_total_count,             0
L2_IDEAL_MISS_L2_sum_total_pct,         -nan
L2_IDEAL_MISS_L2_mean,         -nan
L2_IDEAL_MISS_L2_stddev,         -nan
L2_IDEAL_MISS_L2_total_mean,         -nan
L2_IDEAL_MISS_L2_total_stddev,         -nan

L2_IDEAL_FILL_ICACHE_count,             0
L2_IDEAL_FILL_ICACHE_pct,         -nan
L2_IDEAL_FILL_ICACHE_total_count,             0
L2_IDEAL_FILL_ICACHE_total_pct,         -nan

L2_IDEAL_MISS_ICACHE_count,             0
L2_IDEAL_MISS_ICACHE_pct,         -nan
L2_IDEAL_MISS_ICACHE_total_count,             0
L2_IDEAL_MISS_ICACHE_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_count,             0
L2_IDEAL_MISS_ICACHE_sum_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_total_count,             0
L2_IDEAL_MISS_ICACHE_sum_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_mean,         -nan
L2_IDEAL_MISS_ICACHE_stddev,         -nan
L2_IDEAL_MISS_ICACHE_total_mean,         -nan
L2_IDEAL_MISS_ICACHE_total_stddev,         -nan

HPS_MISS_DELTA__0_count,             0
HPS_MISS_DELTA__0_pct,         -nan
HPS_MISS_DELTA__0_total_count,             0
HPS_MISS_DELTA__0_total_pct,         -nan

HPS_MISS_DELTA__1_count,             0
HPS_MISS_DELTA__1_pct,         -nan
HPS_MISS_DELTA__1_total_count,             0
HPS_MISS_DELTA__1_total_pct,         -nan

HPS_MISS_DELTA__2_count,             0
HPS_MISS_DELTA__2_pct,         -nan
HPS_MISS_DELTA__2_total_count,             0
HPS_MISS_DELTA__2_total_pct,         -nan

HPS_MISS_DELTA__3_count,             0
HPS_MISS_DELTA__3_pct,         -nan
HPS_MISS_DELTA__3_total_count,             0
HPS_MISS_DELTA__3_total_pct,         -nan

HPS_MISS_DELTA__4_count,             0
HPS_MISS_DELTA__4_pct,         -nan
HPS_MISS_DELTA__4_total_count,             0
HPS_MISS_DELTA__4_total_pct,         -nan

HPS_MISS_DELTA__5_count,             0
HPS_MISS_DELTA__5_pct,         -nan
HPS_MISS_DELTA__5_total_count,             0
HPS_MISS_DELTA__5_total_pct,         -nan

HPS_MISS_DELTA__6_count,             0
HPS_MISS_DELTA__6_pct,         -nan
HPS_MISS_DELTA__6_total_count,             0
HPS_MISS_DELTA__6_total_pct,         -nan

HPS_MISS_DELTA__7_count,             0
HPS_MISS_DELTA__7_pct,         -nan
HPS_MISS_DELTA__7_total_count,             0
HPS_MISS_DELTA__7_total_pct,         -nan

HPS_MISS_DELTA__8_count,             0
HPS_MISS_DELTA__8_pct,         -nan
HPS_MISS_DELTA__8_total_count,             0
HPS_MISS_DELTA__8_total_pct,         -nan

HPS_MISS_DELTA__9_count,             0
HPS_MISS_DELTA__9_pct,         -nan
HPS_MISS_DELTA__9_total_count,             0
HPS_MISS_DELTA__9_total_pct,         -nan
HPS_MISS_DELTA__9_sum_count,             0
HPS_MISS_DELTA__9_sum_pct,         -nan
HPS_MISS_DELTA__9_sum_total_count,             0
HPS_MISS_DELTA__9_sum_total_pct,         -nan
HPS_MISS_DELTA__9_mean,         -nan
HPS_MISS_DELTA__9_stddev,         -nan
HPS_MISS_DELTA__9_total_mean,         -nan
HPS_MISS_DELTA__9_total_stddev,         -nan

HPS_HIT_DELTA__0_count,             0
HPS_HIT_DELTA__0_pct,         -nan
HPS_HIT_DELTA__0_total_count,             0
HPS_HIT_DELTA__0_total_pct,         -nan

HPS_HIT_DELTA__1_count,             0
HPS_HIT_DELTA__1_pct,         -nan
HPS_HIT_DELTA__1_total_count,             0
HPS_HIT_DELTA__1_total_pct,         -nan

HPS_HIT_DELTA__2_count,             0
HPS_HIT_DELTA__2_pct,         -nan
HPS_HIT_DELTA__2_total_count,             0
HPS_HIT_DELTA__2_total_pct,         -nan

HPS_HIT_DELTA__3_count,             0
HPS_HIT_DELTA__3_pct,         -nan
HPS_HIT_DELTA__3_total_count,             0
HPS_HIT_DELTA__3_total_pct,         -nan

HPS_HIT_DELTA__4_count,             0
HPS_HIT_DELTA__4_pct,         -nan
HPS_HIT_DELTA__4_total_count,             0
HPS_HIT_DELTA__4_total_pct,         -nan

HPS_HIT_DELTA__5_count,             0
HPS_HIT_DELTA__5_pct,         -nan
HPS_HIT_DELTA__5_total_count,             0
HPS_HIT_DELTA__5_total_pct,         -nan

HPS_HIT_DELTA__6_count,             0
HPS_HIT_DELTA__6_pct,         -nan
HPS_HIT_DELTA__6_total_count,             0
HPS_HIT_DELTA__6_total_pct,         -nan

HPS_HIT_DELTA__7_count,             0
HPS_HIT_DELTA__7_pct,         -nan
HPS_HIT_DELTA__7_total_count,             0
HPS_HIT_DELTA__7_total_pct,         -nan

HPS_HIT_DELTA__8_count,             0
HPS_HIT_DELTA__8_pct,         -nan
HPS_HIT_DELTA__8_total_count,             0
HPS_HIT_DELTA__8_total_pct,         -nan

HPS_HIT_DELTA__9_count,             0
HPS_HIT_DELTA__9_pct,         -nan
HPS_HIT_DELTA__9_total_count,             0
HPS_HIT_DELTA__9_total_pct,         -nan
HPS_HIT_DELTA__9_sum_count,             0
HPS_HIT_DELTA__9_sum_pct,         -nan
HPS_HIT_DELTA__9_sum_total_count,             0
HPS_HIT_DELTA__9_sum_total_pct,         -nan
HPS_HIT_DELTA__9_mean,         -nan
HPS_HIT_DELTA__9_stddev,         -nan
HPS_HIT_DELTA__9_total_mean,         -nan
HPS_HIT_DELTA__9_total_stddev,         -nan

DC_MISS_DELTA__0_count,             0
DC_MISS_DELTA__0_pct,         -nan
DC_MISS_DELTA__0_total_count,             0
DC_MISS_DELTA__0_total_pct,         -nan

DC_MISS_DELTA__1_count,             0
DC_MISS_DELTA__1_pct,         -nan
DC_MISS_DELTA__1_total_count,             0
DC_MISS_DELTA__1_total_pct,         -nan

DC_MISS_DELTA__2_count,             0
DC_MISS_DELTA__2_pct,         -nan
DC_MISS_DELTA__2_total_count,             0
DC_MISS_DELTA__2_total_pct,         -nan

DC_MISS_DELTA__3_count,             0
DC_MISS_DELTA__3_pct,         -nan
DC_MISS_DELTA__3_total_count,             0
DC_MISS_DELTA__3_total_pct,         -nan

DC_MISS_DELTA__4_count,             0
DC_MISS_DELTA__4_pct,         -nan
DC_MISS_DELTA__4_total_count,             0
DC_MISS_DELTA__4_total_pct,         -nan

DC_MISS_DELTA__5_count,             0
DC_MISS_DELTA__5_pct,         -nan
DC_MISS_DELTA__5_total_count,             0
DC_MISS_DELTA__5_total_pct,         -nan

DC_MISS_DELTA__6_count,             0
DC_MISS_DELTA__6_pct,         -nan
DC_MISS_DELTA__6_total_count,             0
DC_MISS_DELTA__6_total_pct,         -nan

DC_MISS_DELTA__7_count,             0
DC_MISS_DELTA__7_pct,         -nan
DC_MISS_DELTA__7_total_count,             0
DC_MISS_DELTA__7_total_pct,         -nan

DC_MISS_DELTA__8_count,             0
DC_MISS_DELTA__8_pct,         -nan
DC_MISS_DELTA__8_total_count,             0
DC_MISS_DELTA__8_total_pct,         -nan

DC_MISS_DELTA__9_count,             0
DC_MISS_DELTA__9_pct,         -nan
DC_MISS_DELTA__9_total_count,             0
DC_MISS_DELTA__9_total_pct,         -nan
DC_MISS_DELTA__9_sum_count,             0
DC_MISS_DELTA__9_sum_pct,         -nan
DC_MISS_DELTA__9_sum_total_count,             0
DC_MISS_DELTA__9_sum_total_pct,         -nan
DC_MISS_DELTA__9_mean,         -nan
DC_MISS_DELTA__9_stddev,         -nan
DC_MISS_DELTA__9_total_mean,         -nan
DC_MISS_DELTA__9_total_stddev,         -nan

ONE_MORE_SUCESS_count,             0
ONE_MORE_SUCESS_pct,         -nan
ONE_MORE_SUCESS_total_count,             0
ONE_MORE_SUCESS_total_pct,         -nan

ONE_MORE_DISCARDED_L0CACHE_count,             0
ONE_MORE_DISCARDED_L0CACHE_pct,         -nan
ONE_MORE_DISCARDED_L0CACHE_total_count,             0
ONE_MORE_DISCARDED_L0CACHE_total_pct,         -nan

ONE_MORE_DISCARDED_MEM_REQ_FULL_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_stddev,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_stddev,         -nan

PREF_L1_TOTAL_SENT_count,       1306361
PREF_L1_TOTAL_SENT_total_count,       1306361

PREF_L1_TOTAL_USED_count,       1102819
PREF_L1_TOTAL_USED_pct,       86.356
PREF_L1_TOTAL_USED_total_count,       1102819
PREF_L1_TOTAL_USED_total_pct,       86.356

PREF_L1_TOTAL_PARTIAL_USED_count,        174240
PREF_L1_TOTAL_PARTIAL_USED_pct,       13.644
PREF_L1_TOTAL_PARTIAL_USED_total_count,        174240
PREF_L1_TOTAL_PARTIAL_USED_total_pct,       13.644

PREF_L1_TOTAL_NOT_USED_count,             0
PREF_L1_TOTAL_NOT_USED_pct,        0.000
PREF_L1_TOTAL_NOT_USED_total_count,             0
PREF_L1_TOTAL_NOT_USED_total_pct,        0.000

PREF_L1_TOTAL_DROPPED_count,             0
PREF_L1_TOTAL_DROPPED_pct,        0.000
PREF_L1_TOTAL_DROPPED_total_count,             0
PREF_L1_TOTAL_DROPPED_total_pct,        0.000
PREF_L1_TOTAL_DROPPED_sum_count,       1277059
PREF_L1_TOTAL_DROPPED_sum_pct,      100.000
PREF_L1_TOTAL_DROPPED_sum_total_count,       1277059
PREF_L1_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_L1_TOTAL_DROPPED_mean,         0.14
PREF_L1_TOTAL_DROPPED_stddev,         0.32
PREF_L1_TOTAL_DROPPED_total_mean,         0.14
PREF_L1_TOTAL_DROPPED_total_stddev,         0.32

PREF_MLC_TOTAL_SENT_count,             0
PREF_MLC_TOTAL_SENT_total_count,             0

PREF_MLC_TOTAL_USED_count,           564
PREF_MLC_TOTAL_USED_pct,        0.316
PREF_MLC_TOTAL_USED_total_count,           564
PREF_MLC_TOTAL_USED_total_pct,        0.316

PREF_MLC_TOTAL_PARTIAL_USED_count,        178146
PREF_MLC_TOTAL_PARTIAL_USED_pct,       99.684
PREF_MLC_TOTAL_PARTIAL_USED_total_count,        178146
PREF_MLC_TOTAL_PARTIAL_USED_total_pct,       99.684

PREF_MLC_TOTAL_NOT_USED_count,             0
PREF_MLC_TOTAL_NOT_USED_pct,        0.000
PREF_MLC_TOTAL_NOT_USED_total_count,             0
PREF_MLC_TOTAL_NOT_USED_total_pct,        0.000

PREF_MLC_TOTAL_DROPPED_count,             0
PREF_MLC_TOTAL_DROPPED_pct,        0.000
PREF_MLC_TOTAL_DROPPED_total_count,             0
PREF_MLC_TOTAL_DROPPED_total_pct,        0.000
PREF_MLC_TOTAL_DROPPED_sum_count,        178710
PREF_MLC_TOTAL_DROPPED_sum_pct,      100.000
PREF_MLC_TOTAL_DROPPED_sum_total_count,        178710
PREF_MLC_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_MLC_TOTAL_DROPPED_mean,         1.00
PREF_MLC_TOTAL_DROPPED_stddev,         0.00
PREF_MLC_TOTAL_DROPPED_total_mean,         1.00
PREF_MLC_TOTAL_DROPPED_total_stddev,         0.00

CORE_MLC_PREF_REQ_MISS_count,             0
CORE_MLC_PREF_REQ_MISS_pct,        0.000
CORE_MLC_PREF_REQ_MISS_total_count,             0
CORE_MLC_PREF_REQ_MISS_total_pct,        0.000

CORE_MLC_DEMAND_MISS_count,       1121466
CORE_MLC_DEMAND_MISS_pct,       99.302
CORE_MLC_DEMAND_MISS_total_count,       1121466
CORE_MLC_DEMAND_MISS_total_pct,       99.302

CORE_MLC_WB_MISS_count,          7886
CORE_MLC_WB_MISS_pct,        0.698
CORE_MLC_WB_MISS_total_count,          7886
CORE_MLC_WB_MISS_total_pct,        0.698
CORE_MLC_WB_MISS_sum_count,       1129352
CORE_MLC_WB_MISS_sum_pct,      100.000
CORE_MLC_WB_MISS_sum_total_count,       1129352
CORE_MLC_WB_MISS_sum_total_pct,      100.000
CORE_MLC_WB_MISS_mean,         1.01
CORE_MLC_WB_MISS_stddev,         0.12
CORE_MLC_WB_MISS_total_mean,         1.01
CORE_MLC_WB_MISS_total_stddev,         0.12

CORE_MLC_PREF_REQ_HIT_count,             0
CORE_MLC_PREF_REQ_HIT_pct,        0.000
CORE_MLC_PREF_REQ_HIT_total_count,             0
CORE_MLC_PREF_REQ_HIT_total_pct,        0.000

CORE_MLC_DEMAND_HIT_count,         58290
CORE_MLC_DEMAND_HIT_pct,        5.390
CORE_MLC_DEMAND_HIT_total_count,         58290
CORE_MLC_DEMAND_HIT_total_pct,        5.390

CORE_MLC_WB_HIT_count,       1023242
CORE_MLC_WB_HIT_pct,       94.610
CORE_MLC_WB_HIT_total_count,       1023242
CORE_MLC_WB_HIT_total_pct,       94.610
CORE_MLC_WB_HIT_sum_count,       1081532
CORE_MLC_WB_HIT_sum_pct,      100.000
CORE_MLC_WB_HIT_sum_total_count,       1081532
CORE_MLC_WB_HIT_sum_total_pct,      100.000
CORE_MLC_WB_HIT_mean,         1.95
CORE_MLC_WB_HIT_stddev,         1.91
CORE_MLC_WB_HIT_total_mean,         1.95
CORE_MLC_WB_HIT_total_stddev,         1.91

CORE_MLC_HIT_count,         58290
CORE_MLC_HIT_pct,        4.941
CORE_MLC_HIT_total_count,         58290
CORE_MLC_HIT_total_pct,        4.941

CORE_MLC_MISS_count,       1121466
CORE_MLC_MISS_pct,       95.059
CORE_MLC_MISS_total_count,       1121466
CORE_MLC_MISS_total_pct,       95.059
CORE_MLC_MISS_sum_count,       1179756
CORE_MLC_MISS_sum_pct,      100.000
CORE_MLC_MISS_sum_total_count,       1179756
CORE_MLC_MISS_sum_total_pct,      100.000
CORE_MLC_MISS_mean,         0.95
CORE_MLC_MISS_stddev,         0.93
CORE_MLC_MISS_total_mean,         0.95
CORE_MLC_MISS_total_stddev,         0.93

CORE_MLC_FILL_count,       1327121
CORE_MLC_FILL_pct,       99.992
CORE_MLC_FILL_total_count,       1327121
CORE_MLC_FILL_total_pct,       99.992

CORE_MLC_WB_FILL_count,           105
CORE_MLC_WB_FILL_pct,        0.008
CORE_MLC_WB_FILL_total_count,           105
CORE_MLC_WB_FILL_total_pct,        0.008
CORE_MLC_WB_FILL_sum_count,       1327226
CORE_MLC_WB_FILL_sum_pct,      100.000
CORE_MLC_WB_FILL_sum_total_count,       1327226
CORE_MLC_WB_FILL_sum_total_pct,      100.000
CORE_MLC_WB_FILL_mean,         0.00
CORE_MLC_WB_FILL_stddev,         0.01
CORE_MLC_WB_FILL_total_mean,         0.00
CORE_MLC_WB_FILL_total_stddev,         0.01

CORE_MLC_DEMAND_FILL_count,       1148975
CORE_MLC_DEMAND_FILL_pct,       86.577
CORE_MLC_DEMAND_FILL_total_count,       1148975
CORE_MLC_DEMAND_FILL_total_pct,       86.577

CORE_MLC_PREF_FILL_count,        178146
CORE_MLC_PREF_FILL_pct,       13.423
CORE_MLC_PREF_FILL_total_count,        178146
CORE_MLC_PREF_FILL_total_pct,       13.423
CORE_MLC_PREF_FILL_sum_count,       1327121
CORE_MLC_PREF_FILL_sum_pct,      100.000
CORE_MLC_PREF_FILL_sum_total_count,       1327121
CORE_MLC_PREF_FILL_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_mean,         0.13
CORE_MLC_PREF_FILL_stddev,         0.32
CORE_MLC_PREF_FILL_total_mean,         0.13
CORE_MLC_PREF_FILL_total_stddev,         0.32

CORE_MLC_PREF_FILL_USED_count,           564
CORE_MLC_PREF_FILL_USED_pct,        0.316
CORE_MLC_PREF_FILL_USED_total_count,           564
CORE_MLC_PREF_FILL_USED_total_pct,        0.316

CORE_MLC_PREF_FILL_PARTIAL_USED_count,        178146
CORE_MLC_PREF_FILL_PARTIAL_USED_pct,       99.684
CORE_MLC_PREF_FILL_PARTIAL_USED_total_count,        178146
CORE_MLC_PREF_FILL_PARTIAL_USED_total_pct,       99.684

CORE_MLC_PREF_FILL_NOT_USED_count,             0
CORE_MLC_PREF_FILL_NOT_USED_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_total_count,             0
CORE_MLC_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_sum_count,        178710
CORE_MLC_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_sum_total_count,        178710
CORE_MLC_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_mean,         1.00
CORE_MLC_PREF_FILL_NOT_USED_stddev,         0.00
CORE_MLC_PREF_FILL_NOT_USED_total_mean,         1.00
CORE_MLC_PREF_FILL_NOT_USED_total_stddev,         0.00

CORE_L1_PREF_REQ_MISS_count,       1306361
CORE_L1_PREF_REQ_MISS_pct,       98.100
CORE_L1_PREF_REQ_MISS_total_count,       1306361
CORE_L1_PREF_REQ_MISS_total_pct,       98.100

CORE_L1_DEMAND_MISS_count,         18211
CORE_L1_DEMAND_MISS_pct,        1.368
CORE_L1_DEMAND_MISS_total_count,         18211
CORE_L1_DEMAND_MISS_total_pct,        1.368

CORE_L1_WB_MISS_count,          7086
CORE_L1_WB_MISS_pct,        0.532
CORE_L1_WB_MISS_total_count,          7086
CORE_L1_WB_MISS_total_pct,        0.532
CORE_L1_WB_MISS_sum_count,       1331658
CORE_L1_WB_MISS_sum_pct,      100.000
CORE_L1_WB_MISS_sum_total_count,       1331658
CORE_L1_WB_MISS_sum_total_pct,      100.000
CORE_L1_WB_MISS_mean,         0.02
CORE_L1_WB_MISS_stddev,         0.18
CORE_L1_WB_MISS_total_mean,         0.02
CORE_L1_WB_MISS_total_stddev,         0.18

CORE_L1_PREF_REQ_HIT_count,          3536
CORE_L1_PREF_REQ_HIT_pct,        0.170
CORE_L1_PREF_REQ_HIT_total_count,          3536
CORE_L1_PREF_REQ_HIT_total_pct,        0.170

CORE_L1_DEMAND_HIT_count,       1103948
CORE_L1_DEMAND_HIT_pct,       53.207
CORE_L1_DEMAND_HIT_total_count,       1103948
CORE_L1_DEMAND_HIT_total_pct,       53.207

CORE_L1_WB_HIT_count,        967323
CORE_L1_WB_HIT_pct,       46.622
CORE_L1_WB_HIT_total_count,        967323
CORE_L1_WB_HIT_total_pct,       46.622
CORE_L1_WB_HIT_sum_count,       2074807
CORE_L1_WB_HIT_sum_pct,      100.000
CORE_L1_WB_HIT_sum_total_count,       2074807
CORE_L1_WB_HIT_sum_total_pct,      100.000
CORE_L1_WB_HIT_mean,         1.46
CORE_L1_WB_HIT_stddev,         1.12
CORE_L1_WB_HIT_total_mean,         1.46
CORE_L1_WB_HIT_total_stddev,         1.12

CORE_L1_HIT_count,       1103950
CORE_L1_HIT_pct,       98.330
CORE_L1_HIT_total_count,       1103950
CORE_L1_HIT_total_pct,       98.330

CORE_L1_MISS_count,         18746
CORE_L1_MISS_pct,        1.670
CORE_L1_MISS_total_count,         18746
CORE_L1_MISS_total_pct,        1.670
CORE_L1_MISS_sum_count,       1122696
CORE_L1_MISS_sum_pct,      100.000
CORE_L1_MISS_sum_total_count,       1122696
CORE_L1_MISS_sum_total_pct,      100.000
CORE_L1_MISS_mean,         0.02
CORE_L1_MISS_stddev,         0.13
CORE_L1_MISS_total_mean,         0.02
CORE_L1_MISS_total_stddev,         0.13

CORE_L1_FILL_count,       1331657
CORE_L1_FILL_pct,      100.000
CORE_L1_FILL_total_count,       1331657
CORE_L1_FILL_total_pct,      100.000

CORE_L1_WB_FILL_count,             0
CORE_L1_WB_FILL_pct,        0.000
CORE_L1_WB_FILL_total_count,             0
CORE_L1_WB_FILL_total_pct,        0.000
CORE_L1_WB_FILL_sum_count,       1331657
CORE_L1_WB_FILL_sum_pct,      100.000
CORE_L1_WB_FILL_sum_total_count,       1331657
CORE_L1_WB_FILL_sum_total_pct,      100.000
CORE_L1_WB_FILL_mean,         0.00
CORE_L1_WB_FILL_stddev,         0.00
CORE_L1_WB_FILL_total_mean,         0.00
CORE_L1_WB_FILL_total_stddev,         0.00

CORE_L1_DEMAND_FILL_count,         25296
CORE_L1_DEMAND_FILL_pct,        1.900
CORE_L1_DEMAND_FILL_total_count,         25296
CORE_L1_DEMAND_FILL_total_pct,        1.900

CORE_L1_PREF_FILL_count,       1306361
CORE_L1_PREF_FILL_pct,       98.100
CORE_L1_PREF_FILL_total_count,       1306361
CORE_L1_PREF_FILL_total_pct,       98.100
CORE_L1_PREF_FILL_sum_count,       1331657
CORE_L1_PREF_FILL_sum_pct,      100.000
CORE_L1_PREF_FILL_sum_total_count,       1331657
CORE_L1_PREF_FILL_sum_total_pct,      100.000
CORE_L1_PREF_FILL_mean,         0.98
CORE_L1_PREF_FILL_stddev,         0.97
CORE_L1_PREF_FILL_total_mean,         0.98
CORE_L1_PREF_FILL_total_stddev,         0.97

CORE_L1_PREF_FILL_USED_count,       1102819
CORE_L1_PREF_FILL_USED_pct,       86.356
CORE_L1_PREF_FILL_USED_total_count,       1102819
CORE_L1_PREF_FILL_USED_total_pct,       86.356

CORE_L1_PREF_FILL_PARTIAL_USED_count,        174240
CORE_L1_PREF_FILL_PARTIAL_USED_pct,       13.644
CORE_L1_PREF_FILL_PARTIAL_USED_total_count,        174240
CORE_L1_PREF_FILL_PARTIAL_USED_total_pct,       13.644

CORE_L1_PREF_FILL_NOT_USED_count,             0
CORE_L1_PREF_FILL_NOT_USED_pct,        0.000
CORE_L1_PREF_FILL_NOT_USED_total_count,             0
CORE_L1_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_L1_PREF_FILL_NOT_USED_sum_count,       1277059
CORE_L1_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_sum_total_count,       1277059
CORE_L1_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_mean,         0.14
CORE_L1_PREF_FILL_NOT_USED_stddev,         0.32
CORE_L1_PREF_FILL_NOT_USED_total_mean,         0.14
CORE_L1_PREF_FILL_NOT_USED_total_stddev,         0.32

CORE_L1_DEMAND_USED_POS0_count,             0
CORE_L1_DEMAND_USED_POS0_pct,         -nan
CORE_L1_DEMAND_USED_POS0_total_count,             0
CORE_L1_DEMAND_USED_POS0_total_pct,         -nan

CORE_L1_DEMAND_USED_POS1_count,             0
CORE_L1_DEMAND_USED_POS1_pct,         -nan
CORE_L1_DEMAND_USED_POS1_total_count,             0
CORE_L1_DEMAND_USED_POS1_total_pct,         -nan

CORE_L1_DEMAND_USED_POS2_count,             0
CORE_L1_DEMAND_USED_POS2_pct,         -nan
CORE_L1_DEMAND_USED_POS2_total_count,             0
CORE_L1_DEMAND_USED_POS2_total_pct,         -nan

CORE_L1_DEMAND_USED_POS3_count,             0
CORE_L1_DEMAND_USED_POS3_pct,         -nan
CORE_L1_DEMAND_USED_POS3_total_count,             0
CORE_L1_DEMAND_USED_POS3_total_pct,         -nan

CORE_L1_DEMAND_USED_POS4_count,             0
CORE_L1_DEMAND_USED_POS4_pct,         -nan
CORE_L1_DEMAND_USED_POS4_total_count,             0
CORE_L1_DEMAND_USED_POS4_total_pct,         -nan

CORE_L1_DEMAND_USED_POS5_count,             0
CORE_L1_DEMAND_USED_POS5_pct,         -nan
CORE_L1_DEMAND_USED_POS5_total_count,             0
CORE_L1_DEMAND_USED_POS5_total_pct,         -nan

CORE_L1_DEMAND_USED_POS6_count,             0
CORE_L1_DEMAND_USED_POS6_pct,         -nan
CORE_L1_DEMAND_USED_POS6_total_count,             0
CORE_L1_DEMAND_USED_POS6_total_pct,         -nan

CORE_L1_DEMAND_USED_POS7_count,             0
CORE_L1_DEMAND_USED_POS7_pct,         -nan
CORE_L1_DEMAND_USED_POS7_total_count,             0
CORE_L1_DEMAND_USED_POS7_total_pct,         -nan

CORE_L1_DEMAND_USED_POS8_count,             0
CORE_L1_DEMAND_USED_POS8_pct,         -nan
CORE_L1_DEMAND_USED_POS8_total_count,             0
CORE_L1_DEMAND_USED_POS8_total_pct,         -nan

CORE_L1_DEMAND_USED_POS9_count,             0
CORE_L1_DEMAND_USED_POS9_pct,         -nan
CORE_L1_DEMAND_USED_POS9_total_count,             0
CORE_L1_DEMAND_USED_POS9_total_pct,         -nan

CORE_L1_DEMAND_USED_POS10_count,             0
CORE_L1_DEMAND_USED_POS10_pct,         -nan
CORE_L1_DEMAND_USED_POS10_total_count,             0
CORE_L1_DEMAND_USED_POS10_total_pct,         -nan

CORE_L1_DEMAND_USED_POS11_count,             0
CORE_L1_DEMAND_USED_POS11_pct,         -nan
CORE_L1_DEMAND_USED_POS11_total_count,             0
CORE_L1_DEMAND_USED_POS11_total_pct,         -nan

CORE_L1_DEMAND_USED_POS12_count,             0
CORE_L1_DEMAND_USED_POS12_pct,         -nan
CORE_L1_DEMAND_USED_POS12_total_count,             0
CORE_L1_DEMAND_USED_POS12_total_pct,         -nan

CORE_L1_DEMAND_USED_POS13_count,             0
CORE_L1_DEMAND_USED_POS13_pct,         -nan
CORE_L1_DEMAND_USED_POS13_total_count,             0
CORE_L1_DEMAND_USED_POS13_total_pct,         -nan

CORE_L1_DEMAND_USED_POS14_count,             0
CORE_L1_DEMAND_USED_POS14_pct,         -nan
CORE_L1_DEMAND_USED_POS14_total_count,             0
CORE_L1_DEMAND_USED_POS14_total_pct,         -nan

CORE_L1_DEMAND_USED_POS15_count,             0
CORE_L1_DEMAND_USED_POS15_pct,         -nan
CORE_L1_DEMAND_USED_POS15_total_count,             0
CORE_L1_DEMAND_USED_POS15_total_pct,         -nan

CORE_L1_DEMAND_USED_POS16_count,             0
CORE_L1_DEMAND_USED_POS16_pct,         -nan
CORE_L1_DEMAND_USED_POS16_total_count,             0
CORE_L1_DEMAND_USED_POS16_total_pct,         -nan

CORE_L1_DEMAND_USED_POS17_count,             0
CORE_L1_DEMAND_USED_POS17_pct,         -nan
CORE_L1_DEMAND_USED_POS17_total_count,             0
CORE_L1_DEMAND_USED_POS17_total_pct,         -nan

CORE_L1_DEMAND_USED_POS18_count,             0
CORE_L1_DEMAND_USED_POS18_pct,         -nan
CORE_L1_DEMAND_USED_POS18_total_count,             0
CORE_L1_DEMAND_USED_POS18_total_pct,         -nan

CORE_L1_DEMAND_USED_POS19_count,             0
CORE_L1_DEMAND_USED_POS19_pct,         -nan
CORE_L1_DEMAND_USED_POS19_total_count,             0
CORE_L1_DEMAND_USED_POS19_total_pct,         -nan

CORE_L1_DEMAND_USED_POS20_count,             0
CORE_L1_DEMAND_USED_POS20_pct,         -nan
CORE_L1_DEMAND_USED_POS20_total_count,             0
CORE_L1_DEMAND_USED_POS20_total_pct,         -nan

CORE_L1_DEMAND_USED_POS21_count,             0
CORE_L1_DEMAND_USED_POS21_pct,         -nan
CORE_L1_DEMAND_USED_POS21_total_count,             0
CORE_L1_DEMAND_USED_POS21_total_pct,         -nan

CORE_L1_DEMAND_USED_POS22_count,             0
CORE_L1_DEMAND_USED_POS22_pct,         -nan
CORE_L1_DEMAND_USED_POS22_total_count,             0
CORE_L1_DEMAND_USED_POS22_total_pct,         -nan

CORE_L1_DEMAND_USED_POS23_count,             0
CORE_L1_DEMAND_USED_POS23_pct,         -nan
CORE_L1_DEMAND_USED_POS23_total_count,             0
CORE_L1_DEMAND_USED_POS23_total_pct,         -nan

CORE_L1_DEMAND_USED_POS24_count,             0
CORE_L1_DEMAND_USED_POS24_pct,         -nan
CORE_L1_DEMAND_USED_POS24_total_count,             0
CORE_L1_DEMAND_USED_POS24_total_pct,         -nan

CORE_L1_DEMAND_USED_POS25_count,             0
CORE_L1_DEMAND_USED_POS25_pct,         -nan
CORE_L1_DEMAND_USED_POS25_total_count,             0
CORE_L1_DEMAND_USED_POS25_total_pct,         -nan

CORE_L1_DEMAND_USED_POS26_count,             0
CORE_L1_DEMAND_USED_POS26_pct,         -nan
CORE_L1_DEMAND_USED_POS26_total_count,             0
CORE_L1_DEMAND_USED_POS26_total_pct,         -nan

CORE_L1_DEMAND_USED_POS27_count,             0
CORE_L1_DEMAND_USED_POS27_pct,         -nan
CORE_L1_DEMAND_USED_POS27_total_count,             0
CORE_L1_DEMAND_USED_POS27_total_pct,         -nan

CORE_L1_DEMAND_USED_POS28_count,             0
CORE_L1_DEMAND_USED_POS28_pct,         -nan
CORE_L1_DEMAND_USED_POS28_total_count,             0
CORE_L1_DEMAND_USED_POS28_total_pct,         -nan

CORE_L1_DEMAND_USED_POS29_count,             0
CORE_L1_DEMAND_USED_POS29_pct,         -nan
CORE_L1_DEMAND_USED_POS29_total_count,             0
CORE_L1_DEMAND_USED_POS29_total_pct,         -nan

CORE_L1_DEMAND_USED_POS30_count,             0
CORE_L1_DEMAND_USED_POS30_pct,         -nan
CORE_L1_DEMAND_USED_POS30_total_count,             0
CORE_L1_DEMAND_USED_POS30_total_pct,         -nan

CORE_L1_DEMAND_USED_POS31_count,             0
CORE_L1_DEMAND_USED_POS31_pct,         -nan
CORE_L1_DEMAND_USED_POS31_total_count,             0
CORE_L1_DEMAND_USED_POS31_total_pct,         -nan

CORE_L1_DEMAND_USED_POS32_count,             0
CORE_L1_DEMAND_USED_POS32_pct,         -nan
CORE_L1_DEMAND_USED_POS32_total_count,             0
CORE_L1_DEMAND_USED_POS32_total_pct,         -nan

CORE_L1_DEMAND_USED_POS33_count,             0
CORE_L1_DEMAND_USED_POS33_pct,         -nan
CORE_L1_DEMAND_USED_POS33_total_count,             0
CORE_L1_DEMAND_USED_POS33_total_pct,         -nan

CORE_L1_DEMAND_USED_POS34_count,             0
CORE_L1_DEMAND_USED_POS34_pct,         -nan
CORE_L1_DEMAND_USED_POS34_total_count,             0
CORE_L1_DEMAND_USED_POS34_total_pct,         -nan

CORE_L1_DEMAND_USED_POS35_count,             0
CORE_L1_DEMAND_USED_POS35_pct,         -nan
CORE_L1_DEMAND_USED_POS35_total_count,             0
CORE_L1_DEMAND_USED_POS35_total_pct,         -nan

CORE_L1_DEMAND_USED_POS36_count,             0
CORE_L1_DEMAND_USED_POS36_pct,         -nan
CORE_L1_DEMAND_USED_POS36_total_count,             0
CORE_L1_DEMAND_USED_POS36_total_pct,         -nan

CORE_L1_DEMAND_USED_POS37_count,             0
CORE_L1_DEMAND_USED_POS37_pct,         -nan
CORE_L1_DEMAND_USED_POS37_total_count,             0
CORE_L1_DEMAND_USED_POS37_total_pct,         -nan

CORE_L1_DEMAND_USED_POS38_count,             0
CORE_L1_DEMAND_USED_POS38_pct,         -nan
CORE_L1_DEMAND_USED_POS38_total_count,             0
CORE_L1_DEMAND_USED_POS38_total_pct,         -nan

CORE_L1_DEMAND_USED_POS39_count,             0
CORE_L1_DEMAND_USED_POS39_pct,         -nan
CORE_L1_DEMAND_USED_POS39_total_count,             0
CORE_L1_DEMAND_USED_POS39_total_pct,         -nan

CORE_L1_DEMAND_USED_POS40_count,             0
CORE_L1_DEMAND_USED_POS40_pct,         -nan
CORE_L1_DEMAND_USED_POS40_total_count,             0
CORE_L1_DEMAND_USED_POS40_total_pct,         -nan

CORE_L1_DEMAND_USED_POS41_count,             0
CORE_L1_DEMAND_USED_POS41_pct,         -nan
CORE_L1_DEMAND_USED_POS41_total_count,             0
CORE_L1_DEMAND_USED_POS41_total_pct,         -nan

CORE_L1_DEMAND_USED_POS42_count,             0
CORE_L1_DEMAND_USED_POS42_pct,         -nan
CORE_L1_DEMAND_USED_POS42_total_count,             0
CORE_L1_DEMAND_USED_POS42_total_pct,         -nan

CORE_L1_DEMAND_USED_POS43_count,             0
CORE_L1_DEMAND_USED_POS43_pct,         -nan
CORE_L1_DEMAND_USED_POS43_total_count,             0
CORE_L1_DEMAND_USED_POS43_total_pct,         -nan

CORE_L1_DEMAND_USED_POS44_count,             0
CORE_L1_DEMAND_USED_POS44_pct,         -nan
CORE_L1_DEMAND_USED_POS44_total_count,             0
CORE_L1_DEMAND_USED_POS44_total_pct,         -nan

CORE_L1_DEMAND_USED_POS45_count,             0
CORE_L1_DEMAND_USED_POS45_pct,         -nan
CORE_L1_DEMAND_USED_POS45_total_count,             0
CORE_L1_DEMAND_USED_POS45_total_pct,         -nan

CORE_L1_DEMAND_USED_POS46_count,             0
CORE_L1_DEMAND_USED_POS46_pct,         -nan
CORE_L1_DEMAND_USED_POS46_total_count,             0
CORE_L1_DEMAND_USED_POS46_total_pct,         -nan

CORE_L1_DEMAND_USED_POS47_count,             0
CORE_L1_DEMAND_USED_POS47_pct,         -nan
CORE_L1_DEMAND_USED_POS47_total_count,             0
CORE_L1_DEMAND_USED_POS47_total_pct,         -nan

CORE_L1_DEMAND_USED_POS48_count,             0
CORE_L1_DEMAND_USED_POS48_pct,         -nan
CORE_L1_DEMAND_USED_POS48_total_count,             0
CORE_L1_DEMAND_USED_POS48_total_pct,         -nan

CORE_L1_DEMAND_USED_POS49_count,             0
CORE_L1_DEMAND_USED_POS49_pct,         -nan
CORE_L1_DEMAND_USED_POS49_total_count,             0
CORE_L1_DEMAND_USED_POS49_total_pct,         -nan

CORE_L1_DEMAND_USED_POS50_count,             0
CORE_L1_DEMAND_USED_POS50_pct,         -nan
CORE_L1_DEMAND_USED_POS50_total_count,             0
CORE_L1_DEMAND_USED_POS50_total_pct,         -nan

CORE_L1_DEMAND_USED_POS51_count,             0
CORE_L1_DEMAND_USED_POS51_pct,         -nan
CORE_L1_DEMAND_USED_POS51_total_count,             0
CORE_L1_DEMAND_USED_POS51_total_pct,         -nan

CORE_L1_DEMAND_USED_POS52_count,             0
CORE_L1_DEMAND_USED_POS52_pct,         -nan
CORE_L1_DEMAND_USED_POS52_total_count,             0
CORE_L1_DEMAND_USED_POS52_total_pct,         -nan

CORE_L1_DEMAND_USED_POS53_count,             0
CORE_L1_DEMAND_USED_POS53_pct,         -nan
CORE_L1_DEMAND_USED_POS53_total_count,             0
CORE_L1_DEMAND_USED_POS53_total_pct,         -nan

CORE_L1_DEMAND_USED_POS54_count,             0
CORE_L1_DEMAND_USED_POS54_pct,         -nan
CORE_L1_DEMAND_USED_POS54_total_count,             0
CORE_L1_DEMAND_USED_POS54_total_pct,         -nan

CORE_L1_DEMAND_USED_POS55_count,             0
CORE_L1_DEMAND_USED_POS55_pct,         -nan
CORE_L1_DEMAND_USED_POS55_total_count,             0
CORE_L1_DEMAND_USED_POS55_total_pct,         -nan

CORE_L1_DEMAND_USED_POS56_count,             0
CORE_L1_DEMAND_USED_POS56_pct,         -nan
CORE_L1_DEMAND_USED_POS56_total_count,             0
CORE_L1_DEMAND_USED_POS56_total_pct,         -nan

CORE_L1_DEMAND_USED_POS57_count,             0
CORE_L1_DEMAND_USED_POS57_pct,         -nan
CORE_L1_DEMAND_USED_POS57_total_count,             0
CORE_L1_DEMAND_USED_POS57_total_pct,         -nan

CORE_L1_DEMAND_USED_POS58_count,             0
CORE_L1_DEMAND_USED_POS58_pct,         -nan
CORE_L1_DEMAND_USED_POS58_total_count,             0
CORE_L1_DEMAND_USED_POS58_total_pct,         -nan

CORE_L1_DEMAND_USED_POS59_count,             0
CORE_L1_DEMAND_USED_POS59_pct,         -nan
CORE_L1_DEMAND_USED_POS59_total_count,             0
CORE_L1_DEMAND_USED_POS59_total_pct,         -nan

CORE_L1_DEMAND_USED_POS60_count,             0
CORE_L1_DEMAND_USED_POS60_pct,         -nan
CORE_L1_DEMAND_USED_POS60_total_count,             0
CORE_L1_DEMAND_USED_POS60_total_pct,         -nan

CORE_L1_DEMAND_USED_POS61_count,             0
CORE_L1_DEMAND_USED_POS61_pct,         -nan
CORE_L1_DEMAND_USED_POS61_total_count,             0
CORE_L1_DEMAND_USED_POS61_total_pct,         -nan

CORE_L1_DEMAND_USED_POS62_count,             0
CORE_L1_DEMAND_USED_POS62_pct,         -nan
CORE_L1_DEMAND_USED_POS62_total_count,             0
CORE_L1_DEMAND_USED_POS62_total_pct,         -nan

CORE_L1_DEMAND_USED_POS63_count,             0
CORE_L1_DEMAND_USED_POS63_pct,         -nan
CORE_L1_DEMAND_USED_POS63_total_count,             0
CORE_L1_DEMAND_USED_POS63_total_pct,         -nan

CORE_L1_DEMAND_USED_POS64_count,             0
CORE_L1_DEMAND_USED_POS64_pct,         -nan
CORE_L1_DEMAND_USED_POS64_total_count,             0
CORE_L1_DEMAND_USED_POS64_total_pct,         -nan

CORE_L1_DEMAND_USED_POS65_count,             0
CORE_L1_DEMAND_USED_POS65_pct,         -nan
CORE_L1_DEMAND_USED_POS65_total_count,             0
CORE_L1_DEMAND_USED_POS65_total_pct,         -nan

CORE_L1_DEMAND_USED_POS66_count,             0
CORE_L1_DEMAND_USED_POS66_pct,         -nan
CORE_L1_DEMAND_USED_POS66_total_count,             0
CORE_L1_DEMAND_USED_POS66_total_pct,         -nan

CORE_L1_DEMAND_USED_POS67_count,             0
CORE_L1_DEMAND_USED_POS67_pct,         -nan
CORE_L1_DEMAND_USED_POS67_total_count,             0
CORE_L1_DEMAND_USED_POS67_total_pct,         -nan

CORE_L1_DEMAND_USED_POS68_count,             0
CORE_L1_DEMAND_USED_POS68_pct,         -nan
CORE_L1_DEMAND_USED_POS68_total_count,             0
CORE_L1_DEMAND_USED_POS68_total_pct,         -nan

CORE_L1_DEMAND_USED_POS69_count,             0
CORE_L1_DEMAND_USED_POS69_pct,         -nan
CORE_L1_DEMAND_USED_POS69_total_count,             0
CORE_L1_DEMAND_USED_POS69_total_pct,         -nan

CORE_L1_DEMAND_USED_POS70_count,             0
CORE_L1_DEMAND_USED_POS70_pct,         -nan
CORE_L1_DEMAND_USED_POS70_total_count,             0
CORE_L1_DEMAND_USED_POS70_total_pct,         -nan

CORE_L1_DEMAND_USED_POS71_count,             0
CORE_L1_DEMAND_USED_POS71_pct,         -nan
CORE_L1_DEMAND_USED_POS71_total_count,             0
CORE_L1_DEMAND_USED_POS71_total_pct,         -nan

CORE_L1_DEMAND_USED_POS72_count,             0
CORE_L1_DEMAND_USED_POS72_pct,         -nan
CORE_L1_DEMAND_USED_POS72_total_count,             0
CORE_L1_DEMAND_USED_POS72_total_pct,         -nan

CORE_L1_DEMAND_USED_POS73_count,             0
CORE_L1_DEMAND_USED_POS73_pct,         -nan
CORE_L1_DEMAND_USED_POS73_total_count,             0
CORE_L1_DEMAND_USED_POS73_total_pct,         -nan

CORE_L1_DEMAND_USED_POS74_count,             0
CORE_L1_DEMAND_USED_POS74_pct,         -nan
CORE_L1_DEMAND_USED_POS74_total_count,             0
CORE_L1_DEMAND_USED_POS74_total_pct,         -nan

CORE_L1_DEMAND_USED_POS75_count,             0
CORE_L1_DEMAND_USED_POS75_pct,         -nan
CORE_L1_DEMAND_USED_POS75_total_count,             0
CORE_L1_DEMAND_USED_POS75_total_pct,         -nan

CORE_L1_DEMAND_USED_POS76_count,             0
CORE_L1_DEMAND_USED_POS76_pct,         -nan
CORE_L1_DEMAND_USED_POS76_total_count,             0
CORE_L1_DEMAND_USED_POS76_total_pct,         -nan

CORE_L1_DEMAND_USED_POS77_count,             0
CORE_L1_DEMAND_USED_POS77_pct,         -nan
CORE_L1_DEMAND_USED_POS77_total_count,             0
CORE_L1_DEMAND_USED_POS77_total_pct,         -nan

CORE_L1_DEMAND_USED_POS78_count,             0
CORE_L1_DEMAND_USED_POS78_pct,         -nan
CORE_L1_DEMAND_USED_POS78_total_count,             0
CORE_L1_DEMAND_USED_POS78_total_pct,         -nan

CORE_L1_DEMAND_USED_POS79_count,             0
CORE_L1_DEMAND_USED_POS79_pct,         -nan
CORE_L1_DEMAND_USED_POS79_total_count,             0
CORE_L1_DEMAND_USED_POS79_total_pct,         -nan

CORE_L1_DEMAND_USED_POS80_count,             0
CORE_L1_DEMAND_USED_POS80_pct,         -nan
CORE_L1_DEMAND_USED_POS80_total_count,             0
CORE_L1_DEMAND_USED_POS80_total_pct,         -nan

CORE_L1_DEMAND_USED_POS81_count,             0
CORE_L1_DEMAND_USED_POS81_pct,         -nan
CORE_L1_DEMAND_USED_POS81_total_count,             0
CORE_L1_DEMAND_USED_POS81_total_pct,         -nan

CORE_L1_DEMAND_USED_POS82_count,             0
CORE_L1_DEMAND_USED_POS82_pct,         -nan
CORE_L1_DEMAND_USED_POS82_total_count,             0
CORE_L1_DEMAND_USED_POS82_total_pct,         -nan

CORE_L1_DEMAND_USED_POS83_count,             0
CORE_L1_DEMAND_USED_POS83_pct,         -nan
CORE_L1_DEMAND_USED_POS83_total_count,             0
CORE_L1_DEMAND_USED_POS83_total_pct,         -nan

CORE_L1_DEMAND_USED_POS84_count,             0
CORE_L1_DEMAND_USED_POS84_pct,         -nan
CORE_L1_DEMAND_USED_POS84_total_count,             0
CORE_L1_DEMAND_USED_POS84_total_pct,         -nan

CORE_L1_DEMAND_USED_POS85_count,             0
CORE_L1_DEMAND_USED_POS85_pct,         -nan
CORE_L1_DEMAND_USED_POS85_total_count,             0
CORE_L1_DEMAND_USED_POS85_total_pct,         -nan

CORE_L1_DEMAND_USED_POS86_count,             0
CORE_L1_DEMAND_USED_POS86_pct,         -nan
CORE_L1_DEMAND_USED_POS86_total_count,             0
CORE_L1_DEMAND_USED_POS86_total_pct,         -nan

CORE_L1_DEMAND_USED_POS87_count,             0
CORE_L1_DEMAND_USED_POS87_pct,         -nan
CORE_L1_DEMAND_USED_POS87_total_count,             0
CORE_L1_DEMAND_USED_POS87_total_pct,         -nan

CORE_L1_DEMAND_USED_POS88_count,             0
CORE_L1_DEMAND_USED_POS88_pct,         -nan
CORE_L1_DEMAND_USED_POS88_total_count,             0
CORE_L1_DEMAND_USED_POS88_total_pct,         -nan

CORE_L1_DEMAND_USED_POS89_count,             0
CORE_L1_DEMAND_USED_POS89_pct,         -nan
CORE_L1_DEMAND_USED_POS89_total_count,             0
CORE_L1_DEMAND_USED_POS89_total_pct,         -nan

CORE_L1_DEMAND_USED_POS90_count,             0
CORE_L1_DEMAND_USED_POS90_pct,         -nan
CORE_L1_DEMAND_USED_POS90_total_count,             0
CORE_L1_DEMAND_USED_POS90_total_pct,         -nan

CORE_L1_DEMAND_USED_POS91_count,             0
CORE_L1_DEMAND_USED_POS91_pct,         -nan
CORE_L1_DEMAND_USED_POS91_total_count,             0
CORE_L1_DEMAND_USED_POS91_total_pct,         -nan

CORE_L1_DEMAND_USED_POS92_count,             0
CORE_L1_DEMAND_USED_POS92_pct,         -nan
CORE_L1_DEMAND_USED_POS92_total_count,             0
CORE_L1_DEMAND_USED_POS92_total_pct,         -nan

CORE_L1_DEMAND_USED_POS93_count,             0
CORE_L1_DEMAND_USED_POS93_pct,         -nan
CORE_L1_DEMAND_USED_POS93_total_count,             0
CORE_L1_DEMAND_USED_POS93_total_pct,         -nan

CORE_L1_DEMAND_USED_POS94_count,             0
CORE_L1_DEMAND_USED_POS94_pct,         -nan
CORE_L1_DEMAND_USED_POS94_total_count,             0
CORE_L1_DEMAND_USED_POS94_total_pct,         -nan

CORE_L1_DEMAND_USED_POS95_count,             0
CORE_L1_DEMAND_USED_POS95_pct,         -nan
CORE_L1_DEMAND_USED_POS95_total_count,             0
CORE_L1_DEMAND_USED_POS95_total_pct,         -nan

CORE_L1_DEMAND_USED_POS96_count,             0
CORE_L1_DEMAND_USED_POS96_pct,         -nan
CORE_L1_DEMAND_USED_POS96_total_count,             0
CORE_L1_DEMAND_USED_POS96_total_pct,         -nan

CORE_L1_DEMAND_USED_POS97_count,             0
CORE_L1_DEMAND_USED_POS97_pct,         -nan
CORE_L1_DEMAND_USED_POS97_total_count,             0
CORE_L1_DEMAND_USED_POS97_total_pct,         -nan

CORE_L1_DEMAND_USED_POS98_count,             0
CORE_L1_DEMAND_USED_POS98_pct,         -nan
CORE_L1_DEMAND_USED_POS98_total_count,             0
CORE_L1_DEMAND_USED_POS98_total_pct,         -nan

CORE_L1_DEMAND_USED_POS99_count,             0
CORE_L1_DEMAND_USED_POS99_pct,         -nan
CORE_L1_DEMAND_USED_POS99_total_count,             0
CORE_L1_DEMAND_USED_POS99_total_pct,         -nan

CORE_L1_DEMAND_USED_POS100_count,             0
CORE_L1_DEMAND_USED_POS100_pct,         -nan
CORE_L1_DEMAND_USED_POS100_total_count,             0
CORE_L1_DEMAND_USED_POS100_total_pct,         -nan

CORE_L1_DEMAND_USED_POS101_count,             0
CORE_L1_DEMAND_USED_POS101_pct,         -nan
CORE_L1_DEMAND_USED_POS101_total_count,             0
CORE_L1_DEMAND_USED_POS101_total_pct,         -nan

CORE_L1_DEMAND_USED_POS102_count,             0
CORE_L1_DEMAND_USED_POS102_pct,         -nan
CORE_L1_DEMAND_USED_POS102_total_count,             0
CORE_L1_DEMAND_USED_POS102_total_pct,         -nan

CORE_L1_DEMAND_USED_POS103_count,             0
CORE_L1_DEMAND_USED_POS103_pct,         -nan
CORE_L1_DEMAND_USED_POS103_total_count,             0
CORE_L1_DEMAND_USED_POS103_total_pct,         -nan

CORE_L1_DEMAND_USED_POS104_count,             0
CORE_L1_DEMAND_USED_POS104_pct,         -nan
CORE_L1_DEMAND_USED_POS104_total_count,             0
CORE_L1_DEMAND_USED_POS104_total_pct,         -nan

CORE_L1_DEMAND_USED_POS105_count,             0
CORE_L1_DEMAND_USED_POS105_pct,         -nan
CORE_L1_DEMAND_USED_POS105_total_count,             0
CORE_L1_DEMAND_USED_POS105_total_pct,         -nan

CORE_L1_DEMAND_USED_POS106_count,             0
CORE_L1_DEMAND_USED_POS106_pct,         -nan
CORE_L1_DEMAND_USED_POS106_total_count,             0
CORE_L1_DEMAND_USED_POS106_total_pct,         -nan

CORE_L1_DEMAND_USED_POS107_count,             0
CORE_L1_DEMAND_USED_POS107_pct,         -nan
CORE_L1_DEMAND_USED_POS107_total_count,             0
CORE_L1_DEMAND_USED_POS107_total_pct,         -nan

CORE_L1_DEMAND_USED_POS108_count,             0
CORE_L1_DEMAND_USED_POS108_pct,         -nan
CORE_L1_DEMAND_USED_POS108_total_count,             0
CORE_L1_DEMAND_USED_POS108_total_pct,         -nan

CORE_L1_DEMAND_USED_POS109_count,             0
CORE_L1_DEMAND_USED_POS109_pct,         -nan
CORE_L1_DEMAND_USED_POS109_total_count,             0
CORE_L1_DEMAND_USED_POS109_total_pct,         -nan

CORE_L1_DEMAND_USED_POS110_count,             0
CORE_L1_DEMAND_USED_POS110_pct,         -nan
CORE_L1_DEMAND_USED_POS110_total_count,             0
CORE_L1_DEMAND_USED_POS110_total_pct,         -nan

CORE_L1_DEMAND_USED_POS111_count,             0
CORE_L1_DEMAND_USED_POS111_pct,         -nan
CORE_L1_DEMAND_USED_POS111_total_count,             0
CORE_L1_DEMAND_USED_POS111_total_pct,         -nan

CORE_L1_DEMAND_USED_POS112_count,             0
CORE_L1_DEMAND_USED_POS112_pct,         -nan
CORE_L1_DEMAND_USED_POS112_total_count,             0
CORE_L1_DEMAND_USED_POS112_total_pct,         -nan

CORE_L1_DEMAND_USED_POS113_count,             0
CORE_L1_DEMAND_USED_POS113_pct,         -nan
CORE_L1_DEMAND_USED_POS113_total_count,             0
CORE_L1_DEMAND_USED_POS113_total_pct,         -nan

CORE_L1_DEMAND_USED_POS114_count,             0
CORE_L1_DEMAND_USED_POS114_pct,         -nan
CORE_L1_DEMAND_USED_POS114_total_count,             0
CORE_L1_DEMAND_USED_POS114_total_pct,         -nan

CORE_L1_DEMAND_USED_POS115_count,             0
CORE_L1_DEMAND_USED_POS115_pct,         -nan
CORE_L1_DEMAND_USED_POS115_total_count,             0
CORE_L1_DEMAND_USED_POS115_total_pct,         -nan

CORE_L1_DEMAND_USED_POS116_count,             0
CORE_L1_DEMAND_USED_POS116_pct,         -nan
CORE_L1_DEMAND_USED_POS116_total_count,             0
CORE_L1_DEMAND_USED_POS116_total_pct,         -nan

CORE_L1_DEMAND_USED_POS117_count,             0
CORE_L1_DEMAND_USED_POS117_pct,         -nan
CORE_L1_DEMAND_USED_POS117_total_count,             0
CORE_L1_DEMAND_USED_POS117_total_pct,         -nan

CORE_L1_DEMAND_USED_POS118_count,             0
CORE_L1_DEMAND_USED_POS118_pct,         -nan
CORE_L1_DEMAND_USED_POS118_total_count,             0
CORE_L1_DEMAND_USED_POS118_total_pct,         -nan

CORE_L1_DEMAND_USED_POS119_count,             0
CORE_L1_DEMAND_USED_POS119_pct,         -nan
CORE_L1_DEMAND_USED_POS119_total_count,             0
CORE_L1_DEMAND_USED_POS119_total_pct,         -nan

CORE_L1_DEMAND_USED_POS120_count,             0
CORE_L1_DEMAND_USED_POS120_pct,         -nan
CORE_L1_DEMAND_USED_POS120_total_count,             0
CORE_L1_DEMAND_USED_POS120_total_pct,         -nan

CORE_L1_DEMAND_USED_POS121_count,             0
CORE_L1_DEMAND_USED_POS121_pct,         -nan
CORE_L1_DEMAND_USED_POS121_total_count,             0
CORE_L1_DEMAND_USED_POS121_total_pct,         -nan

CORE_L1_DEMAND_USED_POS122_count,             0
CORE_L1_DEMAND_USED_POS122_pct,         -nan
CORE_L1_DEMAND_USED_POS122_total_count,             0
CORE_L1_DEMAND_USED_POS122_total_pct,         -nan

CORE_L1_DEMAND_USED_POS123_count,             0
CORE_L1_DEMAND_USED_POS123_pct,         -nan
CORE_L1_DEMAND_USED_POS123_total_count,             0
CORE_L1_DEMAND_USED_POS123_total_pct,         -nan

CORE_L1_DEMAND_USED_POS124_count,             0
CORE_L1_DEMAND_USED_POS124_pct,         -nan
CORE_L1_DEMAND_USED_POS124_total_count,             0
CORE_L1_DEMAND_USED_POS124_total_pct,         -nan

CORE_L1_DEMAND_USED_POS125_count,             0
CORE_L1_DEMAND_USED_POS125_pct,         -nan
CORE_L1_DEMAND_USED_POS125_total_count,             0
CORE_L1_DEMAND_USED_POS125_total_pct,         -nan

CORE_L1_DEMAND_USED_POS126_count,             0
CORE_L1_DEMAND_USED_POS126_pct,         -nan
CORE_L1_DEMAND_USED_POS126_total_count,             0
CORE_L1_DEMAND_USED_POS126_total_pct,         -nan

CORE_L1_DEMAND_USED_POS127_count,             0
CORE_L1_DEMAND_USED_POS127_pct,         -nan
CORE_L1_DEMAND_USED_POS127_total_count,             0
CORE_L1_DEMAND_USED_POS127_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_count,             0
CORE_L1_DEMAND_USED_POS127_sum_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_total_count,             0
CORE_L1_DEMAND_USED_POS127_sum_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_mean,         -nan
CORE_L1_DEMAND_USED_POS127_stddev,         -nan
CORE_L1_DEMAND_USED_POS127_total_mean,         -nan
CORE_L1_DEMAND_USED_POS127_total_stddev,         -nan

CORE_L1_PREF_USED_POS0_count,             0
CORE_L1_PREF_USED_POS0_pct,         -nan
CORE_L1_PREF_USED_POS0_total_count,             0
CORE_L1_PREF_USED_POS0_total_pct,         -nan

CORE_L1_PREF_USED_POS1_count,             0
CORE_L1_PREF_USED_POS1_pct,         -nan
CORE_L1_PREF_USED_POS1_total_count,             0
CORE_L1_PREF_USED_POS1_total_pct,         -nan

CORE_L1_PREF_USED_POS2_count,             0
CORE_L1_PREF_USED_POS2_pct,         -nan
CORE_L1_PREF_USED_POS2_total_count,             0
CORE_L1_PREF_USED_POS2_total_pct,         -nan

CORE_L1_PREF_USED_POS3_count,             0
CORE_L1_PREF_USED_POS3_pct,         -nan
CORE_L1_PREF_USED_POS3_total_count,             0
CORE_L1_PREF_USED_POS3_total_pct,         -nan

CORE_L1_PREF_USED_POS4_count,             0
CORE_L1_PREF_USED_POS4_pct,         -nan
CORE_L1_PREF_USED_POS4_total_count,             0
CORE_L1_PREF_USED_POS4_total_pct,         -nan

CORE_L1_PREF_USED_POS5_count,             0
CORE_L1_PREF_USED_POS5_pct,         -nan
CORE_L1_PREF_USED_POS5_total_count,             0
CORE_L1_PREF_USED_POS5_total_pct,         -nan

CORE_L1_PREF_USED_POS6_count,             0
CORE_L1_PREF_USED_POS6_pct,         -nan
CORE_L1_PREF_USED_POS6_total_count,             0
CORE_L1_PREF_USED_POS6_total_pct,         -nan

CORE_L1_PREF_USED_POS7_count,             0
CORE_L1_PREF_USED_POS7_pct,         -nan
CORE_L1_PREF_USED_POS7_total_count,             0
CORE_L1_PREF_USED_POS7_total_pct,         -nan

CORE_L1_PREF_USED_POS8_count,             0
CORE_L1_PREF_USED_POS8_pct,         -nan
CORE_L1_PREF_USED_POS8_total_count,             0
CORE_L1_PREF_USED_POS8_total_pct,         -nan

CORE_L1_PREF_USED_POS9_count,             0
CORE_L1_PREF_USED_POS9_pct,         -nan
CORE_L1_PREF_USED_POS9_total_count,             0
CORE_L1_PREF_USED_POS9_total_pct,         -nan

CORE_L1_PREF_USED_POS10_count,             0
CORE_L1_PREF_USED_POS10_pct,         -nan
CORE_L1_PREF_USED_POS10_total_count,             0
CORE_L1_PREF_USED_POS10_total_pct,         -nan

CORE_L1_PREF_USED_POS11_count,             0
CORE_L1_PREF_USED_POS11_pct,         -nan
CORE_L1_PREF_USED_POS11_total_count,             0
CORE_L1_PREF_USED_POS11_total_pct,         -nan

CORE_L1_PREF_USED_POS12_count,             0
CORE_L1_PREF_USED_POS12_pct,         -nan
CORE_L1_PREF_USED_POS12_total_count,             0
CORE_L1_PREF_USED_POS12_total_pct,         -nan

CORE_L1_PREF_USED_POS13_count,             0
CORE_L1_PREF_USED_POS13_pct,         -nan
CORE_L1_PREF_USED_POS13_total_count,             0
CORE_L1_PREF_USED_POS13_total_pct,         -nan

CORE_L1_PREF_USED_POS14_count,             0
CORE_L1_PREF_USED_POS14_pct,         -nan
CORE_L1_PREF_USED_POS14_total_count,             0
CORE_L1_PREF_USED_POS14_total_pct,         -nan

CORE_L1_PREF_USED_POS15_count,             0
CORE_L1_PREF_USED_POS15_pct,         -nan
CORE_L1_PREF_USED_POS15_total_count,             0
CORE_L1_PREF_USED_POS15_total_pct,         -nan

CORE_L1_PREF_USED_POS16_count,             0
CORE_L1_PREF_USED_POS16_pct,         -nan
CORE_L1_PREF_USED_POS16_total_count,             0
CORE_L1_PREF_USED_POS16_total_pct,         -nan

CORE_L1_PREF_USED_POS17_count,             0
CORE_L1_PREF_USED_POS17_pct,         -nan
CORE_L1_PREF_USED_POS17_total_count,             0
CORE_L1_PREF_USED_POS17_total_pct,         -nan

CORE_L1_PREF_USED_POS18_count,             0
CORE_L1_PREF_USED_POS18_pct,         -nan
CORE_L1_PREF_USED_POS18_total_count,             0
CORE_L1_PREF_USED_POS18_total_pct,         -nan

CORE_L1_PREF_USED_POS19_count,             0
CORE_L1_PREF_USED_POS19_pct,         -nan
CORE_L1_PREF_USED_POS19_total_count,             0
CORE_L1_PREF_USED_POS19_total_pct,         -nan

CORE_L1_PREF_USED_POS20_count,             0
CORE_L1_PREF_USED_POS20_pct,         -nan
CORE_L1_PREF_USED_POS20_total_count,             0
CORE_L1_PREF_USED_POS20_total_pct,         -nan

CORE_L1_PREF_USED_POS21_count,             0
CORE_L1_PREF_USED_POS21_pct,         -nan
CORE_L1_PREF_USED_POS21_total_count,             0
CORE_L1_PREF_USED_POS21_total_pct,         -nan

CORE_L1_PREF_USED_POS22_count,             0
CORE_L1_PREF_USED_POS22_pct,         -nan
CORE_L1_PREF_USED_POS22_total_count,             0
CORE_L1_PREF_USED_POS22_total_pct,         -nan

CORE_L1_PREF_USED_POS23_count,             0
CORE_L1_PREF_USED_POS23_pct,         -nan
CORE_L1_PREF_USED_POS23_total_count,             0
CORE_L1_PREF_USED_POS23_total_pct,         -nan

CORE_L1_PREF_USED_POS24_count,             0
CORE_L1_PREF_USED_POS24_pct,         -nan
CORE_L1_PREF_USED_POS24_total_count,             0
CORE_L1_PREF_USED_POS24_total_pct,         -nan

CORE_L1_PREF_USED_POS25_count,             0
CORE_L1_PREF_USED_POS25_pct,         -nan
CORE_L1_PREF_USED_POS25_total_count,             0
CORE_L1_PREF_USED_POS25_total_pct,         -nan

CORE_L1_PREF_USED_POS26_count,             0
CORE_L1_PREF_USED_POS26_pct,         -nan
CORE_L1_PREF_USED_POS26_total_count,             0
CORE_L1_PREF_USED_POS26_total_pct,         -nan

CORE_L1_PREF_USED_POS27_count,             0
CORE_L1_PREF_USED_POS27_pct,         -nan
CORE_L1_PREF_USED_POS27_total_count,             0
CORE_L1_PREF_USED_POS27_total_pct,         -nan

CORE_L1_PREF_USED_POS28_count,             0
CORE_L1_PREF_USED_POS28_pct,         -nan
CORE_L1_PREF_USED_POS28_total_count,             0
CORE_L1_PREF_USED_POS28_total_pct,         -nan

CORE_L1_PREF_USED_POS29_count,             0
CORE_L1_PREF_USED_POS29_pct,         -nan
CORE_L1_PREF_USED_POS29_total_count,             0
CORE_L1_PREF_USED_POS29_total_pct,         -nan

CORE_L1_PREF_USED_POS30_count,             0
CORE_L1_PREF_USED_POS30_pct,         -nan
CORE_L1_PREF_USED_POS30_total_count,             0
CORE_L1_PREF_USED_POS30_total_pct,         -nan

CORE_L1_PREF_USED_POS31_count,             0
CORE_L1_PREF_USED_POS31_pct,         -nan
CORE_L1_PREF_USED_POS31_total_count,             0
CORE_L1_PREF_USED_POS31_total_pct,         -nan

CORE_L1_PREF_USED_POS32_count,             0
CORE_L1_PREF_USED_POS32_pct,         -nan
CORE_L1_PREF_USED_POS32_total_count,             0
CORE_L1_PREF_USED_POS32_total_pct,         -nan

CORE_L1_PREF_USED_POS33_count,             0
CORE_L1_PREF_USED_POS33_pct,         -nan
CORE_L1_PREF_USED_POS33_total_count,             0
CORE_L1_PREF_USED_POS33_total_pct,         -nan

CORE_L1_PREF_USED_POS34_count,             0
CORE_L1_PREF_USED_POS34_pct,         -nan
CORE_L1_PREF_USED_POS34_total_count,             0
CORE_L1_PREF_USED_POS34_total_pct,         -nan

CORE_L1_PREF_USED_POS35_count,             0
CORE_L1_PREF_USED_POS35_pct,         -nan
CORE_L1_PREF_USED_POS35_total_count,             0
CORE_L1_PREF_USED_POS35_total_pct,         -nan

CORE_L1_PREF_USED_POS36_count,             0
CORE_L1_PREF_USED_POS36_pct,         -nan
CORE_L1_PREF_USED_POS36_total_count,             0
CORE_L1_PREF_USED_POS36_total_pct,         -nan

CORE_L1_PREF_USED_POS37_count,             0
CORE_L1_PREF_USED_POS37_pct,         -nan
CORE_L1_PREF_USED_POS37_total_count,             0
CORE_L1_PREF_USED_POS37_total_pct,         -nan

CORE_L1_PREF_USED_POS38_count,             0
CORE_L1_PREF_USED_POS38_pct,         -nan
CORE_L1_PREF_USED_POS38_total_count,             0
CORE_L1_PREF_USED_POS38_total_pct,         -nan

CORE_L1_PREF_USED_POS39_count,             0
CORE_L1_PREF_USED_POS39_pct,         -nan
CORE_L1_PREF_USED_POS39_total_count,             0
CORE_L1_PREF_USED_POS39_total_pct,         -nan

CORE_L1_PREF_USED_POS40_count,             0
CORE_L1_PREF_USED_POS40_pct,         -nan
CORE_L1_PREF_USED_POS40_total_count,             0
CORE_L1_PREF_USED_POS40_total_pct,         -nan

CORE_L1_PREF_USED_POS41_count,             0
CORE_L1_PREF_USED_POS41_pct,         -nan
CORE_L1_PREF_USED_POS41_total_count,             0
CORE_L1_PREF_USED_POS41_total_pct,         -nan

CORE_L1_PREF_USED_POS42_count,             0
CORE_L1_PREF_USED_POS42_pct,         -nan
CORE_L1_PREF_USED_POS42_total_count,             0
CORE_L1_PREF_USED_POS42_total_pct,         -nan

CORE_L1_PREF_USED_POS43_count,             0
CORE_L1_PREF_USED_POS43_pct,         -nan
CORE_L1_PREF_USED_POS43_total_count,             0
CORE_L1_PREF_USED_POS43_total_pct,         -nan

CORE_L1_PREF_USED_POS44_count,             0
CORE_L1_PREF_USED_POS44_pct,         -nan
CORE_L1_PREF_USED_POS44_total_count,             0
CORE_L1_PREF_USED_POS44_total_pct,         -nan

CORE_L1_PREF_USED_POS45_count,             0
CORE_L1_PREF_USED_POS45_pct,         -nan
CORE_L1_PREF_USED_POS45_total_count,             0
CORE_L1_PREF_USED_POS45_total_pct,         -nan

CORE_L1_PREF_USED_POS46_count,             0
CORE_L1_PREF_USED_POS46_pct,         -nan
CORE_L1_PREF_USED_POS46_total_count,             0
CORE_L1_PREF_USED_POS46_total_pct,         -nan

CORE_L1_PREF_USED_POS47_count,             0
CORE_L1_PREF_USED_POS47_pct,         -nan
CORE_L1_PREF_USED_POS47_total_count,             0
CORE_L1_PREF_USED_POS47_total_pct,         -nan

CORE_L1_PREF_USED_POS48_count,             0
CORE_L1_PREF_USED_POS48_pct,         -nan
CORE_L1_PREF_USED_POS48_total_count,             0
CORE_L1_PREF_USED_POS48_total_pct,         -nan

CORE_L1_PREF_USED_POS49_count,             0
CORE_L1_PREF_USED_POS49_pct,         -nan
CORE_L1_PREF_USED_POS49_total_count,             0
CORE_L1_PREF_USED_POS49_total_pct,         -nan

CORE_L1_PREF_USED_POS50_count,             0
CORE_L1_PREF_USED_POS50_pct,         -nan
CORE_L1_PREF_USED_POS50_total_count,             0
CORE_L1_PREF_USED_POS50_total_pct,         -nan

CORE_L1_PREF_USED_POS51_count,             0
CORE_L1_PREF_USED_POS51_pct,         -nan
CORE_L1_PREF_USED_POS51_total_count,             0
CORE_L1_PREF_USED_POS51_total_pct,         -nan

CORE_L1_PREF_USED_POS52_count,             0
CORE_L1_PREF_USED_POS52_pct,         -nan
CORE_L1_PREF_USED_POS52_total_count,             0
CORE_L1_PREF_USED_POS52_total_pct,         -nan

CORE_L1_PREF_USED_POS53_count,             0
CORE_L1_PREF_USED_POS53_pct,         -nan
CORE_L1_PREF_USED_POS53_total_count,             0
CORE_L1_PREF_USED_POS53_total_pct,         -nan

CORE_L1_PREF_USED_POS54_count,             0
CORE_L1_PREF_USED_POS54_pct,         -nan
CORE_L1_PREF_USED_POS54_total_count,             0
CORE_L1_PREF_USED_POS54_total_pct,         -nan

CORE_L1_PREF_USED_POS55_count,             0
CORE_L1_PREF_USED_POS55_pct,         -nan
CORE_L1_PREF_USED_POS55_total_count,             0
CORE_L1_PREF_USED_POS55_total_pct,         -nan

CORE_L1_PREF_USED_POS56_count,             0
CORE_L1_PREF_USED_POS56_pct,         -nan
CORE_L1_PREF_USED_POS56_total_count,             0
CORE_L1_PREF_USED_POS56_total_pct,         -nan

CORE_L1_PREF_USED_POS57_count,             0
CORE_L1_PREF_USED_POS57_pct,         -nan
CORE_L1_PREF_USED_POS57_total_count,             0
CORE_L1_PREF_USED_POS57_total_pct,         -nan

CORE_L1_PREF_USED_POS58_count,             0
CORE_L1_PREF_USED_POS58_pct,         -nan
CORE_L1_PREF_USED_POS58_total_count,             0
CORE_L1_PREF_USED_POS58_total_pct,         -nan

CORE_L1_PREF_USED_POS59_count,             0
CORE_L1_PREF_USED_POS59_pct,         -nan
CORE_L1_PREF_USED_POS59_total_count,             0
CORE_L1_PREF_USED_POS59_total_pct,         -nan

CORE_L1_PREF_USED_POS60_count,             0
CORE_L1_PREF_USED_POS60_pct,         -nan
CORE_L1_PREF_USED_POS60_total_count,             0
CORE_L1_PREF_USED_POS60_total_pct,         -nan

CORE_L1_PREF_USED_POS61_count,             0
CORE_L1_PREF_USED_POS61_pct,         -nan
CORE_L1_PREF_USED_POS61_total_count,             0
CORE_L1_PREF_USED_POS61_total_pct,         -nan

CORE_L1_PREF_USED_POS62_count,             0
CORE_L1_PREF_USED_POS62_pct,         -nan
CORE_L1_PREF_USED_POS62_total_count,             0
CORE_L1_PREF_USED_POS62_total_pct,         -nan

CORE_L1_PREF_USED_POS63_count,             0
CORE_L1_PREF_USED_POS63_pct,         -nan
CORE_L1_PREF_USED_POS63_total_count,             0
CORE_L1_PREF_USED_POS63_total_pct,         -nan

CORE_L1_PREF_USED_POS64_count,             0
CORE_L1_PREF_USED_POS64_pct,         -nan
CORE_L1_PREF_USED_POS64_total_count,             0
CORE_L1_PREF_USED_POS64_total_pct,         -nan

CORE_L1_PREF_USED_POS65_count,             0
CORE_L1_PREF_USED_POS65_pct,         -nan
CORE_L1_PREF_USED_POS65_total_count,             0
CORE_L1_PREF_USED_POS65_total_pct,         -nan

CORE_L1_PREF_USED_POS66_count,             0
CORE_L1_PREF_USED_POS66_pct,         -nan
CORE_L1_PREF_USED_POS66_total_count,             0
CORE_L1_PREF_USED_POS66_total_pct,         -nan

CORE_L1_PREF_USED_POS67_count,             0
CORE_L1_PREF_USED_POS67_pct,         -nan
CORE_L1_PREF_USED_POS67_total_count,             0
CORE_L1_PREF_USED_POS67_total_pct,         -nan

CORE_L1_PREF_USED_POS68_count,             0
CORE_L1_PREF_USED_POS68_pct,         -nan
CORE_L1_PREF_USED_POS68_total_count,             0
CORE_L1_PREF_USED_POS68_total_pct,         -nan

CORE_L1_PREF_USED_POS69_count,             0
CORE_L1_PREF_USED_POS69_pct,         -nan
CORE_L1_PREF_USED_POS69_total_count,             0
CORE_L1_PREF_USED_POS69_total_pct,         -nan

CORE_L1_PREF_USED_POS70_count,             0
CORE_L1_PREF_USED_POS70_pct,         -nan
CORE_L1_PREF_USED_POS70_total_count,             0
CORE_L1_PREF_USED_POS70_total_pct,         -nan

CORE_L1_PREF_USED_POS71_count,             0
CORE_L1_PREF_USED_POS71_pct,         -nan
CORE_L1_PREF_USED_POS71_total_count,             0
CORE_L1_PREF_USED_POS71_total_pct,         -nan

CORE_L1_PREF_USED_POS72_count,             0
CORE_L1_PREF_USED_POS72_pct,         -nan
CORE_L1_PREF_USED_POS72_total_count,             0
CORE_L1_PREF_USED_POS72_total_pct,         -nan

CORE_L1_PREF_USED_POS73_count,             0
CORE_L1_PREF_USED_POS73_pct,         -nan
CORE_L1_PREF_USED_POS73_total_count,             0
CORE_L1_PREF_USED_POS73_total_pct,         -nan

CORE_L1_PREF_USED_POS74_count,             0
CORE_L1_PREF_USED_POS74_pct,         -nan
CORE_L1_PREF_USED_POS74_total_count,             0
CORE_L1_PREF_USED_POS74_total_pct,         -nan

CORE_L1_PREF_USED_POS75_count,             0
CORE_L1_PREF_USED_POS75_pct,         -nan
CORE_L1_PREF_USED_POS75_total_count,             0
CORE_L1_PREF_USED_POS75_total_pct,         -nan

CORE_L1_PREF_USED_POS76_count,             0
CORE_L1_PREF_USED_POS76_pct,         -nan
CORE_L1_PREF_USED_POS76_total_count,             0
CORE_L1_PREF_USED_POS76_total_pct,         -nan

CORE_L1_PREF_USED_POS77_count,             0
CORE_L1_PREF_USED_POS77_pct,         -nan
CORE_L1_PREF_USED_POS77_total_count,             0
CORE_L1_PREF_USED_POS77_total_pct,         -nan

CORE_L1_PREF_USED_POS78_count,             0
CORE_L1_PREF_USED_POS78_pct,         -nan
CORE_L1_PREF_USED_POS78_total_count,             0
CORE_L1_PREF_USED_POS78_total_pct,         -nan

CORE_L1_PREF_USED_POS79_count,             0
CORE_L1_PREF_USED_POS79_pct,         -nan
CORE_L1_PREF_USED_POS79_total_count,             0
CORE_L1_PREF_USED_POS79_total_pct,         -nan

CORE_L1_PREF_USED_POS80_count,             0
CORE_L1_PREF_USED_POS80_pct,         -nan
CORE_L1_PREF_USED_POS80_total_count,             0
CORE_L1_PREF_USED_POS80_total_pct,         -nan

CORE_L1_PREF_USED_POS81_count,             0
CORE_L1_PREF_USED_POS81_pct,         -nan
CORE_L1_PREF_USED_POS81_total_count,             0
CORE_L1_PREF_USED_POS81_total_pct,         -nan

CORE_L1_PREF_USED_POS82_count,             0
CORE_L1_PREF_USED_POS82_pct,         -nan
CORE_L1_PREF_USED_POS82_total_count,             0
CORE_L1_PREF_USED_POS82_total_pct,         -nan

CORE_L1_PREF_USED_POS83_count,             0
CORE_L1_PREF_USED_POS83_pct,         -nan
CORE_L1_PREF_USED_POS83_total_count,             0
CORE_L1_PREF_USED_POS83_total_pct,         -nan

CORE_L1_PREF_USED_POS84_count,             0
CORE_L1_PREF_USED_POS84_pct,         -nan
CORE_L1_PREF_USED_POS84_total_count,             0
CORE_L1_PREF_USED_POS84_total_pct,         -nan

CORE_L1_PREF_USED_POS85_count,             0
CORE_L1_PREF_USED_POS85_pct,         -nan
CORE_L1_PREF_USED_POS85_total_count,             0
CORE_L1_PREF_USED_POS85_total_pct,         -nan

CORE_L1_PREF_USED_POS86_count,             0
CORE_L1_PREF_USED_POS86_pct,         -nan
CORE_L1_PREF_USED_POS86_total_count,             0
CORE_L1_PREF_USED_POS86_total_pct,         -nan

CORE_L1_PREF_USED_POS87_count,             0
CORE_L1_PREF_USED_POS87_pct,         -nan
CORE_L1_PREF_USED_POS87_total_count,             0
CORE_L1_PREF_USED_POS87_total_pct,         -nan

CORE_L1_PREF_USED_POS88_count,             0
CORE_L1_PREF_USED_POS88_pct,         -nan
CORE_L1_PREF_USED_POS88_total_count,             0
CORE_L1_PREF_USED_POS88_total_pct,         -nan

CORE_L1_PREF_USED_POS89_count,             0
CORE_L1_PREF_USED_POS89_pct,         -nan
CORE_L1_PREF_USED_POS89_total_count,             0
CORE_L1_PREF_USED_POS89_total_pct,         -nan

CORE_L1_PREF_USED_POS90_count,             0
CORE_L1_PREF_USED_POS90_pct,         -nan
CORE_L1_PREF_USED_POS90_total_count,             0
CORE_L1_PREF_USED_POS90_total_pct,         -nan

CORE_L1_PREF_USED_POS91_count,             0
CORE_L1_PREF_USED_POS91_pct,         -nan
CORE_L1_PREF_USED_POS91_total_count,             0
CORE_L1_PREF_USED_POS91_total_pct,         -nan

CORE_L1_PREF_USED_POS92_count,             0
CORE_L1_PREF_USED_POS92_pct,         -nan
CORE_L1_PREF_USED_POS92_total_count,             0
CORE_L1_PREF_USED_POS92_total_pct,         -nan

CORE_L1_PREF_USED_POS93_count,             0
CORE_L1_PREF_USED_POS93_pct,         -nan
CORE_L1_PREF_USED_POS93_total_count,             0
CORE_L1_PREF_USED_POS93_total_pct,         -nan

CORE_L1_PREF_USED_POS94_count,             0
CORE_L1_PREF_USED_POS94_pct,         -nan
CORE_L1_PREF_USED_POS94_total_count,             0
CORE_L1_PREF_USED_POS94_total_pct,         -nan

CORE_L1_PREF_USED_POS95_count,             0
CORE_L1_PREF_USED_POS95_pct,         -nan
CORE_L1_PREF_USED_POS95_total_count,             0
CORE_L1_PREF_USED_POS95_total_pct,         -nan

CORE_L1_PREF_USED_POS96_count,             0
CORE_L1_PREF_USED_POS96_pct,         -nan
CORE_L1_PREF_USED_POS96_total_count,             0
CORE_L1_PREF_USED_POS96_total_pct,         -nan

CORE_L1_PREF_USED_POS97_count,             0
CORE_L1_PREF_USED_POS97_pct,         -nan
CORE_L1_PREF_USED_POS97_total_count,             0
CORE_L1_PREF_USED_POS97_total_pct,         -nan

CORE_L1_PREF_USED_POS98_count,             0
CORE_L1_PREF_USED_POS98_pct,         -nan
CORE_L1_PREF_USED_POS98_total_count,             0
CORE_L1_PREF_USED_POS98_total_pct,         -nan

CORE_L1_PREF_USED_POS99_count,             0
CORE_L1_PREF_USED_POS99_pct,         -nan
CORE_L1_PREF_USED_POS99_total_count,             0
CORE_L1_PREF_USED_POS99_total_pct,         -nan

CORE_L1_PREF_USED_POS100_count,             0
CORE_L1_PREF_USED_POS100_pct,         -nan
CORE_L1_PREF_USED_POS100_total_count,             0
CORE_L1_PREF_USED_POS100_total_pct,         -nan

CORE_L1_PREF_USED_POS101_count,             0
CORE_L1_PREF_USED_POS101_pct,         -nan
CORE_L1_PREF_USED_POS101_total_count,             0
CORE_L1_PREF_USED_POS101_total_pct,         -nan

CORE_L1_PREF_USED_POS102_count,             0
CORE_L1_PREF_USED_POS102_pct,         -nan
CORE_L1_PREF_USED_POS102_total_count,             0
CORE_L1_PREF_USED_POS102_total_pct,         -nan

CORE_L1_PREF_USED_POS103_count,             0
CORE_L1_PREF_USED_POS103_pct,         -nan
CORE_L1_PREF_USED_POS103_total_count,             0
CORE_L1_PREF_USED_POS103_total_pct,         -nan

CORE_L1_PREF_USED_POS104_count,             0
CORE_L1_PREF_USED_POS104_pct,         -nan
CORE_L1_PREF_USED_POS104_total_count,             0
CORE_L1_PREF_USED_POS104_total_pct,         -nan

CORE_L1_PREF_USED_POS105_count,             0
CORE_L1_PREF_USED_POS105_pct,         -nan
CORE_L1_PREF_USED_POS105_total_count,             0
CORE_L1_PREF_USED_POS105_total_pct,         -nan

CORE_L1_PREF_USED_POS106_count,             0
CORE_L1_PREF_USED_POS106_pct,         -nan
CORE_L1_PREF_USED_POS106_total_count,             0
CORE_L1_PREF_USED_POS106_total_pct,         -nan

CORE_L1_PREF_USED_POS107_count,             0
CORE_L1_PREF_USED_POS107_pct,         -nan
CORE_L1_PREF_USED_POS107_total_count,             0
CORE_L1_PREF_USED_POS107_total_pct,         -nan

CORE_L1_PREF_USED_POS108_count,             0
CORE_L1_PREF_USED_POS108_pct,         -nan
CORE_L1_PREF_USED_POS108_total_count,             0
CORE_L1_PREF_USED_POS108_total_pct,         -nan

CORE_L1_PREF_USED_POS109_count,             0
CORE_L1_PREF_USED_POS109_pct,         -nan
CORE_L1_PREF_USED_POS109_total_count,             0
CORE_L1_PREF_USED_POS109_total_pct,         -nan

CORE_L1_PREF_USED_POS110_count,             0
CORE_L1_PREF_USED_POS110_pct,         -nan
CORE_L1_PREF_USED_POS110_total_count,             0
CORE_L1_PREF_USED_POS110_total_pct,         -nan

CORE_L1_PREF_USED_POS111_count,             0
CORE_L1_PREF_USED_POS111_pct,         -nan
CORE_L1_PREF_USED_POS111_total_count,             0
CORE_L1_PREF_USED_POS111_total_pct,         -nan

CORE_L1_PREF_USED_POS112_count,             0
CORE_L1_PREF_USED_POS112_pct,         -nan
CORE_L1_PREF_USED_POS112_total_count,             0
CORE_L1_PREF_USED_POS112_total_pct,         -nan

CORE_L1_PREF_USED_POS113_count,             0
CORE_L1_PREF_USED_POS113_pct,         -nan
CORE_L1_PREF_USED_POS113_total_count,             0
CORE_L1_PREF_USED_POS113_total_pct,         -nan

CORE_L1_PREF_USED_POS114_count,             0
CORE_L1_PREF_USED_POS114_pct,         -nan
CORE_L1_PREF_USED_POS114_total_count,             0
CORE_L1_PREF_USED_POS114_total_pct,         -nan

CORE_L1_PREF_USED_POS115_count,             0
CORE_L1_PREF_USED_POS115_pct,         -nan
CORE_L1_PREF_USED_POS115_total_count,             0
CORE_L1_PREF_USED_POS115_total_pct,         -nan

CORE_L1_PREF_USED_POS116_count,             0
CORE_L1_PREF_USED_POS116_pct,         -nan
CORE_L1_PREF_USED_POS116_total_count,             0
CORE_L1_PREF_USED_POS116_total_pct,         -nan

CORE_L1_PREF_USED_POS117_count,             0
CORE_L1_PREF_USED_POS117_pct,         -nan
CORE_L1_PREF_USED_POS117_total_count,             0
CORE_L1_PREF_USED_POS117_total_pct,         -nan

CORE_L1_PREF_USED_POS118_count,             0
CORE_L1_PREF_USED_POS118_pct,         -nan
CORE_L1_PREF_USED_POS118_total_count,             0
CORE_L1_PREF_USED_POS118_total_pct,         -nan

CORE_L1_PREF_USED_POS119_count,             0
CORE_L1_PREF_USED_POS119_pct,         -nan
CORE_L1_PREF_USED_POS119_total_count,             0
CORE_L1_PREF_USED_POS119_total_pct,         -nan

CORE_L1_PREF_USED_POS120_count,             0
CORE_L1_PREF_USED_POS120_pct,         -nan
CORE_L1_PREF_USED_POS120_total_count,             0
CORE_L1_PREF_USED_POS120_total_pct,         -nan

CORE_L1_PREF_USED_POS121_count,             0
CORE_L1_PREF_USED_POS121_pct,         -nan
CORE_L1_PREF_USED_POS121_total_count,             0
CORE_L1_PREF_USED_POS121_total_pct,         -nan

CORE_L1_PREF_USED_POS122_count,             0
CORE_L1_PREF_USED_POS122_pct,         -nan
CORE_L1_PREF_USED_POS122_total_count,             0
CORE_L1_PREF_USED_POS122_total_pct,         -nan

CORE_L1_PREF_USED_POS123_count,             0
CORE_L1_PREF_USED_POS123_pct,         -nan
CORE_L1_PREF_USED_POS123_total_count,             0
CORE_L1_PREF_USED_POS123_total_pct,         -nan

CORE_L1_PREF_USED_POS124_count,             0
CORE_L1_PREF_USED_POS124_pct,         -nan
CORE_L1_PREF_USED_POS124_total_count,             0
CORE_L1_PREF_USED_POS124_total_pct,         -nan

CORE_L1_PREF_USED_POS125_count,             0
CORE_L1_PREF_USED_POS125_pct,         -nan
CORE_L1_PREF_USED_POS125_total_count,             0
CORE_L1_PREF_USED_POS125_total_pct,         -nan

CORE_L1_PREF_USED_POS126_count,             0
CORE_L1_PREF_USED_POS126_pct,         -nan
CORE_L1_PREF_USED_POS126_total_count,             0
CORE_L1_PREF_USED_POS126_total_pct,         -nan

CORE_L1_PREF_USED_POS127_count,             0
CORE_L1_PREF_USED_POS127_pct,         -nan
CORE_L1_PREF_USED_POS127_total_count,             0
CORE_L1_PREF_USED_POS127_total_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_count,             0
CORE_L1_PREF_USED_POS127_sum_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_total_count,             0
CORE_L1_PREF_USED_POS127_sum_total_pct,         -nan
CORE_L1_PREF_USED_POS127_mean,         -nan
CORE_L1_PREF_USED_POS127_stddev,         -nan
CORE_L1_PREF_USED_POS127_total_mean,         -nan
CORE_L1_PREF_USED_POS127_total_stddev,         -nan

CORE_TOTAL_SETS_ALL_INTERVALS_count,             0
CORE_TOTAL_SETS_ALL_INTERVALS_total_count,             0

CORE_L1_AVG_NUM_WAYS_count,             0
CORE_L1_AVG_NUM_WAYS_pct,         -nan
CORE_L1_AVG_NUM_WAYS_total_count,             0
CORE_L1_AVG_NUM_WAYS_total_pct,         -nan

L1_PARTITION_INTERVALS_count,             0
L1_PARTITION_INTERVALS_total_count,             0

NORESET_L1_PARTITION_count,             0
NORESET_L1_PARTITION_total_count,             0

L1_SHADOW_ACCESS_count,             0
L1_SHADOW_ACCESS_total_count,             0

L1_SHADOW_ACCESS_STALLING_count,             0
L1_SHADOW_ACCESS_STALLING_total_count,             0

L1_SHADOW_ACCESS_DEMAND_count,             0
L1_SHADOW_ACCESS_DEMAND_total_count,             0

L1_SHADOW_HIT_count,             0
L1_SHADOW_HIT_total_count,             0

L1_SHADOW_HIT_STALLING_count,             0
L1_SHADOW_HIT_STALLING_total_count,             0

L1_SHADOW_HIT_DEMAND_count,             0
L1_SHADOW_HIT_DEMAND_total_count,             0

L1_SHADOW_UNTIMELY_HIT_count,             0
L1_SHADOW_UNTIMELY_HIT_total_count,             0

L1_SHADOW_UNTIMELY_HIT_STALLING_count,             0
L1_SHADOW_UNTIMELY_HIT_STALLING_total_count,             0

L1_SHADOW_UNTIMELY_HIT_DEMAND_count,             0
L1_SHADOW_UNTIMELY_HIT_DEMAND_total_count,             0

L1_SHADOW_HIT_POS0_count,             0
L1_SHADOW_HIT_POS0_pct,         -nan
L1_SHADOW_HIT_POS0_total_count,             0
L1_SHADOW_HIT_POS0_total_pct,         -nan

L1_SHADOW_HIT_POS1_count,             0
L1_SHADOW_HIT_POS1_pct,         -nan
L1_SHADOW_HIT_POS1_total_count,             0
L1_SHADOW_HIT_POS1_total_pct,         -nan

L1_SHADOW_HIT_POS2_count,             0
L1_SHADOW_HIT_POS2_pct,         -nan
L1_SHADOW_HIT_POS2_total_count,             0
L1_SHADOW_HIT_POS2_total_pct,         -nan

L1_SHADOW_HIT_POS3_count,             0
L1_SHADOW_HIT_POS3_pct,         -nan
L1_SHADOW_HIT_POS3_total_count,             0
L1_SHADOW_HIT_POS3_total_pct,         -nan

L1_SHADOW_HIT_POS4_count,             0
L1_SHADOW_HIT_POS4_pct,         -nan
L1_SHADOW_HIT_POS4_total_count,             0
L1_SHADOW_HIT_POS4_total_pct,         -nan

L1_SHADOW_HIT_POS5_count,             0
L1_SHADOW_HIT_POS5_pct,         -nan
L1_SHADOW_HIT_POS5_total_count,             0
L1_SHADOW_HIT_POS5_total_pct,         -nan

L1_SHADOW_HIT_POS6_count,             0
L1_SHADOW_HIT_POS6_pct,         -nan
L1_SHADOW_HIT_POS6_total_count,             0
L1_SHADOW_HIT_POS6_total_pct,         -nan

L1_SHADOW_HIT_POS7_count,             0
L1_SHADOW_HIT_POS7_pct,         -nan
L1_SHADOW_HIT_POS7_total_count,             0
L1_SHADOW_HIT_POS7_total_pct,         -nan

L1_SHADOW_HIT_POS8_count,             0
L1_SHADOW_HIT_POS8_pct,         -nan
L1_SHADOW_HIT_POS8_total_count,             0
L1_SHADOW_HIT_POS8_total_pct,         -nan

L1_SHADOW_HIT_POS9_count,             0
L1_SHADOW_HIT_POS9_pct,         -nan
L1_SHADOW_HIT_POS9_total_count,             0
L1_SHADOW_HIT_POS9_total_pct,         -nan

L1_SHADOW_HIT_POS10_count,             0
L1_SHADOW_HIT_POS10_pct,         -nan
L1_SHADOW_HIT_POS10_total_count,             0
L1_SHADOW_HIT_POS10_total_pct,         -nan

L1_SHADOW_HIT_POS11_count,             0
L1_SHADOW_HIT_POS11_pct,         -nan
L1_SHADOW_HIT_POS11_total_count,             0
L1_SHADOW_HIT_POS11_total_pct,         -nan

L1_SHADOW_HIT_POS12_count,             0
L1_SHADOW_HIT_POS12_pct,         -nan
L1_SHADOW_HIT_POS12_total_count,             0
L1_SHADOW_HIT_POS12_total_pct,         -nan

L1_SHADOW_HIT_POS13_count,             0
L1_SHADOW_HIT_POS13_pct,         -nan
L1_SHADOW_HIT_POS13_total_count,             0
L1_SHADOW_HIT_POS13_total_pct,         -nan

L1_SHADOW_HIT_POS14_count,             0
L1_SHADOW_HIT_POS14_pct,         -nan
L1_SHADOW_HIT_POS14_total_count,             0
L1_SHADOW_HIT_POS14_total_pct,         -nan

L1_SHADOW_HIT_POS15_count,             0
L1_SHADOW_HIT_POS15_pct,         -nan
L1_SHADOW_HIT_POS15_total_count,             0
L1_SHADOW_HIT_POS15_total_pct,         -nan

L1_SHADOW_HIT_POS16_count,             0
L1_SHADOW_HIT_POS16_pct,         -nan
L1_SHADOW_HIT_POS16_total_count,             0
L1_SHADOW_HIT_POS16_total_pct,         -nan

L1_SHADOW_HIT_POS17_count,             0
L1_SHADOW_HIT_POS17_pct,         -nan
L1_SHADOW_HIT_POS17_total_count,             0
L1_SHADOW_HIT_POS17_total_pct,         -nan

L1_SHADOW_HIT_POS18_count,             0
L1_SHADOW_HIT_POS18_pct,         -nan
L1_SHADOW_HIT_POS18_total_count,             0
L1_SHADOW_HIT_POS18_total_pct,         -nan

L1_SHADOW_HIT_POS19_count,             0
L1_SHADOW_HIT_POS19_pct,         -nan
L1_SHADOW_HIT_POS19_total_count,             0
L1_SHADOW_HIT_POS19_total_pct,         -nan

L1_SHADOW_HIT_POS20_count,             0
L1_SHADOW_HIT_POS20_pct,         -nan
L1_SHADOW_HIT_POS20_total_count,             0
L1_SHADOW_HIT_POS20_total_pct,         -nan

L1_SHADOW_HIT_POS21_count,             0
L1_SHADOW_HIT_POS21_pct,         -nan
L1_SHADOW_HIT_POS21_total_count,             0
L1_SHADOW_HIT_POS21_total_pct,         -nan

L1_SHADOW_HIT_POS22_count,             0
L1_SHADOW_HIT_POS22_pct,         -nan
L1_SHADOW_HIT_POS22_total_count,             0
L1_SHADOW_HIT_POS22_total_pct,         -nan

L1_SHADOW_HIT_POS23_count,             0
L1_SHADOW_HIT_POS23_pct,         -nan
L1_SHADOW_HIT_POS23_total_count,             0
L1_SHADOW_HIT_POS23_total_pct,         -nan

L1_SHADOW_HIT_POS24_count,             0
L1_SHADOW_HIT_POS24_pct,         -nan
L1_SHADOW_HIT_POS24_total_count,             0
L1_SHADOW_HIT_POS24_total_pct,         -nan

L1_SHADOW_HIT_POS25_count,             0
L1_SHADOW_HIT_POS25_pct,         -nan
L1_SHADOW_HIT_POS25_total_count,             0
L1_SHADOW_HIT_POS25_total_pct,         -nan

L1_SHADOW_HIT_POS26_count,             0
L1_SHADOW_HIT_POS26_pct,         -nan
L1_SHADOW_HIT_POS26_total_count,             0
L1_SHADOW_HIT_POS26_total_pct,         -nan

L1_SHADOW_HIT_POS27_count,             0
L1_SHADOW_HIT_POS27_pct,         -nan
L1_SHADOW_HIT_POS27_total_count,             0
L1_SHADOW_HIT_POS27_total_pct,         -nan

L1_SHADOW_HIT_POS28_count,             0
L1_SHADOW_HIT_POS28_pct,         -nan
L1_SHADOW_HIT_POS28_total_count,             0
L1_SHADOW_HIT_POS28_total_pct,         -nan

L1_SHADOW_HIT_POS29_count,             0
L1_SHADOW_HIT_POS29_pct,         -nan
L1_SHADOW_HIT_POS29_total_count,             0
L1_SHADOW_HIT_POS29_total_pct,         -nan

L1_SHADOW_HIT_POS30_count,             0
L1_SHADOW_HIT_POS30_pct,         -nan
L1_SHADOW_HIT_POS30_total_count,             0
L1_SHADOW_HIT_POS30_total_pct,         -nan

L1_SHADOW_HIT_POS31_count,             0
L1_SHADOW_HIT_POS31_pct,         -nan
L1_SHADOW_HIT_POS31_total_count,             0
L1_SHADOW_HIT_POS31_total_pct,         -nan

L1_SHADOW_HIT_POS32_count,             0
L1_SHADOW_HIT_POS32_pct,         -nan
L1_SHADOW_HIT_POS32_total_count,             0
L1_SHADOW_HIT_POS32_total_pct,         -nan

L1_SHADOW_HIT_POS33_count,             0
L1_SHADOW_HIT_POS33_pct,         -nan
L1_SHADOW_HIT_POS33_total_count,             0
L1_SHADOW_HIT_POS33_total_pct,         -nan

L1_SHADOW_HIT_POS34_count,             0
L1_SHADOW_HIT_POS34_pct,         -nan
L1_SHADOW_HIT_POS34_total_count,             0
L1_SHADOW_HIT_POS34_total_pct,         -nan

L1_SHADOW_HIT_POS35_count,             0
L1_SHADOW_HIT_POS35_pct,         -nan
L1_SHADOW_HIT_POS35_total_count,             0
L1_SHADOW_HIT_POS35_total_pct,         -nan

L1_SHADOW_HIT_POS36_count,             0
L1_SHADOW_HIT_POS36_pct,         -nan
L1_SHADOW_HIT_POS36_total_count,             0
L1_SHADOW_HIT_POS36_total_pct,         -nan

L1_SHADOW_HIT_POS37_count,             0
L1_SHADOW_HIT_POS37_pct,         -nan
L1_SHADOW_HIT_POS37_total_count,             0
L1_SHADOW_HIT_POS37_total_pct,         -nan

L1_SHADOW_HIT_POS38_count,             0
L1_SHADOW_HIT_POS38_pct,         -nan
L1_SHADOW_HIT_POS38_total_count,             0
L1_SHADOW_HIT_POS38_total_pct,         -nan

L1_SHADOW_HIT_POS39_count,             0
L1_SHADOW_HIT_POS39_pct,         -nan
L1_SHADOW_HIT_POS39_total_count,             0
L1_SHADOW_HIT_POS39_total_pct,         -nan

L1_SHADOW_HIT_POS40_count,             0
L1_SHADOW_HIT_POS40_pct,         -nan
L1_SHADOW_HIT_POS40_total_count,             0
L1_SHADOW_HIT_POS40_total_pct,         -nan

L1_SHADOW_HIT_POS41_count,             0
L1_SHADOW_HIT_POS41_pct,         -nan
L1_SHADOW_HIT_POS41_total_count,             0
L1_SHADOW_HIT_POS41_total_pct,         -nan

L1_SHADOW_HIT_POS42_count,             0
L1_SHADOW_HIT_POS42_pct,         -nan
L1_SHADOW_HIT_POS42_total_count,             0
L1_SHADOW_HIT_POS42_total_pct,         -nan

L1_SHADOW_HIT_POS43_count,             0
L1_SHADOW_HIT_POS43_pct,         -nan
L1_SHADOW_HIT_POS43_total_count,             0
L1_SHADOW_HIT_POS43_total_pct,         -nan

L1_SHADOW_HIT_POS44_count,             0
L1_SHADOW_HIT_POS44_pct,         -nan
L1_SHADOW_HIT_POS44_total_count,             0
L1_SHADOW_HIT_POS44_total_pct,         -nan

L1_SHADOW_HIT_POS45_count,             0
L1_SHADOW_HIT_POS45_pct,         -nan
L1_SHADOW_HIT_POS45_total_count,             0
L1_SHADOW_HIT_POS45_total_pct,         -nan

L1_SHADOW_HIT_POS46_count,             0
L1_SHADOW_HIT_POS46_pct,         -nan
L1_SHADOW_HIT_POS46_total_count,             0
L1_SHADOW_HIT_POS46_total_pct,         -nan

L1_SHADOW_HIT_POS47_count,             0
L1_SHADOW_HIT_POS47_pct,         -nan
L1_SHADOW_HIT_POS47_total_count,             0
L1_SHADOW_HIT_POS47_total_pct,         -nan

L1_SHADOW_HIT_POS48_count,             0
L1_SHADOW_HIT_POS48_pct,         -nan
L1_SHADOW_HIT_POS48_total_count,             0
L1_SHADOW_HIT_POS48_total_pct,         -nan

L1_SHADOW_HIT_POS49_count,             0
L1_SHADOW_HIT_POS49_pct,         -nan
L1_SHADOW_HIT_POS49_total_count,             0
L1_SHADOW_HIT_POS49_total_pct,         -nan

L1_SHADOW_HIT_POS50_count,             0
L1_SHADOW_HIT_POS50_pct,         -nan
L1_SHADOW_HIT_POS50_total_count,             0
L1_SHADOW_HIT_POS50_total_pct,         -nan

L1_SHADOW_HIT_POS51_count,             0
L1_SHADOW_HIT_POS51_pct,         -nan
L1_SHADOW_HIT_POS51_total_count,             0
L1_SHADOW_HIT_POS51_total_pct,         -nan

L1_SHADOW_HIT_POS52_count,             0
L1_SHADOW_HIT_POS52_pct,         -nan
L1_SHADOW_HIT_POS52_total_count,             0
L1_SHADOW_HIT_POS52_total_pct,         -nan

L1_SHADOW_HIT_POS53_count,             0
L1_SHADOW_HIT_POS53_pct,         -nan
L1_SHADOW_HIT_POS53_total_count,             0
L1_SHADOW_HIT_POS53_total_pct,         -nan

L1_SHADOW_HIT_POS54_count,             0
L1_SHADOW_HIT_POS54_pct,         -nan
L1_SHADOW_HIT_POS54_total_count,             0
L1_SHADOW_HIT_POS54_total_pct,         -nan

L1_SHADOW_HIT_POS55_count,             0
L1_SHADOW_HIT_POS55_pct,         -nan
L1_SHADOW_HIT_POS55_total_count,             0
L1_SHADOW_HIT_POS55_total_pct,         -nan

L1_SHADOW_HIT_POS56_count,             0
L1_SHADOW_HIT_POS56_pct,         -nan
L1_SHADOW_HIT_POS56_total_count,             0
L1_SHADOW_HIT_POS56_total_pct,         -nan

L1_SHADOW_HIT_POS57_count,             0
L1_SHADOW_HIT_POS57_pct,         -nan
L1_SHADOW_HIT_POS57_total_count,             0
L1_SHADOW_HIT_POS57_total_pct,         -nan

L1_SHADOW_HIT_POS58_count,             0
L1_SHADOW_HIT_POS58_pct,         -nan
L1_SHADOW_HIT_POS58_total_count,             0
L1_SHADOW_HIT_POS58_total_pct,         -nan

L1_SHADOW_HIT_POS59_count,             0
L1_SHADOW_HIT_POS59_pct,         -nan
L1_SHADOW_HIT_POS59_total_count,             0
L1_SHADOW_HIT_POS59_total_pct,         -nan

L1_SHADOW_HIT_POS60_count,             0
L1_SHADOW_HIT_POS60_pct,         -nan
L1_SHADOW_HIT_POS60_total_count,             0
L1_SHADOW_HIT_POS60_total_pct,         -nan

L1_SHADOW_HIT_POS61_count,             0
L1_SHADOW_HIT_POS61_pct,         -nan
L1_SHADOW_HIT_POS61_total_count,             0
L1_SHADOW_HIT_POS61_total_pct,         -nan

L1_SHADOW_HIT_POS62_count,             0
L1_SHADOW_HIT_POS62_pct,         -nan
L1_SHADOW_HIT_POS62_total_count,             0
L1_SHADOW_HIT_POS62_total_pct,         -nan

L1_SHADOW_HIT_POS63_count,             0
L1_SHADOW_HIT_POS63_pct,         -nan
L1_SHADOW_HIT_POS63_total_count,             0
L1_SHADOW_HIT_POS63_total_pct,         -nan

L1_SHADOW_HIT_POS64_count,             0
L1_SHADOW_HIT_POS64_pct,         -nan
L1_SHADOW_HIT_POS64_total_count,             0
L1_SHADOW_HIT_POS64_total_pct,         -nan

L1_SHADOW_HIT_POS65_count,             0
L1_SHADOW_HIT_POS65_pct,         -nan
L1_SHADOW_HIT_POS65_total_count,             0
L1_SHADOW_HIT_POS65_total_pct,         -nan

L1_SHADOW_HIT_POS66_count,             0
L1_SHADOW_HIT_POS66_pct,         -nan
L1_SHADOW_HIT_POS66_total_count,             0
L1_SHADOW_HIT_POS66_total_pct,         -nan

L1_SHADOW_HIT_POS67_count,             0
L1_SHADOW_HIT_POS67_pct,         -nan
L1_SHADOW_HIT_POS67_total_count,             0
L1_SHADOW_HIT_POS67_total_pct,         -nan

L1_SHADOW_HIT_POS68_count,             0
L1_SHADOW_HIT_POS68_pct,         -nan
L1_SHADOW_HIT_POS68_total_count,             0
L1_SHADOW_HIT_POS68_total_pct,         -nan

L1_SHADOW_HIT_POS69_count,             0
L1_SHADOW_HIT_POS69_pct,         -nan
L1_SHADOW_HIT_POS69_total_count,             0
L1_SHADOW_HIT_POS69_total_pct,         -nan

L1_SHADOW_HIT_POS70_count,             0
L1_SHADOW_HIT_POS70_pct,         -nan
L1_SHADOW_HIT_POS70_total_count,             0
L1_SHADOW_HIT_POS70_total_pct,         -nan

L1_SHADOW_HIT_POS71_count,             0
L1_SHADOW_HIT_POS71_pct,         -nan
L1_SHADOW_HIT_POS71_total_count,             0
L1_SHADOW_HIT_POS71_total_pct,         -nan

L1_SHADOW_HIT_POS72_count,             0
L1_SHADOW_HIT_POS72_pct,         -nan
L1_SHADOW_HIT_POS72_total_count,             0
L1_SHADOW_HIT_POS72_total_pct,         -nan

L1_SHADOW_HIT_POS73_count,             0
L1_SHADOW_HIT_POS73_pct,         -nan
L1_SHADOW_HIT_POS73_total_count,             0
L1_SHADOW_HIT_POS73_total_pct,         -nan

L1_SHADOW_HIT_POS74_count,             0
L1_SHADOW_HIT_POS74_pct,         -nan
L1_SHADOW_HIT_POS74_total_count,             0
L1_SHADOW_HIT_POS74_total_pct,         -nan

L1_SHADOW_HIT_POS75_count,             0
L1_SHADOW_HIT_POS75_pct,         -nan
L1_SHADOW_HIT_POS75_total_count,             0
L1_SHADOW_HIT_POS75_total_pct,         -nan

L1_SHADOW_HIT_POS76_count,             0
L1_SHADOW_HIT_POS76_pct,         -nan
L1_SHADOW_HIT_POS76_total_count,             0
L1_SHADOW_HIT_POS76_total_pct,         -nan

L1_SHADOW_HIT_POS77_count,             0
L1_SHADOW_HIT_POS77_pct,         -nan
L1_SHADOW_HIT_POS77_total_count,             0
L1_SHADOW_HIT_POS77_total_pct,         -nan

L1_SHADOW_HIT_POS78_count,             0
L1_SHADOW_HIT_POS78_pct,         -nan
L1_SHADOW_HIT_POS78_total_count,             0
L1_SHADOW_HIT_POS78_total_pct,         -nan

L1_SHADOW_HIT_POS79_count,             0
L1_SHADOW_HIT_POS79_pct,         -nan
L1_SHADOW_HIT_POS79_total_count,             0
L1_SHADOW_HIT_POS79_total_pct,         -nan

L1_SHADOW_HIT_POS80_count,             0
L1_SHADOW_HIT_POS80_pct,         -nan
L1_SHADOW_HIT_POS80_total_count,             0
L1_SHADOW_HIT_POS80_total_pct,         -nan

L1_SHADOW_HIT_POS81_count,             0
L1_SHADOW_HIT_POS81_pct,         -nan
L1_SHADOW_HIT_POS81_total_count,             0
L1_SHADOW_HIT_POS81_total_pct,         -nan

L1_SHADOW_HIT_POS82_count,             0
L1_SHADOW_HIT_POS82_pct,         -nan
L1_SHADOW_HIT_POS82_total_count,             0
L1_SHADOW_HIT_POS82_total_pct,         -nan

L1_SHADOW_HIT_POS83_count,             0
L1_SHADOW_HIT_POS83_pct,         -nan
L1_SHADOW_HIT_POS83_total_count,             0
L1_SHADOW_HIT_POS83_total_pct,         -nan

L1_SHADOW_HIT_POS84_count,             0
L1_SHADOW_HIT_POS84_pct,         -nan
L1_SHADOW_HIT_POS84_total_count,             0
L1_SHADOW_HIT_POS84_total_pct,         -nan

L1_SHADOW_HIT_POS85_count,             0
L1_SHADOW_HIT_POS85_pct,         -nan
L1_SHADOW_HIT_POS85_total_count,             0
L1_SHADOW_HIT_POS85_total_pct,         -nan

L1_SHADOW_HIT_POS86_count,             0
L1_SHADOW_HIT_POS86_pct,         -nan
L1_SHADOW_HIT_POS86_total_count,             0
L1_SHADOW_HIT_POS86_total_pct,         -nan

L1_SHADOW_HIT_POS87_count,             0
L1_SHADOW_HIT_POS87_pct,         -nan
L1_SHADOW_HIT_POS87_total_count,             0
L1_SHADOW_HIT_POS87_total_pct,         -nan

L1_SHADOW_HIT_POS88_count,             0
L1_SHADOW_HIT_POS88_pct,         -nan
L1_SHADOW_HIT_POS88_total_count,             0
L1_SHADOW_HIT_POS88_total_pct,         -nan

L1_SHADOW_HIT_POS89_count,             0
L1_SHADOW_HIT_POS89_pct,         -nan
L1_SHADOW_HIT_POS89_total_count,             0
L1_SHADOW_HIT_POS89_total_pct,         -nan

L1_SHADOW_HIT_POS90_count,             0
L1_SHADOW_HIT_POS90_pct,         -nan
L1_SHADOW_HIT_POS90_total_count,             0
L1_SHADOW_HIT_POS90_total_pct,         -nan

L1_SHADOW_HIT_POS91_count,             0
L1_SHADOW_HIT_POS91_pct,         -nan
L1_SHADOW_HIT_POS91_total_count,             0
L1_SHADOW_HIT_POS91_total_pct,         -nan

L1_SHADOW_HIT_POS92_count,             0
L1_SHADOW_HIT_POS92_pct,         -nan
L1_SHADOW_HIT_POS92_total_count,             0
L1_SHADOW_HIT_POS92_total_pct,         -nan

L1_SHADOW_HIT_POS93_count,             0
L1_SHADOW_HIT_POS93_pct,         -nan
L1_SHADOW_HIT_POS93_total_count,             0
L1_SHADOW_HIT_POS93_total_pct,         -nan

L1_SHADOW_HIT_POS94_count,             0
L1_SHADOW_HIT_POS94_pct,         -nan
L1_SHADOW_HIT_POS94_total_count,             0
L1_SHADOW_HIT_POS94_total_pct,         -nan

L1_SHADOW_HIT_POS95_count,             0
L1_SHADOW_HIT_POS95_pct,         -nan
L1_SHADOW_HIT_POS95_total_count,             0
L1_SHADOW_HIT_POS95_total_pct,         -nan

L1_SHADOW_HIT_POS96_count,             0
L1_SHADOW_HIT_POS96_pct,         -nan
L1_SHADOW_HIT_POS96_total_count,             0
L1_SHADOW_HIT_POS96_total_pct,         -nan

L1_SHADOW_HIT_POS97_count,             0
L1_SHADOW_HIT_POS97_pct,         -nan
L1_SHADOW_HIT_POS97_total_count,             0
L1_SHADOW_HIT_POS97_total_pct,         -nan

L1_SHADOW_HIT_POS98_count,             0
L1_SHADOW_HIT_POS98_pct,         -nan
L1_SHADOW_HIT_POS98_total_count,             0
L1_SHADOW_HIT_POS98_total_pct,         -nan

L1_SHADOW_HIT_POS99_count,             0
L1_SHADOW_HIT_POS99_pct,         -nan
L1_SHADOW_HIT_POS99_total_count,             0
L1_SHADOW_HIT_POS99_total_pct,         -nan

L1_SHADOW_HIT_POS100_count,             0
L1_SHADOW_HIT_POS100_pct,         -nan
L1_SHADOW_HIT_POS100_total_count,             0
L1_SHADOW_HIT_POS100_total_pct,         -nan

L1_SHADOW_HIT_POS101_count,             0
L1_SHADOW_HIT_POS101_pct,         -nan
L1_SHADOW_HIT_POS101_total_count,             0
L1_SHADOW_HIT_POS101_total_pct,         -nan

L1_SHADOW_HIT_POS102_count,             0
L1_SHADOW_HIT_POS102_pct,         -nan
L1_SHADOW_HIT_POS102_total_count,             0
L1_SHADOW_HIT_POS102_total_pct,         -nan

L1_SHADOW_HIT_POS103_count,             0
L1_SHADOW_HIT_POS103_pct,         -nan
L1_SHADOW_HIT_POS103_total_count,             0
L1_SHADOW_HIT_POS103_total_pct,         -nan

L1_SHADOW_HIT_POS104_count,             0
L1_SHADOW_HIT_POS104_pct,         -nan
L1_SHADOW_HIT_POS104_total_count,             0
L1_SHADOW_HIT_POS104_total_pct,         -nan

L1_SHADOW_HIT_POS105_count,             0
L1_SHADOW_HIT_POS105_pct,         -nan
L1_SHADOW_HIT_POS105_total_count,             0
L1_SHADOW_HIT_POS105_total_pct,         -nan

L1_SHADOW_HIT_POS106_count,             0
L1_SHADOW_HIT_POS106_pct,         -nan
L1_SHADOW_HIT_POS106_total_count,             0
L1_SHADOW_HIT_POS106_total_pct,         -nan

L1_SHADOW_HIT_POS107_count,             0
L1_SHADOW_HIT_POS107_pct,         -nan
L1_SHADOW_HIT_POS107_total_count,             0
L1_SHADOW_HIT_POS107_total_pct,         -nan

L1_SHADOW_HIT_POS108_count,             0
L1_SHADOW_HIT_POS108_pct,         -nan
L1_SHADOW_HIT_POS108_total_count,             0
L1_SHADOW_HIT_POS108_total_pct,         -nan

L1_SHADOW_HIT_POS109_count,             0
L1_SHADOW_HIT_POS109_pct,         -nan
L1_SHADOW_HIT_POS109_total_count,             0
L1_SHADOW_HIT_POS109_total_pct,         -nan

L1_SHADOW_HIT_POS110_count,             0
L1_SHADOW_HIT_POS110_pct,         -nan
L1_SHADOW_HIT_POS110_total_count,             0
L1_SHADOW_HIT_POS110_total_pct,         -nan

L1_SHADOW_HIT_POS111_count,             0
L1_SHADOW_HIT_POS111_pct,         -nan
L1_SHADOW_HIT_POS111_total_count,             0
L1_SHADOW_HIT_POS111_total_pct,         -nan

L1_SHADOW_HIT_POS112_count,             0
L1_SHADOW_HIT_POS112_pct,         -nan
L1_SHADOW_HIT_POS112_total_count,             0
L1_SHADOW_HIT_POS112_total_pct,         -nan

L1_SHADOW_HIT_POS113_count,             0
L1_SHADOW_HIT_POS113_pct,         -nan
L1_SHADOW_HIT_POS113_total_count,             0
L1_SHADOW_HIT_POS113_total_pct,         -nan

L1_SHADOW_HIT_POS114_count,             0
L1_SHADOW_HIT_POS114_pct,         -nan
L1_SHADOW_HIT_POS114_total_count,             0
L1_SHADOW_HIT_POS114_total_pct,         -nan

L1_SHADOW_HIT_POS115_count,             0
L1_SHADOW_HIT_POS115_pct,         -nan
L1_SHADOW_HIT_POS115_total_count,             0
L1_SHADOW_HIT_POS115_total_pct,         -nan

L1_SHADOW_HIT_POS116_count,             0
L1_SHADOW_HIT_POS116_pct,         -nan
L1_SHADOW_HIT_POS116_total_count,             0
L1_SHADOW_HIT_POS116_total_pct,         -nan

L1_SHADOW_HIT_POS117_count,             0
L1_SHADOW_HIT_POS117_pct,         -nan
L1_SHADOW_HIT_POS117_total_count,             0
L1_SHADOW_HIT_POS117_total_pct,         -nan

L1_SHADOW_HIT_POS118_count,             0
L1_SHADOW_HIT_POS118_pct,         -nan
L1_SHADOW_HIT_POS118_total_count,             0
L1_SHADOW_HIT_POS118_total_pct,         -nan

L1_SHADOW_HIT_POS119_count,             0
L1_SHADOW_HIT_POS119_pct,         -nan
L1_SHADOW_HIT_POS119_total_count,             0
L1_SHADOW_HIT_POS119_total_pct,         -nan

L1_SHADOW_HIT_POS120_count,             0
L1_SHADOW_HIT_POS120_pct,         -nan
L1_SHADOW_HIT_POS120_total_count,             0
L1_SHADOW_HIT_POS120_total_pct,         -nan

L1_SHADOW_HIT_POS121_count,             0
L1_SHADOW_HIT_POS121_pct,         -nan
L1_SHADOW_HIT_POS121_total_count,             0
L1_SHADOW_HIT_POS121_total_pct,         -nan

L1_SHADOW_HIT_POS122_count,             0
L1_SHADOW_HIT_POS122_pct,         -nan
L1_SHADOW_HIT_POS122_total_count,             0
L1_SHADOW_HIT_POS122_total_pct,         -nan

L1_SHADOW_HIT_POS123_count,             0
L1_SHADOW_HIT_POS123_pct,         -nan
L1_SHADOW_HIT_POS123_total_count,             0
L1_SHADOW_HIT_POS123_total_pct,         -nan

L1_SHADOW_HIT_POS124_count,             0
L1_SHADOW_HIT_POS124_pct,         -nan
L1_SHADOW_HIT_POS124_total_count,             0
L1_SHADOW_HIT_POS124_total_pct,         -nan

L1_SHADOW_HIT_POS125_count,             0
L1_SHADOW_HIT_POS125_pct,         -nan
L1_SHADOW_HIT_POS125_total_count,             0
L1_SHADOW_HIT_POS125_total_pct,         -nan

L1_SHADOW_HIT_POS126_count,             0
L1_SHADOW_HIT_POS126_pct,         -nan
L1_SHADOW_HIT_POS126_total_count,             0
L1_SHADOW_HIT_POS126_total_pct,         -nan

L1_SHADOW_HIT_POS127_count,             0
L1_SHADOW_HIT_POS127_pct,         -nan
L1_SHADOW_HIT_POS127_total_count,             0
L1_SHADOW_HIT_POS127_total_pct,         -nan
L1_SHADOW_HIT_POS127_sum_count,             0
L1_SHADOW_HIT_POS127_sum_pct,         -nan
L1_SHADOW_HIT_POS127_sum_total_count,             0
L1_SHADOW_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_HIT_POS127_mean,         -nan
L1_SHADOW_HIT_POS127_stddev,         -nan
L1_SHADOW_HIT_POS127_total_mean,         -nan
L1_SHADOW_HIT_POS127_total_stddev,         -nan

L1_SHADOW_STALLING_HIT_POS0_count,             0
L1_SHADOW_STALLING_HIT_POS0_pct,         -nan
L1_SHADOW_STALLING_HIT_POS0_total_count,             0
L1_SHADOW_STALLING_HIT_POS0_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS1_count,             0
L1_SHADOW_STALLING_HIT_POS1_pct,         -nan
L1_SHADOW_STALLING_HIT_POS1_total_count,             0
L1_SHADOW_STALLING_HIT_POS1_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS2_count,             0
L1_SHADOW_STALLING_HIT_POS2_pct,         -nan
L1_SHADOW_STALLING_HIT_POS2_total_count,             0
L1_SHADOW_STALLING_HIT_POS2_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS3_count,             0
L1_SHADOW_STALLING_HIT_POS3_pct,         -nan
L1_SHADOW_STALLING_HIT_POS3_total_count,             0
L1_SHADOW_STALLING_HIT_POS3_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS4_count,             0
L1_SHADOW_STALLING_HIT_POS4_pct,         -nan
L1_SHADOW_STALLING_HIT_POS4_total_count,             0
L1_SHADOW_STALLING_HIT_POS4_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS5_count,             0
L1_SHADOW_STALLING_HIT_POS5_pct,         -nan
L1_SHADOW_STALLING_HIT_POS5_total_count,             0
L1_SHADOW_STALLING_HIT_POS5_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS6_count,             0
L1_SHADOW_STALLING_HIT_POS6_pct,         -nan
L1_SHADOW_STALLING_HIT_POS6_total_count,             0
L1_SHADOW_STALLING_HIT_POS6_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS7_count,             0
L1_SHADOW_STALLING_HIT_POS7_pct,         -nan
L1_SHADOW_STALLING_HIT_POS7_total_count,             0
L1_SHADOW_STALLING_HIT_POS7_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS8_count,             0
L1_SHADOW_STALLING_HIT_POS8_pct,         -nan
L1_SHADOW_STALLING_HIT_POS8_total_count,             0
L1_SHADOW_STALLING_HIT_POS8_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS9_count,             0
L1_SHADOW_STALLING_HIT_POS9_pct,         -nan
L1_SHADOW_STALLING_HIT_POS9_total_count,             0
L1_SHADOW_STALLING_HIT_POS9_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS10_count,             0
L1_SHADOW_STALLING_HIT_POS10_pct,         -nan
L1_SHADOW_STALLING_HIT_POS10_total_count,             0
L1_SHADOW_STALLING_HIT_POS10_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS11_count,             0
L1_SHADOW_STALLING_HIT_POS11_pct,         -nan
L1_SHADOW_STALLING_HIT_POS11_total_count,             0
L1_SHADOW_STALLING_HIT_POS11_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS12_count,             0
L1_SHADOW_STALLING_HIT_POS12_pct,         -nan
L1_SHADOW_STALLING_HIT_POS12_total_count,             0
L1_SHADOW_STALLING_HIT_POS12_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS13_count,             0
L1_SHADOW_STALLING_HIT_POS13_pct,         -nan
L1_SHADOW_STALLING_HIT_POS13_total_count,             0
L1_SHADOW_STALLING_HIT_POS13_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS14_count,             0
L1_SHADOW_STALLING_HIT_POS14_pct,         -nan
L1_SHADOW_STALLING_HIT_POS14_total_count,             0
L1_SHADOW_STALLING_HIT_POS14_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS15_count,             0
L1_SHADOW_STALLING_HIT_POS15_pct,         -nan
L1_SHADOW_STALLING_HIT_POS15_total_count,             0
L1_SHADOW_STALLING_HIT_POS15_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS16_count,             0
L1_SHADOW_STALLING_HIT_POS16_pct,         -nan
L1_SHADOW_STALLING_HIT_POS16_total_count,             0
L1_SHADOW_STALLING_HIT_POS16_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS17_count,             0
L1_SHADOW_STALLING_HIT_POS17_pct,         -nan
L1_SHADOW_STALLING_HIT_POS17_total_count,             0
L1_SHADOW_STALLING_HIT_POS17_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS18_count,             0
L1_SHADOW_STALLING_HIT_POS18_pct,         -nan
L1_SHADOW_STALLING_HIT_POS18_total_count,             0
L1_SHADOW_STALLING_HIT_POS18_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS19_count,             0
L1_SHADOW_STALLING_HIT_POS19_pct,         -nan
L1_SHADOW_STALLING_HIT_POS19_total_count,             0
L1_SHADOW_STALLING_HIT_POS19_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS20_count,             0
L1_SHADOW_STALLING_HIT_POS20_pct,         -nan
L1_SHADOW_STALLING_HIT_POS20_total_count,             0
L1_SHADOW_STALLING_HIT_POS20_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS21_count,             0
L1_SHADOW_STALLING_HIT_POS21_pct,         -nan
L1_SHADOW_STALLING_HIT_POS21_total_count,             0
L1_SHADOW_STALLING_HIT_POS21_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS22_count,             0
L1_SHADOW_STALLING_HIT_POS22_pct,         -nan
L1_SHADOW_STALLING_HIT_POS22_total_count,             0
L1_SHADOW_STALLING_HIT_POS22_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS23_count,             0
L1_SHADOW_STALLING_HIT_POS23_pct,         -nan
L1_SHADOW_STALLING_HIT_POS23_total_count,             0
L1_SHADOW_STALLING_HIT_POS23_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS24_count,             0
L1_SHADOW_STALLING_HIT_POS24_pct,         -nan
L1_SHADOW_STALLING_HIT_POS24_total_count,             0
L1_SHADOW_STALLING_HIT_POS24_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS25_count,             0
L1_SHADOW_STALLING_HIT_POS25_pct,         -nan
L1_SHADOW_STALLING_HIT_POS25_total_count,             0
L1_SHADOW_STALLING_HIT_POS25_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS26_count,             0
L1_SHADOW_STALLING_HIT_POS26_pct,         -nan
L1_SHADOW_STALLING_HIT_POS26_total_count,             0
L1_SHADOW_STALLING_HIT_POS26_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS27_count,             0
L1_SHADOW_STALLING_HIT_POS27_pct,         -nan
L1_SHADOW_STALLING_HIT_POS27_total_count,             0
L1_SHADOW_STALLING_HIT_POS27_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS28_count,             0
L1_SHADOW_STALLING_HIT_POS28_pct,         -nan
L1_SHADOW_STALLING_HIT_POS28_total_count,             0
L1_SHADOW_STALLING_HIT_POS28_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS29_count,             0
L1_SHADOW_STALLING_HIT_POS29_pct,         -nan
L1_SHADOW_STALLING_HIT_POS29_total_count,             0
L1_SHADOW_STALLING_HIT_POS29_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS30_count,             0
L1_SHADOW_STALLING_HIT_POS30_pct,         -nan
L1_SHADOW_STALLING_HIT_POS30_total_count,             0
L1_SHADOW_STALLING_HIT_POS30_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS31_count,             0
L1_SHADOW_STALLING_HIT_POS31_pct,         -nan
L1_SHADOW_STALLING_HIT_POS31_total_count,             0
L1_SHADOW_STALLING_HIT_POS31_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS32_count,             0
L1_SHADOW_STALLING_HIT_POS32_pct,         -nan
L1_SHADOW_STALLING_HIT_POS32_total_count,             0
L1_SHADOW_STALLING_HIT_POS32_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS33_count,             0
L1_SHADOW_STALLING_HIT_POS33_pct,         -nan
L1_SHADOW_STALLING_HIT_POS33_total_count,             0
L1_SHADOW_STALLING_HIT_POS33_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS34_count,             0
L1_SHADOW_STALLING_HIT_POS34_pct,         -nan
L1_SHADOW_STALLING_HIT_POS34_total_count,             0
L1_SHADOW_STALLING_HIT_POS34_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS35_count,             0
L1_SHADOW_STALLING_HIT_POS35_pct,         -nan
L1_SHADOW_STALLING_HIT_POS35_total_count,             0
L1_SHADOW_STALLING_HIT_POS35_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS36_count,             0
L1_SHADOW_STALLING_HIT_POS36_pct,         -nan
L1_SHADOW_STALLING_HIT_POS36_total_count,             0
L1_SHADOW_STALLING_HIT_POS36_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS37_count,             0
L1_SHADOW_STALLING_HIT_POS37_pct,         -nan
L1_SHADOW_STALLING_HIT_POS37_total_count,             0
L1_SHADOW_STALLING_HIT_POS37_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS38_count,             0
L1_SHADOW_STALLING_HIT_POS38_pct,         -nan
L1_SHADOW_STALLING_HIT_POS38_total_count,             0
L1_SHADOW_STALLING_HIT_POS38_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS39_count,             0
L1_SHADOW_STALLING_HIT_POS39_pct,         -nan
L1_SHADOW_STALLING_HIT_POS39_total_count,             0
L1_SHADOW_STALLING_HIT_POS39_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS40_count,             0
L1_SHADOW_STALLING_HIT_POS40_pct,         -nan
L1_SHADOW_STALLING_HIT_POS40_total_count,             0
L1_SHADOW_STALLING_HIT_POS40_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS41_count,             0
L1_SHADOW_STALLING_HIT_POS41_pct,         -nan
L1_SHADOW_STALLING_HIT_POS41_total_count,             0
L1_SHADOW_STALLING_HIT_POS41_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS42_count,             0
L1_SHADOW_STALLING_HIT_POS42_pct,         -nan
L1_SHADOW_STALLING_HIT_POS42_total_count,             0
L1_SHADOW_STALLING_HIT_POS42_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS43_count,             0
L1_SHADOW_STALLING_HIT_POS43_pct,         -nan
L1_SHADOW_STALLING_HIT_POS43_total_count,             0
L1_SHADOW_STALLING_HIT_POS43_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS44_count,             0
L1_SHADOW_STALLING_HIT_POS44_pct,         -nan
L1_SHADOW_STALLING_HIT_POS44_total_count,             0
L1_SHADOW_STALLING_HIT_POS44_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS45_count,             0
L1_SHADOW_STALLING_HIT_POS45_pct,         -nan
L1_SHADOW_STALLING_HIT_POS45_total_count,             0
L1_SHADOW_STALLING_HIT_POS45_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS46_count,             0
L1_SHADOW_STALLING_HIT_POS46_pct,         -nan
L1_SHADOW_STALLING_HIT_POS46_total_count,             0
L1_SHADOW_STALLING_HIT_POS46_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS47_count,             0
L1_SHADOW_STALLING_HIT_POS47_pct,         -nan
L1_SHADOW_STALLING_HIT_POS47_total_count,             0
L1_SHADOW_STALLING_HIT_POS47_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS48_count,             0
L1_SHADOW_STALLING_HIT_POS48_pct,         -nan
L1_SHADOW_STALLING_HIT_POS48_total_count,             0
L1_SHADOW_STALLING_HIT_POS48_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS49_count,             0
L1_SHADOW_STALLING_HIT_POS49_pct,         -nan
L1_SHADOW_STALLING_HIT_POS49_total_count,             0
L1_SHADOW_STALLING_HIT_POS49_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS50_count,             0
L1_SHADOW_STALLING_HIT_POS50_pct,         -nan
L1_SHADOW_STALLING_HIT_POS50_total_count,             0
L1_SHADOW_STALLING_HIT_POS50_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS51_count,             0
L1_SHADOW_STALLING_HIT_POS51_pct,         -nan
L1_SHADOW_STALLING_HIT_POS51_total_count,             0
L1_SHADOW_STALLING_HIT_POS51_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS52_count,             0
L1_SHADOW_STALLING_HIT_POS52_pct,         -nan
L1_SHADOW_STALLING_HIT_POS52_total_count,             0
L1_SHADOW_STALLING_HIT_POS52_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS53_count,             0
L1_SHADOW_STALLING_HIT_POS53_pct,         -nan
L1_SHADOW_STALLING_HIT_POS53_total_count,             0
L1_SHADOW_STALLING_HIT_POS53_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS54_count,             0
L1_SHADOW_STALLING_HIT_POS54_pct,         -nan
L1_SHADOW_STALLING_HIT_POS54_total_count,             0
L1_SHADOW_STALLING_HIT_POS54_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS55_count,             0
L1_SHADOW_STALLING_HIT_POS55_pct,         -nan
L1_SHADOW_STALLING_HIT_POS55_total_count,             0
L1_SHADOW_STALLING_HIT_POS55_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS56_count,             0
L1_SHADOW_STALLING_HIT_POS56_pct,         -nan
L1_SHADOW_STALLING_HIT_POS56_total_count,             0
L1_SHADOW_STALLING_HIT_POS56_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS57_count,             0
L1_SHADOW_STALLING_HIT_POS57_pct,         -nan
L1_SHADOW_STALLING_HIT_POS57_total_count,             0
L1_SHADOW_STALLING_HIT_POS57_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS58_count,             0
L1_SHADOW_STALLING_HIT_POS58_pct,         -nan
L1_SHADOW_STALLING_HIT_POS58_total_count,             0
L1_SHADOW_STALLING_HIT_POS58_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS59_count,             0
L1_SHADOW_STALLING_HIT_POS59_pct,         -nan
L1_SHADOW_STALLING_HIT_POS59_total_count,             0
L1_SHADOW_STALLING_HIT_POS59_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS60_count,             0
L1_SHADOW_STALLING_HIT_POS60_pct,         -nan
L1_SHADOW_STALLING_HIT_POS60_total_count,             0
L1_SHADOW_STALLING_HIT_POS60_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS61_count,             0
L1_SHADOW_STALLING_HIT_POS61_pct,         -nan
L1_SHADOW_STALLING_HIT_POS61_total_count,             0
L1_SHADOW_STALLING_HIT_POS61_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS62_count,             0
L1_SHADOW_STALLING_HIT_POS62_pct,         -nan
L1_SHADOW_STALLING_HIT_POS62_total_count,             0
L1_SHADOW_STALLING_HIT_POS62_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS63_count,             0
L1_SHADOW_STALLING_HIT_POS63_pct,         -nan
L1_SHADOW_STALLING_HIT_POS63_total_count,             0
L1_SHADOW_STALLING_HIT_POS63_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS64_count,             0
L1_SHADOW_STALLING_HIT_POS64_pct,         -nan
L1_SHADOW_STALLING_HIT_POS64_total_count,             0
L1_SHADOW_STALLING_HIT_POS64_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS65_count,             0
L1_SHADOW_STALLING_HIT_POS65_pct,         -nan
L1_SHADOW_STALLING_HIT_POS65_total_count,             0
L1_SHADOW_STALLING_HIT_POS65_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS66_count,             0
L1_SHADOW_STALLING_HIT_POS66_pct,         -nan
L1_SHADOW_STALLING_HIT_POS66_total_count,             0
L1_SHADOW_STALLING_HIT_POS66_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS67_count,             0
L1_SHADOW_STALLING_HIT_POS67_pct,         -nan
L1_SHADOW_STALLING_HIT_POS67_total_count,             0
L1_SHADOW_STALLING_HIT_POS67_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS68_count,             0
L1_SHADOW_STALLING_HIT_POS68_pct,         -nan
L1_SHADOW_STALLING_HIT_POS68_total_count,             0
L1_SHADOW_STALLING_HIT_POS68_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS69_count,             0
L1_SHADOW_STALLING_HIT_POS69_pct,         -nan
L1_SHADOW_STALLING_HIT_POS69_total_count,             0
L1_SHADOW_STALLING_HIT_POS69_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS70_count,             0
L1_SHADOW_STALLING_HIT_POS70_pct,         -nan
L1_SHADOW_STALLING_HIT_POS70_total_count,             0
L1_SHADOW_STALLING_HIT_POS70_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS71_count,             0
L1_SHADOW_STALLING_HIT_POS71_pct,         -nan
L1_SHADOW_STALLING_HIT_POS71_total_count,             0
L1_SHADOW_STALLING_HIT_POS71_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS72_count,             0
L1_SHADOW_STALLING_HIT_POS72_pct,         -nan
L1_SHADOW_STALLING_HIT_POS72_total_count,             0
L1_SHADOW_STALLING_HIT_POS72_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS73_count,             0
L1_SHADOW_STALLING_HIT_POS73_pct,         -nan
L1_SHADOW_STALLING_HIT_POS73_total_count,             0
L1_SHADOW_STALLING_HIT_POS73_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS74_count,             0
L1_SHADOW_STALLING_HIT_POS74_pct,         -nan
L1_SHADOW_STALLING_HIT_POS74_total_count,             0
L1_SHADOW_STALLING_HIT_POS74_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS75_count,             0
L1_SHADOW_STALLING_HIT_POS75_pct,         -nan
L1_SHADOW_STALLING_HIT_POS75_total_count,             0
L1_SHADOW_STALLING_HIT_POS75_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS76_count,             0
L1_SHADOW_STALLING_HIT_POS76_pct,         -nan
L1_SHADOW_STALLING_HIT_POS76_total_count,             0
L1_SHADOW_STALLING_HIT_POS76_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS77_count,             0
L1_SHADOW_STALLING_HIT_POS77_pct,         -nan
L1_SHADOW_STALLING_HIT_POS77_total_count,             0
L1_SHADOW_STALLING_HIT_POS77_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS78_count,             0
L1_SHADOW_STALLING_HIT_POS78_pct,         -nan
L1_SHADOW_STALLING_HIT_POS78_total_count,             0
L1_SHADOW_STALLING_HIT_POS78_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS79_count,             0
L1_SHADOW_STALLING_HIT_POS79_pct,         -nan
L1_SHADOW_STALLING_HIT_POS79_total_count,             0
L1_SHADOW_STALLING_HIT_POS79_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS80_count,             0
L1_SHADOW_STALLING_HIT_POS80_pct,         -nan
L1_SHADOW_STALLING_HIT_POS80_total_count,             0
L1_SHADOW_STALLING_HIT_POS80_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS81_count,             0
L1_SHADOW_STALLING_HIT_POS81_pct,         -nan
L1_SHADOW_STALLING_HIT_POS81_total_count,             0
L1_SHADOW_STALLING_HIT_POS81_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS82_count,             0
L1_SHADOW_STALLING_HIT_POS82_pct,         -nan
L1_SHADOW_STALLING_HIT_POS82_total_count,             0
L1_SHADOW_STALLING_HIT_POS82_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS83_count,             0
L1_SHADOW_STALLING_HIT_POS83_pct,         -nan
L1_SHADOW_STALLING_HIT_POS83_total_count,             0
L1_SHADOW_STALLING_HIT_POS83_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS84_count,             0
L1_SHADOW_STALLING_HIT_POS84_pct,         -nan
L1_SHADOW_STALLING_HIT_POS84_total_count,             0
L1_SHADOW_STALLING_HIT_POS84_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS85_count,             0
L1_SHADOW_STALLING_HIT_POS85_pct,         -nan
L1_SHADOW_STALLING_HIT_POS85_total_count,             0
L1_SHADOW_STALLING_HIT_POS85_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS86_count,             0
L1_SHADOW_STALLING_HIT_POS86_pct,         -nan
L1_SHADOW_STALLING_HIT_POS86_total_count,             0
L1_SHADOW_STALLING_HIT_POS86_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS87_count,             0
L1_SHADOW_STALLING_HIT_POS87_pct,         -nan
L1_SHADOW_STALLING_HIT_POS87_total_count,             0
L1_SHADOW_STALLING_HIT_POS87_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS88_count,             0
L1_SHADOW_STALLING_HIT_POS88_pct,         -nan
L1_SHADOW_STALLING_HIT_POS88_total_count,             0
L1_SHADOW_STALLING_HIT_POS88_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS89_count,             0
L1_SHADOW_STALLING_HIT_POS89_pct,         -nan
L1_SHADOW_STALLING_HIT_POS89_total_count,             0
L1_SHADOW_STALLING_HIT_POS89_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS90_count,             0
L1_SHADOW_STALLING_HIT_POS90_pct,         -nan
L1_SHADOW_STALLING_HIT_POS90_total_count,             0
L1_SHADOW_STALLING_HIT_POS90_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS91_count,             0
L1_SHADOW_STALLING_HIT_POS91_pct,         -nan
L1_SHADOW_STALLING_HIT_POS91_total_count,             0
L1_SHADOW_STALLING_HIT_POS91_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS92_count,             0
L1_SHADOW_STALLING_HIT_POS92_pct,         -nan
L1_SHADOW_STALLING_HIT_POS92_total_count,             0
L1_SHADOW_STALLING_HIT_POS92_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS93_count,             0
L1_SHADOW_STALLING_HIT_POS93_pct,         -nan
L1_SHADOW_STALLING_HIT_POS93_total_count,             0
L1_SHADOW_STALLING_HIT_POS93_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS94_count,             0
L1_SHADOW_STALLING_HIT_POS94_pct,         -nan
L1_SHADOW_STALLING_HIT_POS94_total_count,             0
L1_SHADOW_STALLING_HIT_POS94_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS95_count,             0
L1_SHADOW_STALLING_HIT_POS95_pct,         -nan
L1_SHADOW_STALLING_HIT_POS95_total_count,             0
L1_SHADOW_STALLING_HIT_POS95_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS96_count,             0
L1_SHADOW_STALLING_HIT_POS96_pct,         -nan
L1_SHADOW_STALLING_HIT_POS96_total_count,             0
L1_SHADOW_STALLING_HIT_POS96_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS97_count,             0
L1_SHADOW_STALLING_HIT_POS97_pct,         -nan
L1_SHADOW_STALLING_HIT_POS97_total_count,             0
L1_SHADOW_STALLING_HIT_POS97_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS98_count,             0
L1_SHADOW_STALLING_HIT_POS98_pct,         -nan
L1_SHADOW_STALLING_HIT_POS98_total_count,             0
L1_SHADOW_STALLING_HIT_POS98_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS99_count,             0
L1_SHADOW_STALLING_HIT_POS99_pct,         -nan
L1_SHADOW_STALLING_HIT_POS99_total_count,             0
L1_SHADOW_STALLING_HIT_POS99_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS100_count,             0
L1_SHADOW_STALLING_HIT_POS100_pct,         -nan
L1_SHADOW_STALLING_HIT_POS100_total_count,             0
L1_SHADOW_STALLING_HIT_POS100_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS101_count,             0
L1_SHADOW_STALLING_HIT_POS101_pct,         -nan
L1_SHADOW_STALLING_HIT_POS101_total_count,             0
L1_SHADOW_STALLING_HIT_POS101_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS102_count,             0
L1_SHADOW_STALLING_HIT_POS102_pct,         -nan
L1_SHADOW_STALLING_HIT_POS102_total_count,             0
L1_SHADOW_STALLING_HIT_POS102_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS103_count,             0
L1_SHADOW_STALLING_HIT_POS103_pct,         -nan
L1_SHADOW_STALLING_HIT_POS103_total_count,             0
L1_SHADOW_STALLING_HIT_POS103_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS104_count,             0
L1_SHADOW_STALLING_HIT_POS104_pct,         -nan
L1_SHADOW_STALLING_HIT_POS104_total_count,             0
L1_SHADOW_STALLING_HIT_POS104_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS105_count,             0
L1_SHADOW_STALLING_HIT_POS105_pct,         -nan
L1_SHADOW_STALLING_HIT_POS105_total_count,             0
L1_SHADOW_STALLING_HIT_POS105_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS106_count,             0
L1_SHADOW_STALLING_HIT_POS106_pct,         -nan
L1_SHADOW_STALLING_HIT_POS106_total_count,             0
L1_SHADOW_STALLING_HIT_POS106_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS107_count,             0
L1_SHADOW_STALLING_HIT_POS107_pct,         -nan
L1_SHADOW_STALLING_HIT_POS107_total_count,             0
L1_SHADOW_STALLING_HIT_POS107_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS108_count,             0
L1_SHADOW_STALLING_HIT_POS108_pct,         -nan
L1_SHADOW_STALLING_HIT_POS108_total_count,             0
L1_SHADOW_STALLING_HIT_POS108_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS109_count,             0
L1_SHADOW_STALLING_HIT_POS109_pct,         -nan
L1_SHADOW_STALLING_HIT_POS109_total_count,             0
L1_SHADOW_STALLING_HIT_POS109_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS110_count,             0
L1_SHADOW_STALLING_HIT_POS110_pct,         -nan
L1_SHADOW_STALLING_HIT_POS110_total_count,             0
L1_SHADOW_STALLING_HIT_POS110_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS111_count,             0
L1_SHADOW_STALLING_HIT_POS111_pct,         -nan
L1_SHADOW_STALLING_HIT_POS111_total_count,             0
L1_SHADOW_STALLING_HIT_POS111_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS112_count,             0
L1_SHADOW_STALLING_HIT_POS112_pct,         -nan
L1_SHADOW_STALLING_HIT_POS112_total_count,             0
L1_SHADOW_STALLING_HIT_POS112_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS113_count,             0
L1_SHADOW_STALLING_HIT_POS113_pct,         -nan
L1_SHADOW_STALLING_HIT_POS113_total_count,             0
L1_SHADOW_STALLING_HIT_POS113_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS114_count,             0
L1_SHADOW_STALLING_HIT_POS114_pct,         -nan
L1_SHADOW_STALLING_HIT_POS114_total_count,             0
L1_SHADOW_STALLING_HIT_POS114_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS115_count,             0
L1_SHADOW_STALLING_HIT_POS115_pct,         -nan
L1_SHADOW_STALLING_HIT_POS115_total_count,             0
L1_SHADOW_STALLING_HIT_POS115_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS116_count,             0
L1_SHADOW_STALLING_HIT_POS116_pct,         -nan
L1_SHADOW_STALLING_HIT_POS116_total_count,             0
L1_SHADOW_STALLING_HIT_POS116_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS117_count,             0
L1_SHADOW_STALLING_HIT_POS117_pct,         -nan
L1_SHADOW_STALLING_HIT_POS117_total_count,             0
L1_SHADOW_STALLING_HIT_POS117_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS118_count,             0
L1_SHADOW_STALLING_HIT_POS118_pct,         -nan
L1_SHADOW_STALLING_HIT_POS118_total_count,             0
L1_SHADOW_STALLING_HIT_POS118_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS119_count,             0
L1_SHADOW_STALLING_HIT_POS119_pct,         -nan
L1_SHADOW_STALLING_HIT_POS119_total_count,             0
L1_SHADOW_STALLING_HIT_POS119_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS120_count,             0
L1_SHADOW_STALLING_HIT_POS120_pct,         -nan
L1_SHADOW_STALLING_HIT_POS120_total_count,             0
L1_SHADOW_STALLING_HIT_POS120_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS121_count,             0
L1_SHADOW_STALLING_HIT_POS121_pct,         -nan
L1_SHADOW_STALLING_HIT_POS121_total_count,             0
L1_SHADOW_STALLING_HIT_POS121_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS122_count,             0
L1_SHADOW_STALLING_HIT_POS122_pct,         -nan
L1_SHADOW_STALLING_HIT_POS122_total_count,             0
L1_SHADOW_STALLING_HIT_POS122_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS123_count,             0
L1_SHADOW_STALLING_HIT_POS123_pct,         -nan
L1_SHADOW_STALLING_HIT_POS123_total_count,             0
L1_SHADOW_STALLING_HIT_POS123_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS124_count,             0
L1_SHADOW_STALLING_HIT_POS124_pct,         -nan
L1_SHADOW_STALLING_HIT_POS124_total_count,             0
L1_SHADOW_STALLING_HIT_POS124_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS125_count,             0
L1_SHADOW_STALLING_HIT_POS125_pct,         -nan
L1_SHADOW_STALLING_HIT_POS125_total_count,             0
L1_SHADOW_STALLING_HIT_POS125_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS126_count,             0
L1_SHADOW_STALLING_HIT_POS126_pct,         -nan
L1_SHADOW_STALLING_HIT_POS126_total_count,             0
L1_SHADOW_STALLING_HIT_POS126_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS127_count,             0
L1_SHADOW_STALLING_HIT_POS127_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_stddev,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_stddev,         -nan

L1_SHADOW_DEMAND_HIT_POS0_count,             0
L1_SHADOW_DEMAND_HIT_POS0_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS0_total_count,             0
L1_SHADOW_DEMAND_HIT_POS0_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS1_count,             0
L1_SHADOW_DEMAND_HIT_POS1_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS1_total_count,             0
L1_SHADOW_DEMAND_HIT_POS1_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS2_count,             0
L1_SHADOW_DEMAND_HIT_POS2_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS2_total_count,             0
L1_SHADOW_DEMAND_HIT_POS2_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS3_count,             0
L1_SHADOW_DEMAND_HIT_POS3_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS3_total_count,             0
L1_SHADOW_DEMAND_HIT_POS3_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS4_count,             0
L1_SHADOW_DEMAND_HIT_POS4_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS4_total_count,             0
L1_SHADOW_DEMAND_HIT_POS4_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS5_count,             0
L1_SHADOW_DEMAND_HIT_POS5_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS5_total_count,             0
L1_SHADOW_DEMAND_HIT_POS5_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS6_count,             0
L1_SHADOW_DEMAND_HIT_POS6_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS6_total_count,             0
L1_SHADOW_DEMAND_HIT_POS6_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS7_count,             0
L1_SHADOW_DEMAND_HIT_POS7_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS7_total_count,             0
L1_SHADOW_DEMAND_HIT_POS7_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS8_count,             0
L1_SHADOW_DEMAND_HIT_POS8_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS8_total_count,             0
L1_SHADOW_DEMAND_HIT_POS8_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS9_count,             0
L1_SHADOW_DEMAND_HIT_POS9_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS9_total_count,             0
L1_SHADOW_DEMAND_HIT_POS9_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS10_count,             0
L1_SHADOW_DEMAND_HIT_POS10_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS10_total_count,             0
L1_SHADOW_DEMAND_HIT_POS10_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS11_count,             0
L1_SHADOW_DEMAND_HIT_POS11_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS11_total_count,             0
L1_SHADOW_DEMAND_HIT_POS11_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS12_count,             0
L1_SHADOW_DEMAND_HIT_POS12_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS12_total_count,             0
L1_SHADOW_DEMAND_HIT_POS12_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS13_count,             0
L1_SHADOW_DEMAND_HIT_POS13_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS13_total_count,             0
L1_SHADOW_DEMAND_HIT_POS13_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS14_count,             0
L1_SHADOW_DEMAND_HIT_POS14_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS14_total_count,             0
L1_SHADOW_DEMAND_HIT_POS14_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS15_count,             0
L1_SHADOW_DEMAND_HIT_POS15_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS15_total_count,             0
L1_SHADOW_DEMAND_HIT_POS15_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS16_count,             0
L1_SHADOW_DEMAND_HIT_POS16_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS16_total_count,             0
L1_SHADOW_DEMAND_HIT_POS16_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS17_count,             0
L1_SHADOW_DEMAND_HIT_POS17_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS17_total_count,             0
L1_SHADOW_DEMAND_HIT_POS17_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS18_count,             0
L1_SHADOW_DEMAND_HIT_POS18_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS18_total_count,             0
L1_SHADOW_DEMAND_HIT_POS18_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS19_count,             0
L1_SHADOW_DEMAND_HIT_POS19_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS19_total_count,             0
L1_SHADOW_DEMAND_HIT_POS19_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS20_count,             0
L1_SHADOW_DEMAND_HIT_POS20_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS20_total_count,             0
L1_SHADOW_DEMAND_HIT_POS20_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS21_count,             0
L1_SHADOW_DEMAND_HIT_POS21_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS21_total_count,             0
L1_SHADOW_DEMAND_HIT_POS21_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS22_count,             0
L1_SHADOW_DEMAND_HIT_POS22_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS22_total_count,             0
L1_SHADOW_DEMAND_HIT_POS22_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS23_count,             0
L1_SHADOW_DEMAND_HIT_POS23_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS23_total_count,             0
L1_SHADOW_DEMAND_HIT_POS23_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS24_count,             0
L1_SHADOW_DEMAND_HIT_POS24_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS24_total_count,             0
L1_SHADOW_DEMAND_HIT_POS24_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS25_count,             0
L1_SHADOW_DEMAND_HIT_POS25_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS25_total_count,             0
L1_SHADOW_DEMAND_HIT_POS25_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS26_count,             0
L1_SHADOW_DEMAND_HIT_POS26_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS26_total_count,             0
L1_SHADOW_DEMAND_HIT_POS26_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS27_count,             0
L1_SHADOW_DEMAND_HIT_POS27_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS27_total_count,             0
L1_SHADOW_DEMAND_HIT_POS27_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS28_count,             0
L1_SHADOW_DEMAND_HIT_POS28_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS28_total_count,             0
L1_SHADOW_DEMAND_HIT_POS28_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS29_count,             0
L1_SHADOW_DEMAND_HIT_POS29_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS29_total_count,             0
L1_SHADOW_DEMAND_HIT_POS29_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS30_count,             0
L1_SHADOW_DEMAND_HIT_POS30_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS30_total_count,             0
L1_SHADOW_DEMAND_HIT_POS30_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS31_count,             0
L1_SHADOW_DEMAND_HIT_POS31_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS31_total_count,             0
L1_SHADOW_DEMAND_HIT_POS31_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS32_count,             0
L1_SHADOW_DEMAND_HIT_POS32_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS32_total_count,             0
L1_SHADOW_DEMAND_HIT_POS32_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS33_count,             0
L1_SHADOW_DEMAND_HIT_POS33_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS33_total_count,             0
L1_SHADOW_DEMAND_HIT_POS33_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS34_count,             0
L1_SHADOW_DEMAND_HIT_POS34_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS34_total_count,             0
L1_SHADOW_DEMAND_HIT_POS34_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS35_count,             0
L1_SHADOW_DEMAND_HIT_POS35_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS35_total_count,             0
L1_SHADOW_DEMAND_HIT_POS35_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS36_count,             0
L1_SHADOW_DEMAND_HIT_POS36_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS36_total_count,             0
L1_SHADOW_DEMAND_HIT_POS36_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS37_count,             0
L1_SHADOW_DEMAND_HIT_POS37_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS37_total_count,             0
L1_SHADOW_DEMAND_HIT_POS37_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS38_count,             0
L1_SHADOW_DEMAND_HIT_POS38_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS38_total_count,             0
L1_SHADOW_DEMAND_HIT_POS38_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS39_count,             0
L1_SHADOW_DEMAND_HIT_POS39_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS39_total_count,             0
L1_SHADOW_DEMAND_HIT_POS39_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS40_count,             0
L1_SHADOW_DEMAND_HIT_POS40_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS40_total_count,             0
L1_SHADOW_DEMAND_HIT_POS40_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS41_count,             0
L1_SHADOW_DEMAND_HIT_POS41_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS41_total_count,             0
L1_SHADOW_DEMAND_HIT_POS41_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS42_count,             0
L1_SHADOW_DEMAND_HIT_POS42_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS42_total_count,             0
L1_SHADOW_DEMAND_HIT_POS42_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS43_count,             0
L1_SHADOW_DEMAND_HIT_POS43_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS43_total_count,             0
L1_SHADOW_DEMAND_HIT_POS43_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS44_count,             0
L1_SHADOW_DEMAND_HIT_POS44_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS44_total_count,             0
L1_SHADOW_DEMAND_HIT_POS44_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS45_count,             0
L1_SHADOW_DEMAND_HIT_POS45_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS45_total_count,             0
L1_SHADOW_DEMAND_HIT_POS45_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS46_count,             0
L1_SHADOW_DEMAND_HIT_POS46_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS46_total_count,             0
L1_SHADOW_DEMAND_HIT_POS46_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS47_count,             0
L1_SHADOW_DEMAND_HIT_POS47_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS47_total_count,             0
L1_SHADOW_DEMAND_HIT_POS47_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS48_count,             0
L1_SHADOW_DEMAND_HIT_POS48_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS48_total_count,             0
L1_SHADOW_DEMAND_HIT_POS48_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS49_count,             0
L1_SHADOW_DEMAND_HIT_POS49_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS49_total_count,             0
L1_SHADOW_DEMAND_HIT_POS49_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS50_count,             0
L1_SHADOW_DEMAND_HIT_POS50_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS50_total_count,             0
L1_SHADOW_DEMAND_HIT_POS50_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS51_count,             0
L1_SHADOW_DEMAND_HIT_POS51_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS51_total_count,             0
L1_SHADOW_DEMAND_HIT_POS51_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS52_count,             0
L1_SHADOW_DEMAND_HIT_POS52_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS52_total_count,             0
L1_SHADOW_DEMAND_HIT_POS52_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS53_count,             0
L1_SHADOW_DEMAND_HIT_POS53_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS53_total_count,             0
L1_SHADOW_DEMAND_HIT_POS53_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS54_count,             0
L1_SHADOW_DEMAND_HIT_POS54_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS54_total_count,             0
L1_SHADOW_DEMAND_HIT_POS54_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS55_count,             0
L1_SHADOW_DEMAND_HIT_POS55_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS55_total_count,             0
L1_SHADOW_DEMAND_HIT_POS55_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS56_count,             0
L1_SHADOW_DEMAND_HIT_POS56_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS56_total_count,             0
L1_SHADOW_DEMAND_HIT_POS56_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS57_count,             0
L1_SHADOW_DEMAND_HIT_POS57_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS57_total_count,             0
L1_SHADOW_DEMAND_HIT_POS57_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS58_count,             0
L1_SHADOW_DEMAND_HIT_POS58_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS58_total_count,             0
L1_SHADOW_DEMAND_HIT_POS58_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS59_count,             0
L1_SHADOW_DEMAND_HIT_POS59_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS59_total_count,             0
L1_SHADOW_DEMAND_HIT_POS59_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS60_count,             0
L1_SHADOW_DEMAND_HIT_POS60_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS60_total_count,             0
L1_SHADOW_DEMAND_HIT_POS60_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS61_count,             0
L1_SHADOW_DEMAND_HIT_POS61_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS61_total_count,             0
L1_SHADOW_DEMAND_HIT_POS61_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS62_count,             0
L1_SHADOW_DEMAND_HIT_POS62_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS62_total_count,             0
L1_SHADOW_DEMAND_HIT_POS62_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS63_count,             0
L1_SHADOW_DEMAND_HIT_POS63_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS63_total_count,             0
L1_SHADOW_DEMAND_HIT_POS63_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS64_count,             0
L1_SHADOW_DEMAND_HIT_POS64_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS64_total_count,             0
L1_SHADOW_DEMAND_HIT_POS64_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS65_count,             0
L1_SHADOW_DEMAND_HIT_POS65_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS65_total_count,             0
L1_SHADOW_DEMAND_HIT_POS65_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS66_count,             0
L1_SHADOW_DEMAND_HIT_POS66_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS66_total_count,             0
L1_SHADOW_DEMAND_HIT_POS66_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS67_count,             0
L1_SHADOW_DEMAND_HIT_POS67_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS67_total_count,             0
L1_SHADOW_DEMAND_HIT_POS67_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS68_count,             0
L1_SHADOW_DEMAND_HIT_POS68_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS68_total_count,             0
L1_SHADOW_DEMAND_HIT_POS68_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS69_count,             0
L1_SHADOW_DEMAND_HIT_POS69_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS69_total_count,             0
L1_SHADOW_DEMAND_HIT_POS69_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS70_count,             0
L1_SHADOW_DEMAND_HIT_POS70_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS70_total_count,             0
L1_SHADOW_DEMAND_HIT_POS70_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS71_count,             0
L1_SHADOW_DEMAND_HIT_POS71_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS71_total_count,             0
L1_SHADOW_DEMAND_HIT_POS71_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS72_count,             0
L1_SHADOW_DEMAND_HIT_POS72_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS72_total_count,             0
L1_SHADOW_DEMAND_HIT_POS72_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS73_count,             0
L1_SHADOW_DEMAND_HIT_POS73_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS73_total_count,             0
L1_SHADOW_DEMAND_HIT_POS73_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS74_count,             0
L1_SHADOW_DEMAND_HIT_POS74_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS74_total_count,             0
L1_SHADOW_DEMAND_HIT_POS74_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS75_count,             0
L1_SHADOW_DEMAND_HIT_POS75_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS75_total_count,             0
L1_SHADOW_DEMAND_HIT_POS75_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS76_count,             0
L1_SHADOW_DEMAND_HIT_POS76_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS76_total_count,             0
L1_SHADOW_DEMAND_HIT_POS76_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS77_count,             0
L1_SHADOW_DEMAND_HIT_POS77_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS77_total_count,             0
L1_SHADOW_DEMAND_HIT_POS77_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS78_count,             0
L1_SHADOW_DEMAND_HIT_POS78_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS78_total_count,             0
L1_SHADOW_DEMAND_HIT_POS78_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS79_count,             0
L1_SHADOW_DEMAND_HIT_POS79_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS79_total_count,             0
L1_SHADOW_DEMAND_HIT_POS79_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS80_count,             0
L1_SHADOW_DEMAND_HIT_POS80_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS80_total_count,             0
L1_SHADOW_DEMAND_HIT_POS80_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS81_count,             0
L1_SHADOW_DEMAND_HIT_POS81_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS81_total_count,             0
L1_SHADOW_DEMAND_HIT_POS81_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS82_count,             0
L1_SHADOW_DEMAND_HIT_POS82_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS82_total_count,             0
L1_SHADOW_DEMAND_HIT_POS82_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS83_count,             0
L1_SHADOW_DEMAND_HIT_POS83_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS83_total_count,             0
L1_SHADOW_DEMAND_HIT_POS83_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS84_count,             0
L1_SHADOW_DEMAND_HIT_POS84_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS84_total_count,             0
L1_SHADOW_DEMAND_HIT_POS84_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS85_count,             0
L1_SHADOW_DEMAND_HIT_POS85_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS85_total_count,             0
L1_SHADOW_DEMAND_HIT_POS85_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS86_count,             0
L1_SHADOW_DEMAND_HIT_POS86_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS86_total_count,             0
L1_SHADOW_DEMAND_HIT_POS86_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS87_count,             0
L1_SHADOW_DEMAND_HIT_POS87_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS87_total_count,             0
L1_SHADOW_DEMAND_HIT_POS87_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS88_count,             0
L1_SHADOW_DEMAND_HIT_POS88_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS88_total_count,             0
L1_SHADOW_DEMAND_HIT_POS88_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS89_count,             0
L1_SHADOW_DEMAND_HIT_POS89_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS89_total_count,             0
L1_SHADOW_DEMAND_HIT_POS89_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS90_count,             0
L1_SHADOW_DEMAND_HIT_POS90_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS90_total_count,             0
L1_SHADOW_DEMAND_HIT_POS90_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS91_count,             0
L1_SHADOW_DEMAND_HIT_POS91_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS91_total_count,             0
L1_SHADOW_DEMAND_HIT_POS91_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS92_count,             0
L1_SHADOW_DEMAND_HIT_POS92_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS92_total_count,             0
L1_SHADOW_DEMAND_HIT_POS92_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS93_count,             0
L1_SHADOW_DEMAND_HIT_POS93_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS93_total_count,             0
L1_SHADOW_DEMAND_HIT_POS93_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS94_count,             0
L1_SHADOW_DEMAND_HIT_POS94_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS94_total_count,             0
L1_SHADOW_DEMAND_HIT_POS94_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS95_count,             0
L1_SHADOW_DEMAND_HIT_POS95_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS95_total_count,             0
L1_SHADOW_DEMAND_HIT_POS95_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS96_count,             0
L1_SHADOW_DEMAND_HIT_POS96_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS96_total_count,             0
L1_SHADOW_DEMAND_HIT_POS96_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS97_count,             0
L1_SHADOW_DEMAND_HIT_POS97_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS97_total_count,             0
L1_SHADOW_DEMAND_HIT_POS97_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS98_count,             0
L1_SHADOW_DEMAND_HIT_POS98_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS98_total_count,             0
L1_SHADOW_DEMAND_HIT_POS98_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS99_count,             0
L1_SHADOW_DEMAND_HIT_POS99_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS99_total_count,             0
L1_SHADOW_DEMAND_HIT_POS99_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS100_count,             0
L1_SHADOW_DEMAND_HIT_POS100_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS100_total_count,             0
L1_SHADOW_DEMAND_HIT_POS100_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS101_count,             0
L1_SHADOW_DEMAND_HIT_POS101_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS101_total_count,             0
L1_SHADOW_DEMAND_HIT_POS101_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS102_count,             0
L1_SHADOW_DEMAND_HIT_POS102_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS102_total_count,             0
L1_SHADOW_DEMAND_HIT_POS102_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS103_count,             0
L1_SHADOW_DEMAND_HIT_POS103_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS103_total_count,             0
L1_SHADOW_DEMAND_HIT_POS103_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS104_count,             0
L1_SHADOW_DEMAND_HIT_POS104_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS104_total_count,             0
L1_SHADOW_DEMAND_HIT_POS104_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS105_count,             0
L1_SHADOW_DEMAND_HIT_POS105_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS105_total_count,             0
L1_SHADOW_DEMAND_HIT_POS105_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS106_count,             0
L1_SHADOW_DEMAND_HIT_POS106_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS106_total_count,             0
L1_SHADOW_DEMAND_HIT_POS106_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS107_count,             0
L1_SHADOW_DEMAND_HIT_POS107_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS107_total_count,             0
L1_SHADOW_DEMAND_HIT_POS107_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS108_count,             0
L1_SHADOW_DEMAND_HIT_POS108_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS108_total_count,             0
L1_SHADOW_DEMAND_HIT_POS108_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS109_count,             0
L1_SHADOW_DEMAND_HIT_POS109_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS109_total_count,             0
L1_SHADOW_DEMAND_HIT_POS109_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS110_count,             0
L1_SHADOW_DEMAND_HIT_POS110_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS110_total_count,             0
L1_SHADOW_DEMAND_HIT_POS110_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS111_count,             0
L1_SHADOW_DEMAND_HIT_POS111_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS111_total_count,             0
L1_SHADOW_DEMAND_HIT_POS111_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS112_count,             0
L1_SHADOW_DEMAND_HIT_POS112_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS112_total_count,             0
L1_SHADOW_DEMAND_HIT_POS112_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS113_count,             0
L1_SHADOW_DEMAND_HIT_POS113_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS113_total_count,             0
L1_SHADOW_DEMAND_HIT_POS113_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS114_count,             0
L1_SHADOW_DEMAND_HIT_POS114_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS114_total_count,             0
L1_SHADOW_DEMAND_HIT_POS114_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS115_count,             0
L1_SHADOW_DEMAND_HIT_POS115_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS115_total_count,             0
L1_SHADOW_DEMAND_HIT_POS115_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS116_count,             0
L1_SHADOW_DEMAND_HIT_POS116_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS116_total_count,             0
L1_SHADOW_DEMAND_HIT_POS116_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS117_count,             0
L1_SHADOW_DEMAND_HIT_POS117_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS117_total_count,             0
L1_SHADOW_DEMAND_HIT_POS117_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS118_count,             0
L1_SHADOW_DEMAND_HIT_POS118_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS118_total_count,             0
L1_SHADOW_DEMAND_HIT_POS118_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS119_count,             0
L1_SHADOW_DEMAND_HIT_POS119_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS119_total_count,             0
L1_SHADOW_DEMAND_HIT_POS119_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS120_count,             0
L1_SHADOW_DEMAND_HIT_POS120_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS120_total_count,             0
L1_SHADOW_DEMAND_HIT_POS120_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS121_count,             0
L1_SHADOW_DEMAND_HIT_POS121_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS121_total_count,             0
L1_SHADOW_DEMAND_HIT_POS121_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS122_count,             0
L1_SHADOW_DEMAND_HIT_POS122_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS122_total_count,             0
L1_SHADOW_DEMAND_HIT_POS122_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS123_count,             0
L1_SHADOW_DEMAND_HIT_POS123_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS123_total_count,             0
L1_SHADOW_DEMAND_HIT_POS123_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS124_count,             0
L1_SHADOW_DEMAND_HIT_POS124_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS124_total_count,             0
L1_SHADOW_DEMAND_HIT_POS124_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS125_count,             0
L1_SHADOW_DEMAND_HIT_POS125_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS125_total_count,             0
L1_SHADOW_DEMAND_HIT_POS125_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS126_count,             0
L1_SHADOW_DEMAND_HIT_POS126_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS126_total_count,             0
L1_SHADOW_DEMAND_HIT_POS126_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS127_count,             0
L1_SHADOW_DEMAND_HIT_POS127_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_stddev,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_stddev,         -nan

CORE_PREF_MLC_SENT_count,             0
CORE_PREF_MLC_SENT_total_count,             0

CORE_PREF_MLC_USED_count,           564
CORE_PREF_MLC_USED_pct,        0.316
CORE_PREF_MLC_USED_total_count,           564
CORE_PREF_MLC_USED_total_pct,        0.316

CORE_PREF_MLC_PARTIAL_USED_count,        178146
CORE_PREF_MLC_PARTIAL_USED_pct,       99.684
CORE_PREF_MLC_PARTIAL_USED_total_count,        178146
CORE_PREF_MLC_PARTIAL_USED_total_pct,       99.684

CORE_PREF_MLC_NOT_USED_count,             0
CORE_PREF_MLC_NOT_USED_pct,        0.000
CORE_PREF_MLC_NOT_USED_total_count,             0
CORE_PREF_MLC_NOT_USED_total_pct,        0.000

CORE_PREF_MLC_DROPPED_count,             0
CORE_PREF_MLC_DROPPED_pct,        0.000
CORE_PREF_MLC_DROPPED_total_count,             0
CORE_PREF_MLC_DROPPED_total_pct,        0.000
CORE_PREF_MLC_DROPPED_sum_count,        178710
CORE_PREF_MLC_DROPPED_sum_pct,      100.000
CORE_PREF_MLC_DROPPED_sum_total_count,        178710
CORE_PREF_MLC_DROPPED_sum_total_pct,      100.000
CORE_PREF_MLC_DROPPED_mean,         1.00
CORE_PREF_MLC_DROPPED_stddev,         0.00
CORE_PREF_MLC_DROPPED_total_mean,         1.00
CORE_PREF_MLC_DROPPED_total_stddev,         0.00

CORE_PREF_L1_SENT_count,       1306361
CORE_PREF_L1_SENT_total_count,       1306361

CORE_PREF_L1_USED_count,       1102819
CORE_PREF_L1_USED_pct,       84.464
CORE_PREF_L1_USED_total_count,       1102819
CORE_PREF_L1_USED_total_pct,       84.464

CORE_PREF_L1_PARTIAL_USED_count,        174240
CORE_PREF_L1_PARTIAL_USED_pct,       13.345
CORE_PREF_L1_PARTIAL_USED_total_count,        174240
CORE_PREF_L1_PARTIAL_USED_total_pct,       13.345

CORE_PREF_L1_NOT_USED_count,         28613
CORE_PREF_L1_NOT_USED_pct,        2.191
CORE_PREF_L1_NOT_USED_total_count,         28613
CORE_PREF_L1_NOT_USED_total_pct,        2.191

CORE_PREF_L1_DROPPED_count,             0
CORE_PREF_L1_DROPPED_pct,        0.000
CORE_PREF_L1_DROPPED_total_count,             0
CORE_PREF_L1_DROPPED_total_pct,        0.000
CORE_PREF_L1_DROPPED_sum_count,       1305672
CORE_PREF_L1_DROPPED_sum_pct,      100.000
CORE_PREF_L1_DROPPED_sum_total_count,       1305672
CORE_PREF_L1_DROPPED_sum_total_pct,      100.000
CORE_PREF_L1_DROPPED_mean,         0.18
CORE_PREF_L1_DROPPED_stddev,         0.40
CORE_PREF_L1_DROPPED_total_mean,         0.18
CORE_PREF_L1_DROPPED_total_stddev,         0.40

TOTAL_MEM_LATENCY_count,     977873745
TOTAL_MEM_LATENCY_pct,      734.329
TOTAL_MEM_LATENCY_total_count,     977873745
TOTAL_MEM_LATENCY_total_pct,      734.329

TOTAL_MEM_LATENCY_DEMAND_count,      65963349
TOTAL_MEM_LATENCY_DEMAND_pct,     2607.659
TOTAL_MEM_LATENCY_DEMAND_total_count,      65963349
TOTAL_MEM_LATENCY_DEMAND_total_pct,     2607.659

TOTAL_MEM_LATENCY_PREF_count,     911910396
TOTAL_MEM_LATENCY_PREF_pct,      698.054
TOTAL_MEM_LATENCY_PREF_total_count,     911910396
TOTAL_MEM_LATENCY_PREF_total_pct,      698.054

CORE_MEM_LATENCY_count,     977873745
CORE_MEM_LATENCY_pct,      734.329
CORE_MEM_LATENCY_total_count,     977873745
CORE_MEM_LATENCY_total_pct,      734.329

CORE_MEM_LATENCY_DEMAND_count,      65963349
CORE_MEM_LATENCY_DEMAND_pct,     2607.659
CORE_MEM_LATENCY_DEMAND_total_count,      65963349
CORE_MEM_LATENCY_DEMAND_total_pct,     2607.659

CORE_MEM_LATENCY_PREF_count,     911910396
CORE_MEM_LATENCY_PREF_pct,      698.054
CORE_MEM_LATENCY_PREF_total_count,     911910396
CORE_MEM_LATENCY_PREF_total_pct,      698.054

CORE_MEM_LATENCY_IFETCH_count,        306046
CORE_MEM_LATENCY_IFETCH_pct,        0.039
CORE_MEM_LATENCY_IFETCH_total_count,        306046
CORE_MEM_LATENCY_IFETCH_total_pct,        0.039

CORE_MEM_LATENCY_DFETCH_count,     380084242
CORE_MEM_LATENCY_DFETCH_pct,       48.370
CORE_MEM_LATENCY_DFETCH_total_count,     380084242
CORE_MEM_LATENCY_DFETCH_total_pct,       48.370

CORE_MEM_LATENCY_DSTORE_count,      34174348
CORE_MEM_LATENCY_DSTORE_pct,        4.349
CORE_MEM_LATENCY_DSTORE_total_count,      34174348
CORE_MEM_LATENCY_DSTORE_total_pct,        4.349

CORE_MEM_LATENCY_IPRF_count,             0
CORE_MEM_LATENCY_IPRF_pct,        0.000
CORE_MEM_LATENCY_IPRF_total_count,             0
CORE_MEM_LATENCY_IPRF_total_pct,        0.000

CORE_MEM_LATENCY_UOCPRF_count,             0
CORE_MEM_LATENCY_UOCPRF_pct,        0.000
CORE_MEM_LATENCY_UOCPRF_total_count,             0
CORE_MEM_LATENCY_UOCPRF_total_pct,        0.000

CORE_MEM_LATENCY_FDIPPRF_count,       1845677
CORE_MEM_LATENCY_FDIPPRF_pct,        0.235
CORE_MEM_LATENCY_FDIPPRF_total_count,       1845677
CORE_MEM_LATENCY_FDIPPRF_total_pct,        0.235

CORE_MEM_LATENCY_DPRF_count,        496725
CORE_MEM_LATENCY_DPRF_pct,        0.063
CORE_MEM_LATENCY_DPRF_total_count,        496725
CORE_MEM_LATENCY_DPRF_total_pct,        0.063

CORE_MEM_LATENCY_WB_count,     368870436
CORE_MEM_LATENCY_WB_pct,       46.943
CORE_MEM_LATENCY_WB_total_count,     368870436
CORE_MEM_LATENCY_WB_total_pct,       46.943

CORE_MEM_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_total_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_count,     785777474
CORE_MEM_LATENCY_WB_NODIRTY_sum_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_count,     785777474
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_mean,         3.87
CORE_MEM_LATENCY_WB_NODIRTY_stddev,         2.96
CORE_MEM_LATENCY_WB_NODIRTY_total_mean,         3.87
CORE_MEM_LATENCY_WB_NODIRTY_total_stddev,         2.96

CORE_MEM_STALLING_LATENCY_IFETCH_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_IFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DFETCH_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_DFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DSTORE_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_pct,         -nan
CORE_MEM_STALLING_LATENCY_DSTORE_total_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_IPRF_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_IPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DPRF_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_DPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_count,             0
CORE_MEM_STALLING_LATENCY_WB_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_stddev,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_stddev,         -nan

TOTAL_L1_MISS_LATENCY_count,     785777474
TOTAL_L1_MISS_LATENCY_pct,      590.075
TOTAL_L1_MISS_LATENCY_total_count,     785777474
TOTAL_L1_MISS_LATENCY_total_pct,      590.075

TOTAL_L1_MISS_LATENCY_DEMAND_count,      12119969
TOTAL_L1_MISS_LATENCY_DEMAND_pct,      479.126
TOTAL_L1_MISS_LATENCY_DEMAND_total_count,      12119969
TOTAL_L1_MISS_LATENCY_DEMAND_total_pct,      479.126

TOTAL_L1_MISS_LATENCY_PREF_count,     773657505
TOTAL_L1_MISS_LATENCY_PREF_pct,      592.223
TOTAL_L1_MISS_LATENCY_PREF_total_count,     773657505
TOTAL_L1_MISS_LATENCY_PREF_total_pct,      592.223

CORE_L1_MISS_LATENCY_count,     785777474
CORE_L1_MISS_LATENCY_pct,      590.075
CORE_L1_MISS_LATENCY_total_count,     785777474
CORE_L1_MISS_LATENCY_total_pct,      590.075

CORE_L1_MISS_LATENCY_DEMAND_count,      12119969
CORE_L1_MISS_LATENCY_DEMAND_pct,      479.126
CORE_L1_MISS_LATENCY_DEMAND_total_count,      12119969
CORE_L1_MISS_LATENCY_DEMAND_total_pct,      479.126

CORE_L1_MISS_LATENCY_PREF_count,     773657505
CORE_L1_MISS_LATENCY_PREF_pct,      592.223
CORE_L1_MISS_LATENCY_PREF_total_count,     773657505
CORE_L1_MISS_LATENCY_PREF_total_pct,      592.223

CORE_EVICTED_L1_DEMAND_count,         24309
CORE_EVICTED_L1_DEMAND_pct,        1.872
CORE_EVICTED_L1_DEMAND_total_count,         24309
CORE_EVICTED_L1_DEMAND_total_pct,        1.872

CORE_EVICTED_L1_PREF_USED_count,       1245967
CORE_EVICTED_L1_PREF_USED_pct,       95.926
CORE_EVICTED_L1_PREF_USED_total_count,       1245967
CORE_EVICTED_L1_PREF_USED_total_pct,       95.926

CORE_EVICTED_L1_PREF_NOT_USED_count,         28613
CORE_EVICTED_L1_PREF_NOT_USED_pct,        2.203
CORE_EVICTED_L1_PREF_NOT_USED_total_count,         28613
CORE_EVICTED_L1_PREF_NOT_USED_total_pct,        2.203
CORE_EVICTED_L1_PREF_NOT_USED_sum_count,       1298889
CORE_EVICTED_L1_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_count,       1298889
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_mean,         1.00
CORE_EVICTED_L1_PREF_NOT_USED_stddev,         0.21
CORE_EVICTED_L1_PREF_NOT_USED_total_mean,         1.00
CORE_EVICTED_L1_PREF_NOT_USED_total_stddev,         0.21

CORE_EVICTED_MLC_DEMAND_count,       1116784
CORE_EVICTED_MLC_DEMAND_pct,       86.144
CORE_EVICTED_MLC_DEMAND_total_count,       1116784
CORE_EVICTED_MLC_DEMAND_total_pct,       86.144

CORE_EVICTED_MLC_PREF_USED_count,        173514
CORE_EVICTED_MLC_PREF_USED_pct,       13.384
CORE_EVICTED_MLC_PREF_USED_total_count,        173514
CORE_EVICTED_MLC_PREF_USED_total_pct,       13.384

CORE_EVICTED_MLC_PREF_NOT_USED_count,          6122
CORE_EVICTED_MLC_PREF_NOT_USED_pct,        0.472
CORE_EVICTED_MLC_PREF_NOT_USED_total_count,          6122
CORE_EVICTED_MLC_PREF_NOT_USED_total_pct,        0.472
CORE_EVICTED_MLC_PREF_NOT_USED_sum_count,       1296420
CORE_EVICTED_MLC_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_count,       1296420
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_mean,         0.14
CORE_EVICTED_MLC_PREF_NOT_USED_stddev,         0.34
CORE_EVICTED_MLC_PREF_NOT_USED_total_mean,         0.14
CORE_EVICTED_MLC_PREF_NOT_USED_total_stddev,         0.34

CORE_MEM_LATENCY_AVE_DEMAND_count,      63986031
CORE_MEM_LATENCY_AVE_DEMAND_pct,     2632.195
CORE_MEM_LATENCY_AVE_DEMAND_total_count,      63986031
CORE_MEM_LATENCY_AVE_DEMAND_total_pct,     2632.195

CORE_MEM_LATENCY_AVE_PREF_USED_count,     851970099
CORE_MEM_LATENCY_AVE_PREF_USED_pct,      683.782
CORE_MEM_LATENCY_AVE_PREF_USED_total_count,     851970099
CORE_MEM_LATENCY_AVE_PREF_USED_total_pct,      683.782

CORE_MEM_LATENCY_AVE_PREF_NOT_USED_count,      45759770
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_pct,     1599.265
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_count,      45759770
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_pct,     1599.265

DRAM_LATENCY_count,             0
DRAM_LATENCY_total_count,             0

TOTAL_DRAM_LATENCY_count,             0
TOTAL_DRAM_LATENCY_total_count,             0

DRAM_CLOSED_PAGE_POLICY_CMD_count,             0
DRAM_CLOSED_PAGE_POLICY_CMD_total_count,             0

DRAM_ACTIVATE_STALLING_count,             0
DRAM_ACTIVATE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_count,             0
DRAM_PRECHARGE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_WAIT_CYCLES_count,             0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES_total_count,             0

L1_STAY_DEMAND_count,   35922596011
L1_STAY_DEMAND_pct,  1477748.818
L1_STAY_DEMAND_total_count,   35922596011
L1_STAY_DEMAND_total_pct,  1477748.818

L1_STAY_PREF_USED_count, 2365704159817
L1_STAY_PREF_USED_pct,  1898689.259
L1_STAY_PREF_USED_total_count, 2365704159817
L1_STAY_PREF_USED_total_pct,  1898689.259

L1_STAY_PREF_NOT_USED_count,   42103949429
L1_STAY_PREF_NOT_USED_pct,  1471497.202
L1_STAY_PREF_NOT_USED_total_count,   42103949429
L1_STAY_PREF_NOT_USED_total_pct,  1471497.202

TOTAL_DATA_MISS_LATENCY_count,     555639595
TOTAL_DATA_MISS_LATENCY_total_count,     555639595

TOTAL_DATA_MISS_COUNT_count,        541049
TOTAL_DATA_MISS_COUNT_total_count,        541049

CORE_PREF_L1_NOT_USED_LATENCY200_count,          4164
CORE_PREF_L1_NOT_USED_LATENCY200_pct,       14.553
CORE_PREF_L1_NOT_USED_LATENCY200_total_count,          4164
CORE_PREF_L1_NOT_USED_LATENCY200_total_pct,       14.553

CORE_PREF_L1_NOT_USED_LATENCY400_count,          1129
CORE_PREF_L1_NOT_USED_LATENCY400_pct,        3.946
CORE_PREF_L1_NOT_USED_LATENCY400_total_count,          1129
CORE_PREF_L1_NOT_USED_LATENCY400_total_pct,        3.946

CORE_PREF_L1_NOT_USED_LATENCY600_count,          2480
CORE_PREF_L1_NOT_USED_LATENCY600_pct,        8.667
CORE_PREF_L1_NOT_USED_LATENCY600_total_count,          2480
CORE_PREF_L1_NOT_USED_LATENCY600_total_pct,        8.667

CORE_PREF_L1_NOT_USED_LATENCY800_count,          2871
CORE_PREF_L1_NOT_USED_LATENCY800_pct,       10.034
CORE_PREF_L1_NOT_USED_LATENCY800_total_count,          2871
CORE_PREF_L1_NOT_USED_LATENCY800_total_pct,       10.034

CORE_PREF_L1_NOT_USED_LATENCY1000_count,          1125
CORE_PREF_L1_NOT_USED_LATENCY1000_pct,        3.932
CORE_PREF_L1_NOT_USED_LATENCY1000_total_count,          1125
CORE_PREF_L1_NOT_USED_LATENCY1000_total_pct,        3.932

CORE_PREF_L1_NOT_USED_LATENCY1200_count,           828
CORE_PREF_L1_NOT_USED_LATENCY1200_pct,        2.894
CORE_PREF_L1_NOT_USED_LATENCY1200_total_count,           828
CORE_PREF_L1_NOT_USED_LATENCY1200_total_pct,        2.894

CORE_PREF_L1_NOT_USED_LATENCY1400_count,          1414
CORE_PREF_L1_NOT_USED_LATENCY1400_pct,        4.942
CORE_PREF_L1_NOT_USED_LATENCY1400_total_count,          1414
CORE_PREF_L1_NOT_USED_LATENCY1400_total_pct,        4.942

CORE_PREF_L1_NOT_USED_LATENCY1600_count,          1406
CORE_PREF_L1_NOT_USED_LATENCY1600_pct,        4.914
CORE_PREF_L1_NOT_USED_LATENCY1600_total_count,          1406
CORE_PREF_L1_NOT_USED_LATENCY1600_total_pct,        4.914

CORE_PREF_L1_NOT_USED_LATENCY1600MORE_count,         13196
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_pct,       46.119
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_count,         13196
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_pct,       46.119
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_count,         28613
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_count,         28613
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_mean,         5.15
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_stddev,         4.27
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_mean,         5.15
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_stddev,         4.27

CORE_PREF_L1_NOT_USED_DISTANCE_1_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_NOT_USED_DISTANCE_2_count,            26
CORE_PREF_L1_NOT_USED_DISTANCE_2_pct,        0.091
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_count,            26
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_pct,        0.091

CORE_PREF_L1_NOT_USED_DISTANCE_4_count,           393
CORE_PREF_L1_NOT_USED_DISTANCE_4_pct,        1.374
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_count,           393
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_pct,        1.374

CORE_PREF_L1_NOT_USED_DISTANCE_8_count,          1331
CORE_PREF_L1_NOT_USED_DISTANCE_8_pct,        4.652
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_count,          1331
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_pct,        4.652

CORE_PREF_L1_NOT_USED_DISTANCE_16_count,          2141
CORE_PREF_L1_NOT_USED_DISTANCE_16_pct,        7.483
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_count,          2141
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_pct,        7.483

CORE_PREF_L1_NOT_USED_DISTANCE_32_count,          1968
CORE_PREF_L1_NOT_USED_DISTANCE_32_pct,        6.878
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_count,          1968
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_pct,        6.878

CORE_PREF_L1_NOT_USED_DISTANCE_MORE_count,         22754
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_pct,       79.523
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_count,         22754
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_pct,       79.523
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_count,         28613
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_count,         28613
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_mean,         5.58
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_stddev,         5.06
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_mean,         5.58
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_stddev,         5.06

CORE_PREF_L1_USED_LATENCY200_count,        746611
CORE_PREF_L1_USED_LATENCY200_pct,       59.922
CORE_PREF_L1_USED_LATENCY200_total_count,        746611
CORE_PREF_L1_USED_LATENCY200_total_pct,       59.922

CORE_PREF_L1_USED_LATENCY400_count,        109205
CORE_PREF_L1_USED_LATENCY400_pct,        8.765
CORE_PREF_L1_USED_LATENCY400_total_count,        109205
CORE_PREF_L1_USED_LATENCY400_total_pct,        8.765

CORE_PREF_L1_USED_LATENCY600_count,         69147
CORE_PREF_L1_USED_LATENCY600_pct,        5.550
CORE_PREF_L1_USED_LATENCY600_total_count,         69147
CORE_PREF_L1_USED_LATENCY600_total_pct,        5.550

CORE_PREF_L1_USED_LATENCY800_count,         42257
CORE_PREF_L1_USED_LATENCY800_pct,        3.392
CORE_PREF_L1_USED_LATENCY800_total_count,         42257
CORE_PREF_L1_USED_LATENCY800_total_pct,        3.392

CORE_PREF_L1_USED_LATENCY1000_count,         22015
CORE_PREF_L1_USED_LATENCY1000_pct,        1.767
CORE_PREF_L1_USED_LATENCY1000_total_count,         22015
CORE_PREF_L1_USED_LATENCY1000_total_pct,        1.767

CORE_PREF_L1_USED_LATENCY1200_count,         24547
CORE_PREF_L1_USED_LATENCY1200_pct,        1.970
CORE_PREF_L1_USED_LATENCY1200_total_count,         24547
CORE_PREF_L1_USED_LATENCY1200_total_pct,        1.970

CORE_PREF_L1_USED_LATENCY1400_count,         24200
CORE_PREF_L1_USED_LATENCY1400_pct,        1.942
CORE_PREF_L1_USED_LATENCY1400_total_count,         24200
CORE_PREF_L1_USED_LATENCY1400_total_pct,        1.942

CORE_PREF_L1_USED_LATENCY1600_count,         19304
CORE_PREF_L1_USED_LATENCY1600_pct,        1.549
CORE_PREF_L1_USED_LATENCY1600_total_count,         19304
CORE_PREF_L1_USED_LATENCY1600_total_pct,        1.549

CORE_PREF_L1_USED_LATENCY1600MORE_count,        188681
CORE_PREF_L1_USED_LATENCY1600MORE_pct,       15.143
CORE_PREF_L1_USED_LATENCY1600MORE_total_count,        188681
CORE_PREF_L1_USED_LATENCY1600MORE_total_pct,       15.143
CORE_PREF_L1_USED_LATENCY1600MORE_sum_count,       1245967
CORE_PREF_L1_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_count,       1245967
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_mean,         1.91
CORE_PREF_L1_USED_LATENCY1600MORE_stddev,         2.70
CORE_PREF_L1_USED_LATENCY1600MORE_total_mean,         1.91
CORE_PREF_L1_USED_LATENCY1600MORE_total_stddev,         2.70

CORE_PREF_L1_USED_DISTANCE_1_count,             0
CORE_PREF_L1_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_USED_DISTANCE_2_count,            13
CORE_PREF_L1_USED_DISTANCE_2_pct,        0.001
CORE_PREF_L1_USED_DISTANCE_2_total_count,            13
CORE_PREF_L1_USED_DISTANCE_2_total_pct,        0.001

CORE_PREF_L1_USED_DISTANCE_4_count,           490
CORE_PREF_L1_USED_DISTANCE_4_pct,        0.039
CORE_PREF_L1_USED_DISTANCE_4_total_count,           490
CORE_PREF_L1_USED_DISTANCE_4_total_pct,        0.039

CORE_PREF_L1_USED_DISTANCE_8_count,          2098
CORE_PREF_L1_USED_DISTANCE_8_pct,        0.168
CORE_PREF_L1_USED_DISTANCE_8_total_count,          2098
CORE_PREF_L1_USED_DISTANCE_8_total_pct,        0.168

CORE_PREF_L1_USED_DISTANCE_16_count,         44974
CORE_PREF_L1_USED_DISTANCE_16_pct,        3.610
CORE_PREF_L1_USED_DISTANCE_16_total_count,         44974
CORE_PREF_L1_USED_DISTANCE_16_total_pct,        3.610

CORE_PREF_L1_USED_DISTANCE_32_count,         18800
CORE_PREF_L1_USED_DISTANCE_32_pct,        1.509
CORE_PREF_L1_USED_DISTANCE_32_total_count,         18800
CORE_PREF_L1_USED_DISTANCE_32_total_pct,        1.509

CORE_PREF_L1_USED_DISTANCE_MORE_count,       1179592
CORE_PREF_L1_USED_DISTANCE_MORE_pct,       94.673
CORE_PREF_L1_USED_DISTANCE_MORE_total_count,       1179592
CORE_PREF_L1_USED_DISTANCE_MORE_total_pct,       94.673
CORE_PREF_L1_USED_DISTANCE_MORE_sum_count,       1245967
CORE_PREF_L1_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_count,       1245967
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_mean,         5.91
CORE_PREF_L1_USED_DISTANCE_MORE_stddev,         5.76
CORE_PREF_L1_USED_DISTANCE_MORE_total_mean,         5.91
CORE_PREF_L1_USED_DISTANCE_MORE_total_stddev,         5.76

CORE_PREF_L1_DEMAND_LATENCY300_count,         14181
CORE_PREF_L1_DEMAND_LATENCY300_pct,       58.336
CORE_PREF_L1_DEMAND_LATENCY300_total_count,         14181
CORE_PREF_L1_DEMAND_LATENCY300_total_pct,       58.336

CORE_PREF_L1_DEMAND_LATENCY400_count,          1086
CORE_PREF_L1_DEMAND_LATENCY400_pct,        4.467
CORE_PREF_L1_DEMAND_LATENCY400_total_count,          1086
CORE_PREF_L1_DEMAND_LATENCY400_total_pct,        4.467

CORE_PREF_L1_DEMAND_LATENCY500_count,          1983
CORE_PREF_L1_DEMAND_LATENCY500_pct,        8.157
CORE_PREF_L1_DEMAND_LATENCY500_total_count,          1983
CORE_PREF_L1_DEMAND_LATENCY500_total_pct,        8.157

CORE_PREF_L1_DEMAND_LATENCY600_count,          1673
CORE_PREF_L1_DEMAND_LATENCY600_pct,        6.882
CORE_PREF_L1_DEMAND_LATENCY600_total_count,          1673
CORE_PREF_L1_DEMAND_LATENCY600_total_pct,        6.882

CORE_PREF_L1_DEMAND_LATENCY700_count,          1208
CORE_PREF_L1_DEMAND_LATENCY700_pct,        4.969
CORE_PREF_L1_DEMAND_LATENCY700_total_count,          1208
CORE_PREF_L1_DEMAND_LATENCY700_total_pct,        4.969

CORE_PREF_L1_DEMAND_LATENCY800_count,           798
CORE_PREF_L1_DEMAND_LATENCY800_pct,        3.283
CORE_PREF_L1_DEMAND_LATENCY800_total_count,           798
CORE_PREF_L1_DEMAND_LATENCY800_total_pct,        3.283

CORE_PREF_L1_DEMAND_LATENCY900_count,           345
CORE_PREF_L1_DEMAND_LATENCY900_pct,        1.419
CORE_PREF_L1_DEMAND_LATENCY900_total_count,           345
CORE_PREF_L1_DEMAND_LATENCY900_total_pct,        1.419

CORE_PREF_L1_DEMAND_LATENCY1000_count,           189
CORE_PREF_L1_DEMAND_LATENCY1000_pct,        0.777
CORE_PREF_L1_DEMAND_LATENCY1000_total_count,           189
CORE_PREF_L1_DEMAND_LATENCY1000_total_pct,        0.777

CORE_PREF_L1_DEMAND_LATENCY1000MORE_count,          2846
CORE_PREF_L1_DEMAND_LATENCY1000MORE_pct,       11.708
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_count,          2846
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_pct,       11.708
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_count,         24309
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_count,         24309
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_mean,         1.85
CORE_PREF_L1_DEMAND_LATENCY1000MORE_stddev,         2.44
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_mean,         1.85
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_stddev,         2.44

CORE_PREF_MLC_NOT_USED_LATENCY200_count,          2552
CORE_PREF_MLC_NOT_USED_LATENCY200_pct,       41.686
CORE_PREF_MLC_NOT_USED_LATENCY200_total_count,          2552
CORE_PREF_MLC_NOT_USED_LATENCY200_total_pct,       41.686

CORE_PREF_MLC_NOT_USED_LATENCY400_count,          1660
CORE_PREF_MLC_NOT_USED_LATENCY400_pct,       27.115
CORE_PREF_MLC_NOT_USED_LATENCY400_total_count,          1660
CORE_PREF_MLC_NOT_USED_LATENCY400_total_pct,       27.115

CORE_PREF_MLC_NOT_USED_LATENCY600_count,           806
CORE_PREF_MLC_NOT_USED_LATENCY600_pct,       13.166
CORE_PREF_MLC_NOT_USED_LATENCY600_total_count,           806
CORE_PREF_MLC_NOT_USED_LATENCY600_total_pct,       13.166

CORE_PREF_MLC_NOT_USED_LATENCY800_count,           712
CORE_PREF_MLC_NOT_USED_LATENCY800_pct,       11.630
CORE_PREF_MLC_NOT_USED_LATENCY800_total_count,           712
CORE_PREF_MLC_NOT_USED_LATENCY800_total_pct,       11.630

CORE_PREF_MLC_NOT_USED_LATENCY1000_count,           193
CORE_PREF_MLC_NOT_USED_LATENCY1000_pct,        3.153
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_count,           193
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_pct,        3.153

CORE_PREF_MLC_NOT_USED_LATENCY1200_count,            39
CORE_PREF_MLC_NOT_USED_LATENCY1200_pct,        0.637
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_count,            39
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_pct,        0.637

CORE_PREF_MLC_NOT_USED_LATENCY1400_count,            21
CORE_PREF_MLC_NOT_USED_LATENCY1400_pct,        0.343
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_count,            21
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_pct,        0.343

CORE_PREF_MLC_NOT_USED_LATENCY1600_count,            29
CORE_PREF_MLC_NOT_USED_LATENCY1600_pct,        0.474
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_count,            29
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_pct,        0.474

CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_count,           110
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_pct,        1.797
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_count,           110
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_pct,        1.797
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_count,          6122
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_count,          6122
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_mean,         1.24
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_stddev,         1.37
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_mean,         1.24
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_stddev,         1.37

CORE_PREF_MLC_USED_LATENCY200_count,         20098
CORE_PREF_MLC_USED_LATENCY200_pct,       11.583
CORE_PREF_MLC_USED_LATENCY200_total_count,         20098
CORE_PREF_MLC_USED_LATENCY200_total_pct,       11.583

CORE_PREF_MLC_USED_LATENCY400_count,         18261
CORE_PREF_MLC_USED_LATENCY400_pct,       10.524
CORE_PREF_MLC_USED_LATENCY400_total_count,         18261
CORE_PREF_MLC_USED_LATENCY400_total_pct,       10.524

CORE_PREF_MLC_USED_LATENCY600_count,         26337
CORE_PREF_MLC_USED_LATENCY600_pct,       15.179
CORE_PREF_MLC_USED_LATENCY600_total_count,         26337
CORE_PREF_MLC_USED_LATENCY600_total_pct,       15.179

CORE_PREF_MLC_USED_LATENCY800_count,         47426
CORE_PREF_MLC_USED_LATENCY800_pct,       27.333
CORE_PREF_MLC_USED_LATENCY800_total_count,         47426
CORE_PREF_MLC_USED_LATENCY800_total_pct,       27.333

CORE_PREF_MLC_USED_LATENCY1000_count,         19769
CORE_PREF_MLC_USED_LATENCY1000_pct,       11.393
CORE_PREF_MLC_USED_LATENCY1000_total_count,         19769
CORE_PREF_MLC_USED_LATENCY1000_total_pct,       11.393

CORE_PREF_MLC_USED_LATENCY1200_count,         13792
CORE_PREF_MLC_USED_LATENCY1200_pct,        7.949
CORE_PREF_MLC_USED_LATENCY1200_total_count,         13792
CORE_PREF_MLC_USED_LATENCY1200_total_pct,        7.949

CORE_PREF_MLC_USED_LATENCY1400_count,         11198
CORE_PREF_MLC_USED_LATENCY1400_pct,        6.454
CORE_PREF_MLC_USED_LATENCY1400_total_count,         11198
CORE_PREF_MLC_USED_LATENCY1400_total_pct,        6.454

CORE_PREF_MLC_USED_LATENCY1600_count,          5150
CORE_PREF_MLC_USED_LATENCY1600_pct,        2.968
CORE_PREF_MLC_USED_LATENCY1600_total_count,          5150
CORE_PREF_MLC_USED_LATENCY1600_total_pct,        2.968

CORE_PREF_MLC_USED_LATENCY1600MORE_count,         11483
CORE_PREF_MLC_USED_LATENCY1600MORE_pct,        6.618
CORE_PREF_MLC_USED_LATENCY1600MORE_total_count,         11483
CORE_PREF_MLC_USED_LATENCY1600MORE_total_pct,        6.618
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_count,        173514
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_count,        173514
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_mean,         3.21
CORE_PREF_MLC_USED_LATENCY1600MORE_stddev,         2.05
CORE_PREF_MLC_USED_LATENCY1600MORE_total_mean,         3.21
CORE_PREF_MLC_USED_LATENCY1600MORE_total_stddev,         2.05

CORE_PREF_MLC_DEMAND_LATENCY300_count,       1108725
CORE_PREF_MLC_DEMAND_LATENCY300_pct,       99.278
CORE_PREF_MLC_DEMAND_LATENCY300_total_count,       1108725
CORE_PREF_MLC_DEMAND_LATENCY300_total_pct,       99.278

CORE_PREF_MLC_DEMAND_LATENCY400_count,           698
CORE_PREF_MLC_DEMAND_LATENCY400_pct,        0.063
CORE_PREF_MLC_DEMAND_LATENCY400_total_count,           698
CORE_PREF_MLC_DEMAND_LATENCY400_total_pct,        0.063

CORE_PREF_MLC_DEMAND_LATENCY500_count,          1257
CORE_PREF_MLC_DEMAND_LATENCY500_pct,        0.113
CORE_PREF_MLC_DEMAND_LATENCY500_total_count,          1257
CORE_PREF_MLC_DEMAND_LATENCY500_total_pct,        0.113

CORE_PREF_MLC_DEMAND_LATENCY600_count,          1421
CORE_PREF_MLC_DEMAND_LATENCY600_pct,        0.127
CORE_PREF_MLC_DEMAND_LATENCY600_total_count,          1421
CORE_PREF_MLC_DEMAND_LATENCY600_total_pct,        0.127

CORE_PREF_MLC_DEMAND_LATENCY700_count,           864
CORE_PREF_MLC_DEMAND_LATENCY700_pct,        0.077
CORE_PREF_MLC_DEMAND_LATENCY700_total_count,           864
CORE_PREF_MLC_DEMAND_LATENCY700_total_pct,        0.077

CORE_PREF_MLC_DEMAND_LATENCY800_count,           695
CORE_PREF_MLC_DEMAND_LATENCY800_pct,        0.062
CORE_PREF_MLC_DEMAND_LATENCY800_total_count,           695
CORE_PREF_MLC_DEMAND_LATENCY800_total_pct,        0.062

CORE_PREF_MLC_DEMAND_LATENCY900_count,           274
CORE_PREF_MLC_DEMAND_LATENCY900_pct,        0.025
CORE_PREF_MLC_DEMAND_LATENCY900_total_count,           274
CORE_PREF_MLC_DEMAND_LATENCY900_total_pct,        0.025

CORE_PREF_MLC_DEMAND_LATENCY1000_count,           173
CORE_PREF_MLC_DEMAND_LATENCY1000_pct,        0.015
CORE_PREF_MLC_DEMAND_LATENCY1000_total_count,           173
CORE_PREF_MLC_DEMAND_LATENCY1000_total_pct,        0.015

CORE_PREF_MLC_DEMAND_LATENCY1000MORE_count,          2677
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_pct,        0.240
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_count,          2677
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_pct,        0.240
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_count,       1116784
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_count,       1116784
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_mean,         0.03
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_stddev,         0.46
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_mean,         0.03
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_stddev,         0.46

TOTAL_BATCH_FORMED_count,             0
TOTAL_BATCH_FORMED_total_count,             0

TOTAL_BATCH_MEM_REQ_MARKED_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_pct,         -nan
TOTAL_BATCH_MEM_REQ_MARKED_total_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_count,             0
CORE_BATCH_MEM_REQ_MARKED_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_PREF_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_PREF_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_total_pct,         -nan

DRAM_ROW_BATCHES_count,             0
DRAM_ROW_BATCHES_total_count,             0

REJECTED_QUEUE_MLC_count,             0
REJECTED_QUEUE_MLC_total_count,             0

REJECTED_QUEUE_L1_count,             0
REJECTED_QUEUE_L1_total_count,             0

REJECTED_QUEUE_BUS_OUT_count,             0
REJECTED_QUEUE_BUS_OUT_total_count,             0

LEADING_LOAD_LATENCY_count,             0
LEADING_LOAD_LATENCY_pct,        0.000
LEADING_LOAD_LATENCY_total_count,             0
LEADING_LOAD_LATENCY_total_pct,        0.000

LEADING_LOADS_count,             0
LEADING_LOADS_pct,        0.000
LEADING_LOADS_total_count,             0
LEADING_LOADS_total_pct,        0.000

MEM_REQ_CRITICAL_PATH_LENGTH_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_pct,        0.000
MEM_REQ_CRITICAL_PATH_LENGTH_total_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_total_pct,        0.000

TOTAL_MEM_REQ_LATENCY_count,             0
TOTAL_MEM_REQ_LATENCY_total_count,             0

TOTAL_CRITICAL_MEM_REQ_LATENCY_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_pct,         -nan
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_pct,         -nan

TOTAL_CRITICAL_BANK_LATENCY_count,             0
TOTAL_CRITICAL_BANK_LATENCY_pct,         -nan
TOTAL_CRITICAL_BANK_LATENCY_total_count,             0
TOTAL_CRITICAL_BANK_LATENCY_total_pct,         -nan

TOTAL_MEMORY_SLACK_count,             0
TOTAL_MEMORY_SLACK_pct,        0.000
TOTAL_MEMORY_SLACK_total_count,             0
TOTAL_MEMORY_SLACK_total_pct,        0.000

TOTAL_CHIP_UTILIZATION_count,             0
TOTAL_CHIP_UTILIZATION_pct,        0.000
TOTAL_CHIP_UTILIZATION_total_count,             0
TOTAL_CHIP_UTILIZATION_total_pct,        0.000

CHIP_BUSY_UNDER_CRITICAL_REQS_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_pct,        0.000
CHIP_BUSY_UNDER_CRITICAL_REQS_total_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_total_pct,        0.000

PERF_PRED_NUM_STAT_RESETS_count,             0
PERF_PRED_NUM_STAT_RESETS_total_count,             0

PERF_PRED_RESET_STATS_CYCLE_count,             0
PERF_PRED_RESET_STATS_CYCLE_total_count,             0

PERF_PRED_CYCLE_count,      76197462
PERF_PRED_CYCLE_total_count,      76197462

ESTIMATED_ALONE_CYCLES_count,             0
ESTIMATED_ALONE_CYCLES_pct,        0.000
ESTIMATED_ALONE_CYCLES_total_count,             0
ESTIMATED_ALONE_CYCLES_total_pct,        0.000

NUM_WINDOWS_WITH_DCACHE_MISS_count,         22857
NUM_WINDOWS_WITH_DCACHE_MISS_total_count,         22857

LONGEST_DCACHE_MISS_CHAIN_count,         70693
LONGEST_DCACHE_MISS_CHAIN_total_count,         70693

NUM_DCACHE_MISSES_IN_WINDOW_1_count,           269
NUM_DCACHE_MISSES_IN_WINDOW_1_pct,        1.177
NUM_DCACHE_MISSES_IN_WINDOW_1_total_count,           269
NUM_DCACHE_MISSES_IN_WINDOW_1_total_pct,        1.177

NUM_DCACHE_MISSES_IN_WINDOW_2_count,           610
NUM_DCACHE_MISSES_IN_WINDOW_2_pct,        2.669
NUM_DCACHE_MISSES_IN_WINDOW_2_total_count,           610
NUM_DCACHE_MISSES_IN_WINDOW_2_total_pct,        2.669

NUM_DCACHE_MISSES_IN_WINDOW_3_count,          1777
NUM_DCACHE_MISSES_IN_WINDOW_3_pct,        7.774
NUM_DCACHE_MISSES_IN_WINDOW_3_total_count,          1777
NUM_DCACHE_MISSES_IN_WINDOW_3_total_pct,        7.774

NUM_DCACHE_MISSES_IN_WINDOW_4_count,          3692
NUM_DCACHE_MISSES_IN_WINDOW_4_pct,       16.153
NUM_DCACHE_MISSES_IN_WINDOW_4_total_count,          3692
NUM_DCACHE_MISSES_IN_WINDOW_4_total_pct,       16.153

NUM_DCACHE_MISSES_IN_WINDOW_5_count,          1313
NUM_DCACHE_MISSES_IN_WINDOW_5_pct,        5.744
NUM_DCACHE_MISSES_IN_WINDOW_5_total_count,          1313
NUM_DCACHE_MISSES_IN_WINDOW_5_total_pct,        5.744

NUM_DCACHE_MISSES_IN_WINDOW_6_count,           250
NUM_DCACHE_MISSES_IN_WINDOW_6_pct,        1.094
NUM_DCACHE_MISSES_IN_WINDOW_6_total_count,           250
NUM_DCACHE_MISSES_IN_WINDOW_6_total_pct,        1.094

NUM_DCACHE_MISSES_IN_WINDOW_7_count,           157
NUM_DCACHE_MISSES_IN_WINDOW_7_pct,        0.687
NUM_DCACHE_MISSES_IN_WINDOW_7_total_count,           157
NUM_DCACHE_MISSES_IN_WINDOW_7_total_pct,        0.687

NUM_DCACHE_MISSES_IN_WINDOW_8_count,           264
NUM_DCACHE_MISSES_IN_WINDOW_8_pct,        1.155
NUM_DCACHE_MISSES_IN_WINDOW_8_total_count,           264
NUM_DCACHE_MISSES_IN_WINDOW_8_total_pct,        1.155

NUM_DCACHE_MISSES_IN_WINDOW_9_count,           297
NUM_DCACHE_MISSES_IN_WINDOW_9_pct,        1.299
NUM_DCACHE_MISSES_IN_WINDOW_9_total_count,           297
NUM_DCACHE_MISSES_IN_WINDOW_9_total_pct,        1.299

NUM_DCACHE_MISSES_IN_WINDOW_10_count,           232
NUM_DCACHE_MISSES_IN_WINDOW_10_pct,        1.015
NUM_DCACHE_MISSES_IN_WINDOW_10_total_count,           232
NUM_DCACHE_MISSES_IN_WINDOW_10_total_pct,        1.015

NUM_DCACHE_MISSES_IN_WINDOW_11_count,           228
NUM_DCACHE_MISSES_IN_WINDOW_11_pct,        0.998
NUM_DCACHE_MISSES_IN_WINDOW_11_total_count,           228
NUM_DCACHE_MISSES_IN_WINDOW_11_total_pct,        0.998

NUM_DCACHE_MISSES_IN_WINDOW_12_count,           140
NUM_DCACHE_MISSES_IN_WINDOW_12_pct,        0.613
NUM_DCACHE_MISSES_IN_WINDOW_12_total_count,           140
NUM_DCACHE_MISSES_IN_WINDOW_12_total_pct,        0.613

NUM_DCACHE_MISSES_IN_WINDOW_13_count,           127
NUM_DCACHE_MISSES_IN_WINDOW_13_pct,        0.556
NUM_DCACHE_MISSES_IN_WINDOW_13_total_count,           127
NUM_DCACHE_MISSES_IN_WINDOW_13_total_pct,        0.556

NUM_DCACHE_MISSES_IN_WINDOW_14_count,           544
NUM_DCACHE_MISSES_IN_WINDOW_14_pct,        2.380
NUM_DCACHE_MISSES_IN_WINDOW_14_total_count,           544
NUM_DCACHE_MISSES_IN_WINDOW_14_total_pct,        2.380

NUM_DCACHE_MISSES_IN_WINDOW_15_count,           279
NUM_DCACHE_MISSES_IN_WINDOW_15_pct,        1.221
NUM_DCACHE_MISSES_IN_WINDOW_15_total_count,           279
NUM_DCACHE_MISSES_IN_WINDOW_15_total_pct,        1.221

NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_count,         12678
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_pct,       55.467
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_count,         12678
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_pct,       55.467
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_count,         22857
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_count,         22857
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_mean,        10.30
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_stddev,         9.52
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_mean,        10.30
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_stddev,         9.52

DCACHE_MLP_IN_WINDOW_1_0_count,          1243
DCACHE_MLP_IN_WINDOW_1_0_pct,        5.438
DCACHE_MLP_IN_WINDOW_1_0_total_count,          1243
DCACHE_MLP_IN_WINDOW_1_0_total_pct,        5.438

DCACHE_MLP_IN_WINDOW_1_5_count,           815
DCACHE_MLP_IN_WINDOW_1_5_pct,        3.566
DCACHE_MLP_IN_WINDOW_1_5_total_count,           815
DCACHE_MLP_IN_WINDOW_1_5_total_pct,        3.566

DCACHE_MLP_IN_WINDOW_2_0_count,          1682
DCACHE_MLP_IN_WINDOW_2_0_pct,        7.359
DCACHE_MLP_IN_WINDOW_2_0_total_count,          1682
DCACHE_MLP_IN_WINDOW_2_0_total_pct,        7.359

DCACHE_MLP_IN_WINDOW_2_5_count,          1277
DCACHE_MLP_IN_WINDOW_2_5_pct,        5.587
DCACHE_MLP_IN_WINDOW_2_5_total_count,          1277
DCACHE_MLP_IN_WINDOW_2_5_total_pct,        5.587

DCACHE_MLP_IN_WINDOW_3_0_count,          2025
DCACHE_MLP_IN_WINDOW_3_0_pct,        8.859
DCACHE_MLP_IN_WINDOW_3_0_total_count,          2025
DCACHE_MLP_IN_WINDOW_3_0_total_pct,        8.859

DCACHE_MLP_IN_WINDOW_3_5_count,           827
DCACHE_MLP_IN_WINDOW_3_5_pct,        3.618
DCACHE_MLP_IN_WINDOW_3_5_total_count,           827
DCACHE_MLP_IN_WINDOW_3_5_total_pct,        3.618

DCACHE_MLP_IN_WINDOW_4_0_count,          3328
DCACHE_MLP_IN_WINDOW_4_0_pct,       14.560
DCACHE_MLP_IN_WINDOW_4_0_total_count,          3328
DCACHE_MLP_IN_WINDOW_4_0_total_pct,       14.560

DCACHE_MLP_IN_WINDOW_4_5_count,           572
DCACHE_MLP_IN_WINDOW_4_5_pct,        2.503
DCACHE_MLP_IN_WINDOW_4_5_total_count,           572
DCACHE_MLP_IN_WINDOW_4_5_total_pct,        2.503

DCACHE_MLP_IN_WINDOW_5_0_count,           823
DCACHE_MLP_IN_WINDOW_5_0_pct,        3.601
DCACHE_MLP_IN_WINDOW_5_0_total_count,           823
DCACHE_MLP_IN_WINDOW_5_0_total_pct,        3.601

DCACHE_MLP_IN_WINDOW_5_5_count,           922
DCACHE_MLP_IN_WINDOW_5_5_pct,        4.034
DCACHE_MLP_IN_WINDOW_5_5_total_count,           922
DCACHE_MLP_IN_WINDOW_5_5_total_pct,        4.034

DCACHE_MLP_IN_WINDOW_6_0_count,           406
DCACHE_MLP_IN_WINDOW_6_0_pct,        1.776
DCACHE_MLP_IN_WINDOW_6_0_total_count,           406
DCACHE_MLP_IN_WINDOW_6_0_total_pct,        1.776

DCACHE_MLP_IN_WINDOW_6_5_count,           471
DCACHE_MLP_IN_WINDOW_6_5_pct,        2.061
DCACHE_MLP_IN_WINDOW_6_5_total_count,           471
DCACHE_MLP_IN_WINDOW_6_5_total_pct,        2.061

DCACHE_MLP_IN_WINDOW_7_0_count,          2292
DCACHE_MLP_IN_WINDOW_7_0_pct,       10.028
DCACHE_MLP_IN_WINDOW_7_0_total_count,          2292
DCACHE_MLP_IN_WINDOW_7_0_total_pct,       10.028

DCACHE_MLP_IN_WINDOW_7_5_count,           446
DCACHE_MLP_IN_WINDOW_7_5_pct,        1.951
DCACHE_MLP_IN_WINDOW_7_5_total_count,           446
DCACHE_MLP_IN_WINDOW_7_5_total_pct,        1.951

DCACHE_MLP_IN_WINDOW_8_0_count,           427
DCACHE_MLP_IN_WINDOW_8_0_pct,        1.868
DCACHE_MLP_IN_WINDOW_8_0_total_count,           427
DCACHE_MLP_IN_WINDOW_8_0_total_pct,        1.868

DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_count,          5301
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_pct,       23.192
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_count,          5301
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_pct,       23.192
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_count,         22857
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_count,         22857
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_mean,         8.19
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_stddev,         6.16
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_mean,         8.19
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_stddev,         6.16

PARAM_CHIP_CYCLE_TIME_count,             0
PARAM_CHIP_CYCLE_TIME_total_count,             0

PARAM_CORE_CYCLE_TIME_count,        312500
PARAM_CORE_CYCLE_TIME_total_count,        312500

PARAM_L1_CYCLE_TIME_count,        312500
PARAM_L1_CYCLE_TIME_total_count,        312500

PARAM_MEMORY_CYCLE_TIME_count,        833333
PARAM_MEMORY_CYCLE_TIME_total_count,        833333

MEM_REQ_NON_SCHEDULED__0_count,             0
MEM_REQ_NON_SCHEDULED__0_pct,         -nan
MEM_REQ_NON_SCHEDULED__0_total_count,             0
MEM_REQ_NON_SCHEDULED__0_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__4_count,             0
MEM_REQ_NON_SCHEDULED__4_pct,         -nan
MEM_REQ_NON_SCHEDULED__4_total_count,             0
MEM_REQ_NON_SCHEDULED__4_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__8_count,             0
MEM_REQ_NON_SCHEDULED__8_pct,         -nan
MEM_REQ_NON_SCHEDULED__8_total_count,             0
MEM_REQ_NON_SCHEDULED__8_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_12_count,             0
MEM_REQ_NON_SCHEDULED_12_pct,         -nan
MEM_REQ_NON_SCHEDULED_12_total_count,             0
MEM_REQ_NON_SCHEDULED_12_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_16_count,             0
MEM_REQ_NON_SCHEDULED_16_pct,         -nan
MEM_REQ_NON_SCHEDULED_16_total_count,             0
MEM_REQ_NON_SCHEDULED_16_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_20_count,             0
MEM_REQ_NON_SCHEDULED_20_pct,         -nan
MEM_REQ_NON_SCHEDULED_20_total_count,             0
MEM_REQ_NON_SCHEDULED_20_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_24_count,             0
MEM_REQ_NON_SCHEDULED_24_pct,         -nan
MEM_REQ_NON_SCHEDULED_24_total_count,             0
MEM_REQ_NON_SCHEDULED_24_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_28_count,             0
MEM_REQ_NON_SCHEDULED_28_pct,         -nan
MEM_REQ_NON_SCHEDULED_28_total_count,             0
MEM_REQ_NON_SCHEDULED_28_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_32_count,             0
MEM_REQ_NON_SCHEDULED_32_pct,         -nan
MEM_REQ_NON_SCHEDULED_32_total_count,             0
MEM_REQ_NON_SCHEDULED_32_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_36_count,             0
MEM_REQ_NON_SCHEDULED_36_pct,         -nan
MEM_REQ_NON_SCHEDULED_36_total_count,             0
MEM_REQ_NON_SCHEDULED_36_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_40_count,             0
MEM_REQ_NON_SCHEDULED_40_pct,         -nan
MEM_REQ_NON_SCHEDULED_40_total_count,             0
MEM_REQ_NON_SCHEDULED_40_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_44_count,             0
MEM_REQ_NON_SCHEDULED_44_pct,         -nan
MEM_REQ_NON_SCHEDULED_44_total_count,             0
MEM_REQ_NON_SCHEDULED_44_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_48_count,             0
MEM_REQ_NON_SCHEDULED_48_pct,         -nan
MEM_REQ_NON_SCHEDULED_48_total_count,             0
MEM_REQ_NON_SCHEDULED_48_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_52_count,             0
MEM_REQ_NON_SCHEDULED_52_pct,         -nan
MEM_REQ_NON_SCHEDULED_52_total_count,             0
MEM_REQ_NON_SCHEDULED_52_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_56_count,             0
MEM_REQ_NON_SCHEDULED_56_pct,         -nan
MEM_REQ_NON_SCHEDULED_56_total_count,             0
MEM_REQ_NON_SCHEDULED_56_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_60_count,             0
MEM_REQ_NON_SCHEDULED_60_pct,         -nan
MEM_REQ_NON_SCHEDULED_60_total_count,             0
MEM_REQ_NON_SCHEDULED_60_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_64_count,             0
MEM_REQ_NON_SCHEDULED_64_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_total_count,             0
MEM_REQ_NON_SCHEDULED_64_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_total_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_stddev,         -nan
MEM_REQ_NON_SCHEDULED_64_total_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_total_stddev,         -nan

MEM_REQ_DEMANDS__0_count,      65321382
MEM_REQ_DEMANDS__0_pct,       85.726
MEM_REQ_DEMANDS__0_total_count,      65321382
MEM_REQ_DEMANDS__0_total_pct,       85.726

MEM_REQ_DEMANDS__4_count,       2180061
MEM_REQ_DEMANDS__4_pct,        2.861
MEM_REQ_DEMANDS__4_total_count,       2180061
MEM_REQ_DEMANDS__4_total_pct,        2.861

MEM_REQ_DEMANDS__8_count,       1295666
MEM_REQ_DEMANDS__8_pct,        1.700
MEM_REQ_DEMANDS__8_total_count,       1295666
MEM_REQ_DEMANDS__8_total_pct,        1.700

MEM_REQ_DEMANDS_12_count,       1323801
MEM_REQ_DEMANDS_12_pct,        1.737
MEM_REQ_DEMANDS_12_total_count,       1323801
MEM_REQ_DEMANDS_12_total_pct,        1.737

MEM_REQ_DEMANDS_16_count,       5955285
MEM_REQ_DEMANDS_16_pct,        7.816
MEM_REQ_DEMANDS_16_total_count,       5955285
MEM_REQ_DEMANDS_16_total_pct,        7.816

MEM_REQ_DEMANDS_20_count,         37411
MEM_REQ_DEMANDS_20_pct,        0.049
MEM_REQ_DEMANDS_20_total_count,         37411
MEM_REQ_DEMANDS_20_total_pct,        0.049

MEM_REQ_DEMANDS_24_count,         29785
MEM_REQ_DEMANDS_24_pct,        0.039
MEM_REQ_DEMANDS_24_total_count,         29785
MEM_REQ_DEMANDS_24_total_pct,        0.039

MEM_REQ_DEMANDS_28_count,         18062
MEM_REQ_DEMANDS_28_pct,        0.024
MEM_REQ_DEMANDS_28_total_count,         18062
MEM_REQ_DEMANDS_28_total_pct,        0.024

MEM_REQ_DEMANDS_32_count,         14826
MEM_REQ_DEMANDS_32_pct,        0.019
MEM_REQ_DEMANDS_32_total_count,         14826
MEM_REQ_DEMANDS_32_total_pct,        0.019

MEM_REQ_DEMANDS_36_count,          7501
MEM_REQ_DEMANDS_36_pct,        0.010
MEM_REQ_DEMANDS_36_total_count,          7501
MEM_REQ_DEMANDS_36_total_pct,        0.010

MEM_REQ_DEMANDS_40_count,          5363
MEM_REQ_DEMANDS_40_pct,        0.007
MEM_REQ_DEMANDS_40_total_count,          5363
MEM_REQ_DEMANDS_40_total_pct,        0.007

MEM_REQ_DEMANDS_44_count,          3427
MEM_REQ_DEMANDS_44_pct,        0.004
MEM_REQ_DEMANDS_44_total_count,          3427
MEM_REQ_DEMANDS_44_total_pct,        0.004

MEM_REQ_DEMANDS_48_count,          2215
MEM_REQ_DEMANDS_48_pct,        0.003
MEM_REQ_DEMANDS_48_total_count,          2215
MEM_REQ_DEMANDS_48_total_pct,        0.003

MEM_REQ_DEMANDS_52_count,          1786
MEM_REQ_DEMANDS_52_pct,        0.002
MEM_REQ_DEMANDS_52_total_count,          1786
MEM_REQ_DEMANDS_52_total_pct,        0.002

MEM_REQ_DEMANDS_56_count,           679
MEM_REQ_DEMANDS_56_pct,        0.001
MEM_REQ_DEMANDS_56_total_count,           679
MEM_REQ_DEMANDS_56_total_pct,        0.001

MEM_REQ_DEMANDS_60_count,           212
MEM_REQ_DEMANDS_60_pct,        0.000
MEM_REQ_DEMANDS_60_total_count,           212
MEM_REQ_DEMANDS_60_total_pct,        0.000

MEM_REQ_DEMANDS_64_count,             0
MEM_REQ_DEMANDS_64_pct,        0.000
MEM_REQ_DEMANDS_64_total_count,             0
MEM_REQ_DEMANDS_64_total_pct,        0.000
MEM_REQ_DEMANDS_64_sum_count,      76197462
MEM_REQ_DEMANDS_64_sum_pct,      100.000
MEM_REQ_DEMANDS_64_sum_total_count,      76197462
MEM_REQ_DEMANDS_64_sum_total_pct,      100.000
MEM_REQ_DEMANDS_64_mean,         0.44
MEM_REQ_DEMANDS_64_stddev,         1.11
MEM_REQ_DEMANDS_64_total_mean,         0.44
MEM_REQ_DEMANDS_64_total_stddev,         1.11

MEM_REQ_PREFS__0_count,      51593145
MEM_REQ_PREFS__0_pct,       67.710
MEM_REQ_PREFS__0_total_count,      51593145
MEM_REQ_PREFS__0_total_pct,       67.710

MEM_REQ_PREFS__4_count,       8340008
MEM_REQ_PREFS__4_pct,       10.945
MEM_REQ_PREFS__4_total_count,       8340008
MEM_REQ_PREFS__4_total_pct,       10.945

MEM_REQ_PREFS__8_count,       1890467
MEM_REQ_PREFS__8_pct,        2.481
MEM_REQ_PREFS__8_total_count,       1890467
MEM_REQ_PREFS__8_total_pct,        2.481

MEM_REQ_PREFS_12_count,       1294151
MEM_REQ_PREFS_12_pct,        1.698
MEM_REQ_PREFS_12_total_count,       1294151
MEM_REQ_PREFS_12_total_pct,        1.698

MEM_REQ_PREFS_16_count,       1272365
MEM_REQ_PREFS_16_pct,        1.670
MEM_REQ_PREFS_16_total_count,       1272365
MEM_REQ_PREFS_16_total_pct,        1.670

MEM_REQ_PREFS_20_count,        410011
MEM_REQ_PREFS_20_pct,        0.538
MEM_REQ_PREFS_20_total_count,        410011
MEM_REQ_PREFS_20_total_pct,        0.538

MEM_REQ_PREFS_24_count,        236731
MEM_REQ_PREFS_24_pct,        0.311
MEM_REQ_PREFS_24_total_count,        236731
MEM_REQ_PREFS_24_total_pct,        0.311

MEM_REQ_PREFS_28_count,        263993
MEM_REQ_PREFS_28_pct,        0.346
MEM_REQ_PREFS_28_total_count,        263993
MEM_REQ_PREFS_28_total_pct,        0.346

MEM_REQ_PREFS_32_count,        320954
MEM_REQ_PREFS_32_pct,        0.421
MEM_REQ_PREFS_32_total_count,        320954
MEM_REQ_PREFS_32_total_pct,        0.421

MEM_REQ_PREFS_36_count,        415680
MEM_REQ_PREFS_36_pct,        0.546
MEM_REQ_PREFS_36_total_count,        415680
MEM_REQ_PREFS_36_total_pct,        0.546

MEM_REQ_PREFS_40_count,       5299267
MEM_REQ_PREFS_40_pct,        6.955
MEM_REQ_PREFS_40_total_count,       5299267
MEM_REQ_PREFS_40_total_pct,        6.955

MEM_REQ_PREFS_44_count,       1393599
MEM_REQ_PREFS_44_pct,        1.829
MEM_REQ_PREFS_44_total_count,       1393599
MEM_REQ_PREFS_44_total_pct,        1.829

MEM_REQ_PREFS_48_count,       1036258
MEM_REQ_PREFS_48_pct,        1.360
MEM_REQ_PREFS_48_total_count,       1036258
MEM_REQ_PREFS_48_total_pct,        1.360

MEM_REQ_PREFS_52_count,       1505186
MEM_REQ_PREFS_52_pct,        1.975
MEM_REQ_PREFS_52_total_count,       1505186
MEM_REQ_PREFS_52_total_pct,        1.975

MEM_REQ_PREFS_56_count,        918669
MEM_REQ_PREFS_56_pct,        1.206
MEM_REQ_PREFS_56_total_count,        918669
MEM_REQ_PREFS_56_total_pct,        1.206

MEM_REQ_PREFS_60_count,          6978
MEM_REQ_PREFS_60_pct,        0.009
MEM_REQ_PREFS_60_total_count,          6978
MEM_REQ_PREFS_60_total_pct,        0.009

MEM_REQ_PREFS_64_count,             0
MEM_REQ_PREFS_64_pct,        0.000
MEM_REQ_PREFS_64_total_count,             0
MEM_REQ_PREFS_64_total_pct,        0.000
MEM_REQ_PREFS_64_sum_count,      76197462
MEM_REQ_PREFS_64_sum_pct,      100.000
MEM_REQ_PREFS_64_sum_total_count,      76197462
MEM_REQ_PREFS_64_sum_total_pct,      100.000
MEM_REQ_PREFS_64_mean,         1.92
MEM_REQ_PREFS_64_stddev,         3.53
MEM_REQ_PREFS_64_total_mean,         1.92
MEM_REQ_PREFS_64_total_stddev,         3.53

MEM_REQ_WRITEBACKS__0_count,      75683966
MEM_REQ_WRITEBACKS__0_pct,       99.326
MEM_REQ_WRITEBACKS__0_total_count,      75683966
MEM_REQ_WRITEBACKS__0_total_pct,       99.326

MEM_REQ_WRITEBACKS__4_count,        489182
MEM_REQ_WRITEBACKS__4_pct,        0.642
MEM_REQ_WRITEBACKS__4_total_count,        489182
MEM_REQ_WRITEBACKS__4_total_pct,        0.642

MEM_REQ_WRITEBACKS__8_count,         20628
MEM_REQ_WRITEBACKS__8_pct,        0.027
MEM_REQ_WRITEBACKS__8_total_count,         20628
MEM_REQ_WRITEBACKS__8_total_pct,        0.027

MEM_REQ_WRITEBACKS_12_count,          3448
MEM_REQ_WRITEBACKS_12_pct,        0.005
MEM_REQ_WRITEBACKS_12_total_count,          3448
MEM_REQ_WRITEBACKS_12_total_pct,        0.005

MEM_REQ_WRITEBACKS_16_count,           238
MEM_REQ_WRITEBACKS_16_pct,        0.000
MEM_REQ_WRITEBACKS_16_total_count,           238
MEM_REQ_WRITEBACKS_16_total_pct,        0.000

MEM_REQ_WRITEBACKS_20_count,             0
MEM_REQ_WRITEBACKS_20_pct,        0.000
MEM_REQ_WRITEBACKS_20_total_count,             0
MEM_REQ_WRITEBACKS_20_total_pct,        0.000

MEM_REQ_WRITEBACKS_24_count,             0
MEM_REQ_WRITEBACKS_24_pct,        0.000
MEM_REQ_WRITEBACKS_24_total_count,             0
MEM_REQ_WRITEBACKS_24_total_pct,        0.000

MEM_REQ_WRITEBACKS_28_count,             0
MEM_REQ_WRITEBACKS_28_pct,        0.000
MEM_REQ_WRITEBACKS_28_total_count,             0
MEM_REQ_WRITEBACKS_28_total_pct,        0.000

MEM_REQ_WRITEBACKS_32_count,             0
MEM_REQ_WRITEBACKS_32_pct,        0.000
MEM_REQ_WRITEBACKS_32_total_count,             0
MEM_REQ_WRITEBACKS_32_total_pct,        0.000

MEM_REQ_WRITEBACKS_36_count,             0
MEM_REQ_WRITEBACKS_36_pct,        0.000
MEM_REQ_WRITEBACKS_36_total_count,             0
MEM_REQ_WRITEBACKS_36_total_pct,        0.000

MEM_REQ_WRITEBACKS_40_count,             0
MEM_REQ_WRITEBACKS_40_pct,        0.000
MEM_REQ_WRITEBACKS_40_total_count,             0
MEM_REQ_WRITEBACKS_40_total_pct,        0.000

MEM_REQ_WRITEBACKS_44_count,             0
MEM_REQ_WRITEBACKS_44_pct,        0.000
MEM_REQ_WRITEBACKS_44_total_count,             0
MEM_REQ_WRITEBACKS_44_total_pct,        0.000

MEM_REQ_WRITEBACKS_48_count,             0
MEM_REQ_WRITEBACKS_48_pct,        0.000
MEM_REQ_WRITEBACKS_48_total_count,             0
MEM_REQ_WRITEBACKS_48_total_pct,        0.000

MEM_REQ_WRITEBACKS_52_count,             0
MEM_REQ_WRITEBACKS_52_pct,        0.000
MEM_REQ_WRITEBACKS_52_total_count,             0
MEM_REQ_WRITEBACKS_52_total_pct,        0.000

MEM_REQ_WRITEBACKS_56_count,             0
MEM_REQ_WRITEBACKS_56_pct,        0.000
MEM_REQ_WRITEBACKS_56_total_count,             0
MEM_REQ_WRITEBACKS_56_total_pct,        0.000

MEM_REQ_WRITEBACKS_60_count,             0
MEM_REQ_WRITEBACKS_60_pct,        0.000
MEM_REQ_WRITEBACKS_60_total_count,             0
MEM_REQ_WRITEBACKS_60_total_pct,        0.000

MEM_REQ_WRITEBACKS_64_count,             0
MEM_REQ_WRITEBACKS_64_pct,        0.000
MEM_REQ_WRITEBACKS_64_total_count,             0
MEM_REQ_WRITEBACKS_64_total_pct,        0.000
MEM_REQ_WRITEBACKS_64_sum_count,      76197462
MEM_REQ_WRITEBACKS_64_sum_pct,      100.000
MEM_REQ_WRITEBACKS_64_sum_total_count,      76197462
MEM_REQ_WRITEBACKS_64_sum_total_pct,      100.000
MEM_REQ_WRITEBACKS_64_mean,         0.01
MEM_REQ_WRITEBACKS_64_stddev,         0.09
MEM_REQ_WRITEBACKS_64_total_mean,         0.01
MEM_REQ_WRITEBACKS_64_total_stddev,         0.09

MEM_REQ_DEMAND_CYCLES_count,     205606001
MEM_REQ_DEMAND_CYCLES_total_count,     205606001

MEM_REQ_PREF_CYCLES_count,     695007464
MEM_REQ_PREF_CYCLES_total_count,     695007464

MEM_REQ_WB_CYCLES_count,      50113723
MEM_REQ_WB_CYCLES_total_count,      50113723

DRAM_CHANNEL_REQS_count,             0
DRAM_CHANNEL_REQS_total_count,             0

DRAM_CHANNEL_CRIT_REQS_count,             0
DRAM_CHANNEL_CRIT_REQS_total_count,             0

DRAM_CHANNEL_CRIT_DIR_SWITCHES_count,             0
DRAM_CHANNEL_CRIT_DIR_SWITCHES_total_count,             0

DRAM_BANK_CRIT_REQS_count,             0
DRAM_BANK_CRIT_REQS_total_count,             0

DRAM_INSTA_MLP_SAMPLES_count,             0
DRAM_INSTA_MLP_SAMPLES_total_count,             0

DRAM_INSTA_MLP_UNIQUE_REQS_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_pct,         -nan
DRAM_INSTA_MLP_UNIQUE_REQS_total_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_total_pct,         -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_pct,         -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_pct,         -nan

DRAM_GLOBAL_MLP_count,             0
DRAM_GLOBAL_MLP_pct,         -nan
DRAM_GLOBAL_MLP_total_count,             0
DRAM_GLOBAL_MLP_total_pct,         -nan

DRAM_GLOBAL_MLP_0_count,             0
DRAM_GLOBAL_MLP_0_pct,         -nan
DRAM_GLOBAL_MLP_0_total_count,             0
DRAM_GLOBAL_MLP_0_total_pct,         -nan

DRAM_GLOBAL_MLP_1_count,             0
DRAM_GLOBAL_MLP_1_pct,         -nan
DRAM_GLOBAL_MLP_1_total_count,             0
DRAM_GLOBAL_MLP_1_total_pct,         -nan

DRAM_GLOBAL_MLP_2_count,             0
DRAM_GLOBAL_MLP_2_pct,         -nan
DRAM_GLOBAL_MLP_2_total_count,             0
DRAM_GLOBAL_MLP_2_total_pct,         -nan

DRAM_GLOBAL_MLP_3_count,             0
DRAM_GLOBAL_MLP_3_pct,         -nan
DRAM_GLOBAL_MLP_3_total_count,             0
DRAM_GLOBAL_MLP_3_total_pct,         -nan

DRAM_GLOBAL_MLP_4_count,             0
DRAM_GLOBAL_MLP_4_pct,         -nan
DRAM_GLOBAL_MLP_4_total_count,             0
DRAM_GLOBAL_MLP_4_total_pct,         -nan

DRAM_GLOBAL_MLP_5_count,             0
DRAM_GLOBAL_MLP_5_pct,         -nan
DRAM_GLOBAL_MLP_5_total_count,             0
DRAM_GLOBAL_MLP_5_total_pct,         -nan

DRAM_GLOBAL_MLP_6_count,             0
DRAM_GLOBAL_MLP_6_pct,         -nan
DRAM_GLOBAL_MLP_6_total_count,             0
DRAM_GLOBAL_MLP_6_total_pct,         -nan

DRAM_GLOBAL_MLP_7_count,             0
DRAM_GLOBAL_MLP_7_pct,         -nan
DRAM_GLOBAL_MLP_7_total_count,             0
DRAM_GLOBAL_MLP_7_total_pct,         -nan

DRAM_GLOBAL_MLP_8_count,             0
DRAM_GLOBAL_MLP_8_pct,         -nan
DRAM_GLOBAL_MLP_8_total_count,             0
DRAM_GLOBAL_MLP_8_total_pct,         -nan

DRAM_GLOBAL_MLP_9_count,             0
DRAM_GLOBAL_MLP_9_pct,         -nan
DRAM_GLOBAL_MLP_9_total_count,             0
DRAM_GLOBAL_MLP_9_total_pct,         -nan

DRAM_GLOBAL_MLP_10_count,             0
DRAM_GLOBAL_MLP_10_pct,         -nan
DRAM_GLOBAL_MLP_10_total_count,             0
DRAM_GLOBAL_MLP_10_total_pct,         -nan

DRAM_GLOBAL_MLP_11_count,             0
DRAM_GLOBAL_MLP_11_pct,         -nan
DRAM_GLOBAL_MLP_11_total_count,             0
DRAM_GLOBAL_MLP_11_total_pct,         -nan

DRAM_GLOBAL_MLP_12_count,             0
DRAM_GLOBAL_MLP_12_pct,         -nan
DRAM_GLOBAL_MLP_12_total_count,             0
DRAM_GLOBAL_MLP_12_total_pct,         -nan

DRAM_GLOBAL_MLP_13_count,             0
DRAM_GLOBAL_MLP_13_pct,         -nan
DRAM_GLOBAL_MLP_13_total_count,             0
DRAM_GLOBAL_MLP_13_total_pct,         -nan

DRAM_GLOBAL_MLP_14_count,             0
DRAM_GLOBAL_MLP_14_pct,         -nan
DRAM_GLOBAL_MLP_14_total_count,             0
DRAM_GLOBAL_MLP_14_total_pct,         -nan

DRAM_GLOBAL_MLP_15_count,             0
DRAM_GLOBAL_MLP_15_pct,         -nan
DRAM_GLOBAL_MLP_15_total_count,             0
DRAM_GLOBAL_MLP_15_total_pct,         -nan

DRAM_GLOBAL_MLP_16_count,             0
DRAM_GLOBAL_MLP_16_pct,         -nan
DRAM_GLOBAL_MLP_16_total_count,             0
DRAM_GLOBAL_MLP_16_total_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_count,             0
DRAM_GLOBAL_MLP_16_sum_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_total_count,             0
DRAM_GLOBAL_MLP_16_sum_total_pct,         -nan
DRAM_GLOBAL_MLP_16_mean,         -nan
DRAM_GLOBAL_MLP_16_stddev,         -nan
DRAM_GLOBAL_MLP_16_total_mean,         -nan
DRAM_GLOBAL_MLP_16_total_stddev,         -nan

DRAM_TOTAL_GLOBAL_MLP_0_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_0_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_1_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_1_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_2_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_2_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_3_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_3_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_4_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_4_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_5_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_5_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_6_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_6_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_7_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_7_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_8_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_8_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_9_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_9_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_10_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_10_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_11_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_11_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_12_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_12_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_13_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_13_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_14_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_14_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_15_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_15_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_16_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_16_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_17_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_17_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_18_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_18_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_19_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_19_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_20_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_20_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_21_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_21_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_22_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_22_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_23_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_23_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_24_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_24_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_25_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_25_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_26_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_26_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_27_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_27_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_28_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_28_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_29_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_29_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_30_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_30_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_31_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_31_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_32_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_stddev,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_stddev,         -nan

UNIQUE_ROWS_PER_BANK_0_count,             0
UNIQUE_ROWS_PER_BANK_0_pct,         -nan
UNIQUE_ROWS_PER_BANK_0_total_count,             0
UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_1_count,             0
UNIQUE_ROWS_PER_BANK_1_pct,         -nan
UNIQUE_ROWS_PER_BANK_1_total_count,             0
UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_2_count,             0
UNIQUE_ROWS_PER_BANK_2_pct,         -nan
UNIQUE_ROWS_PER_BANK_2_total_count,             0
UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_3_count,             0
UNIQUE_ROWS_PER_BANK_3_pct,         -nan
UNIQUE_ROWS_PER_BANK_3_total_count,             0
UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_4_count,             0
UNIQUE_ROWS_PER_BANK_4_pct,         -nan
UNIQUE_ROWS_PER_BANK_4_total_count,             0
UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_5_count,             0
UNIQUE_ROWS_PER_BANK_5_pct,         -nan
UNIQUE_ROWS_PER_BANK_5_total_count,             0
UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_6_count,             0
UNIQUE_ROWS_PER_BANK_6_pct,         -nan
UNIQUE_ROWS_PER_BANK_6_total_count,             0
UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_7_count,             0
UNIQUE_ROWS_PER_BANK_7_pct,         -nan
UNIQUE_ROWS_PER_BANK_7_total_count,             0
UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_MORE_count,             0
UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORE_UNIQUE_ROWS_PER_BANK_0_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_0_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_1_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_1_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_2_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_2_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_3_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_3_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_4_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_4_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_5_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_5_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_6_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_6_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_7_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_7_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_MORE_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORES_PER_BANK_0_count,             0
CORES_PER_BANK_0_pct,         -nan
CORES_PER_BANK_0_total_count,             0
CORES_PER_BANK_0_total_pct,         -nan

CORES_PER_BANK_1_count,             0
CORES_PER_BANK_1_pct,         -nan
CORES_PER_BANK_1_total_count,             0
CORES_PER_BANK_1_total_pct,         -nan

CORES_PER_BANK_2_count,             0
CORES_PER_BANK_2_pct,         -nan
CORES_PER_BANK_2_total_count,             0
CORES_PER_BANK_2_total_pct,         -nan

CORES_PER_BANK_3_count,             0
CORES_PER_BANK_3_pct,         -nan
CORES_PER_BANK_3_total_count,             0
CORES_PER_BANK_3_total_pct,         -nan

CORES_PER_BANK_4_count,             0
CORES_PER_BANK_4_pct,         -nan
CORES_PER_BANK_4_total_count,             0
CORES_PER_BANK_4_total_pct,         -nan

CORES_PER_BANK_5_count,             0
CORES_PER_BANK_5_pct,         -nan
CORES_PER_BANK_5_total_count,             0
CORES_PER_BANK_5_total_pct,         -nan

CORES_PER_BANK_6_count,             0
CORES_PER_BANK_6_pct,         -nan
CORES_PER_BANK_6_total_count,             0
CORES_PER_BANK_6_total_pct,         -nan

CORES_PER_BANK_7_count,             0
CORES_PER_BANK_7_pct,         -nan
CORES_PER_BANK_7_total_count,             0
CORES_PER_BANK_7_total_pct,         -nan

CORES_PER_BANK_MORE_count,             0
CORES_PER_BANK_MORE_pct,         -nan
CORES_PER_BANK_MORE_total_count,             0
CORES_PER_BANK_MORE_total_pct,         -nan
CORES_PER_BANK_MORE_sum_count,             0
CORES_PER_BANK_MORE_sum_pct,         -nan
CORES_PER_BANK_MORE_sum_total_count,             0
CORES_PER_BANK_MORE_sum_total_pct,         -nan
CORES_PER_BANK_MORE_mean,         -nan
CORES_PER_BANK_MORE_stddev,         -nan
CORES_PER_BANK_MORE_total_mean,         -nan
CORES_PER_BANK_MORE_total_stddev,         -nan

MEM_BANKS_WITH_REQS_0_count,             0
MEM_BANKS_WITH_REQS_0_pct,         -nan
MEM_BANKS_WITH_REQS_0_total_count,             0
MEM_BANKS_WITH_REQS_0_total_pct,         -nan

MEM_BANKS_WITH_REQS_1_count,             0
MEM_BANKS_WITH_REQS_1_pct,         -nan
MEM_BANKS_WITH_REQS_1_total_count,             0
MEM_BANKS_WITH_REQS_1_total_pct,         -nan

MEM_BANKS_WITH_REQS_2_count,             0
MEM_BANKS_WITH_REQS_2_pct,         -nan
MEM_BANKS_WITH_REQS_2_total_count,             0
MEM_BANKS_WITH_REQS_2_total_pct,         -nan

MEM_BANKS_WITH_REQS_3_count,             0
MEM_BANKS_WITH_REQS_3_pct,         -nan
MEM_BANKS_WITH_REQS_3_total_count,             0
MEM_BANKS_WITH_REQS_3_total_pct,         -nan

MEM_BANKS_WITH_REQS_4_count,             0
MEM_BANKS_WITH_REQS_4_pct,         -nan
MEM_BANKS_WITH_REQS_4_total_count,             0
MEM_BANKS_WITH_REQS_4_total_pct,         -nan

MEM_BANKS_WITH_REQS_5_count,             0
MEM_BANKS_WITH_REQS_5_pct,         -nan
MEM_BANKS_WITH_REQS_5_total_count,             0
MEM_BANKS_WITH_REQS_5_total_pct,         -nan

MEM_BANKS_WITH_REQS_6_count,             0
MEM_BANKS_WITH_REQS_6_pct,         -nan
MEM_BANKS_WITH_REQS_6_total_count,             0
MEM_BANKS_WITH_REQS_6_total_pct,         -nan

MEM_BANKS_WITH_REQS_7_count,             0
MEM_BANKS_WITH_REQS_7_pct,         -nan
MEM_BANKS_WITH_REQS_7_total_count,             0
MEM_BANKS_WITH_REQS_7_total_pct,         -nan

MEM_BANKS_WITH_REQS_8_count,             0
MEM_BANKS_WITH_REQS_8_pct,         -nan
MEM_BANKS_WITH_REQS_8_total_count,             0
MEM_BANKS_WITH_REQS_8_total_pct,         -nan

MEM_BANKS_WITH_REQS_9_count,             0
MEM_BANKS_WITH_REQS_9_pct,         -nan
MEM_BANKS_WITH_REQS_9_total_count,             0
MEM_BANKS_WITH_REQS_9_total_pct,         -nan

MEM_BANKS_WITH_REQS_10_count,             0
MEM_BANKS_WITH_REQS_10_pct,         -nan
MEM_BANKS_WITH_REQS_10_total_count,             0
MEM_BANKS_WITH_REQS_10_total_pct,         -nan

MEM_BANKS_WITH_REQS_11_count,             0
MEM_BANKS_WITH_REQS_11_pct,         -nan
MEM_BANKS_WITH_REQS_11_total_count,             0
MEM_BANKS_WITH_REQS_11_total_pct,         -nan

MEM_BANKS_WITH_REQS_12_count,             0
MEM_BANKS_WITH_REQS_12_pct,         -nan
MEM_BANKS_WITH_REQS_12_total_count,             0
MEM_BANKS_WITH_REQS_12_total_pct,         -nan

MEM_BANKS_WITH_REQS_13_count,             0
MEM_BANKS_WITH_REQS_13_pct,         -nan
MEM_BANKS_WITH_REQS_13_total_count,             0
MEM_BANKS_WITH_REQS_13_total_pct,         -nan

MEM_BANKS_WITH_REQS_14_count,             0
MEM_BANKS_WITH_REQS_14_pct,         -nan
MEM_BANKS_WITH_REQS_14_total_count,             0
MEM_BANKS_WITH_REQS_14_total_pct,         -nan

MEM_BANKS_WITH_REQS_15_count,             0
MEM_BANKS_WITH_REQS_15_pct,         -nan
MEM_BANKS_WITH_REQS_15_total_count,             0
MEM_BANKS_WITH_REQS_15_total_pct,         -nan

MEM_BANKS_WITH_REQS_16_count,             0
MEM_BANKS_WITH_REQS_16_pct,         -nan
MEM_BANKS_WITH_REQS_16_total_count,             0
MEM_BANKS_WITH_REQS_16_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_count,             0
MEM_BANKS_WITH_REQS_16_sum_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_total_count,             0
MEM_BANKS_WITH_REQS_16_sum_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_mean,         -nan
MEM_BANKS_WITH_REQS_16_stddev,         -nan
MEM_BANKS_WITH_REQS_16_total_mean,         -nan
MEM_BANKS_WITH_REQS_16_total_stddev,         -nan

MEM_BANKS_WITH_REQS_count,             0
MEM_BANKS_WITH_REQS_total_count,             0

DRAM_CHANNEL_IN_DEMAND_count,             0
DRAM_CHANNEL_IN_DEMAND_total_count,             0

DRAM_BUS_IN_DEMAND_count,             0
DRAM_BUS_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_count,             0
DRAM_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_STALLING_count,             0
DRAM_BANK_IN_DEMAND_STALLING_total_count,             0

DRAM_ANY_BANK_IN_DEMAND_count,             0
DRAM_ANY_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_BANK_0_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_0_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_1_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_1_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_2_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_2_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_3_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_3_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_4_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_4_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_5_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_5_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_6_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_6_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_7_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_7_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_8_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_8_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_9_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_9_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_10_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_10_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_11_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_11_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_12_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_12_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_13_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_13_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_14_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_14_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_15_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_15_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_16_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_stddev,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_stddev,         -nan

DRAM_CONTENTION_BUS_count,             0
DRAM_CONTENTION_BUS_pct,         -nan
DRAM_CONTENTION_BUS_total_count,             0
DRAM_CONTENTION_BUS_total_pct,         -nan

DRAM_CONTENTION_BANKS_count,             0
DRAM_CONTENTION_BANKS_pct,         -nan
DRAM_CONTENTION_BANKS_total_count,             0
DRAM_CONTENTION_BANKS_total_pct,         -nan

DRAM_CONTENTION_FAW_count,             0
DRAM_CONTENTION_FAW_pct,         -nan
DRAM_CONTENTION_FAW_total_count,             0
DRAM_CONTENTION_FAW_total_pct,         -nan

DRAM_CONTENTION_BANKS_TIMES_1000_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_pct,         -nan
DRAM_CONTENTION_BANKS_TIMES_1000_total_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_total_pct,         -nan

DRAM_STALL_OTHER_CORE_count,             0
DRAM_STALL_OTHER_CORE_total_count,             0

DRAM_STALLED_BY_OTHER_CORE_count,             0
DRAM_STALLED_BY_OTHER_CORE_total_count,             0

DRAM_MP_CRIT_PATH_count,             0
DRAM_MP_CRIT_PATH_total_count,             0

DRAM_MP_CRIT_PATH_BUS_count,             0
DRAM_MP_CRIT_PATH_BUS_pct,         -nan
DRAM_MP_CRIT_PATH_BUS_total_count,             0
DRAM_MP_CRIT_PATH_BUS_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_count,             0
DRAM_MP_CRIT_PATH_BANK_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_total_count,             0
DRAM_MP_CRIT_PATH_BANK_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_TRAS_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_TRAS_total_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_total_pct,         -nan

DRAM_MP_CRIT_PATH_FAW_count,             0
DRAM_MP_CRIT_PATH_FAW_pct,         -nan
DRAM_MP_CRIT_PATH_FAW_total_count,             0
DRAM_MP_CRIT_PATH_FAW_total_pct,         -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000_count,             0
DRAM_BLACK_BOX_SERVICE_TIMES_1000_total_count,             0

DRAM_BLACK_BOX_REQS_BUSY_0_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_0_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_1_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_1_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_2_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_2_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_3_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_3_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_4_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_4_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_5_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_5_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_6_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_6_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_7_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_7_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_8_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_stddev,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_stddev,         -nan

NUM_MEM_SCHED_DECISIONS_count,             0
NUM_MEM_SCHED_DECISIONS_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_pct,         -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK_count,             0
NUM_MEM_SCHED_DECISIONS_PER_BANK_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_pct,         -nan

ROW_BUFFER_HITS_BANK_0_count,             0
ROW_BUFFER_HITS_BANK_0_pct,         -nan
ROW_BUFFER_HITS_BANK_0_total_count,             0
ROW_BUFFER_HITS_BANK_0_total_pct,         -nan

ROW_BUFFER_HITS_BANK_1_count,             0
ROW_BUFFER_HITS_BANK_1_pct,         -nan
ROW_BUFFER_HITS_BANK_1_total_count,             0
ROW_BUFFER_HITS_BANK_1_total_pct,         -nan

ROW_BUFFER_HITS_BANK_2_count,             0
ROW_BUFFER_HITS_BANK_2_pct,         -nan
ROW_BUFFER_HITS_BANK_2_total_count,             0
ROW_BUFFER_HITS_BANK_2_total_pct,         -nan

ROW_BUFFER_HITS_BANK_3_count,             0
ROW_BUFFER_HITS_BANK_3_pct,         -nan
ROW_BUFFER_HITS_BANK_3_total_count,             0
ROW_BUFFER_HITS_BANK_3_total_pct,         -nan

ROW_BUFFER_HITS_BANK_4_count,             0
ROW_BUFFER_HITS_BANK_4_pct,         -nan
ROW_BUFFER_HITS_BANK_4_total_count,             0
ROW_BUFFER_HITS_BANK_4_total_pct,         -nan

ROW_BUFFER_HITS_BANK_5_count,             0
ROW_BUFFER_HITS_BANK_5_pct,         -nan
ROW_BUFFER_HITS_BANK_5_total_count,             0
ROW_BUFFER_HITS_BANK_5_total_pct,         -nan

ROW_BUFFER_HITS_BANK_6_count,             0
ROW_BUFFER_HITS_BANK_6_pct,         -nan
ROW_BUFFER_HITS_BANK_6_total_count,             0
ROW_BUFFER_HITS_BANK_6_total_pct,         -nan

ROW_BUFFER_HITS_BANK_7_count,             0
ROW_BUFFER_HITS_BANK_7_pct,         -nan
ROW_BUFFER_HITS_BANK_7_total_count,             0
ROW_BUFFER_HITS_BANK_7_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_count,             0
ROW_BUFFER_HITS_BANK_7_sum_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_total_count,             0
ROW_BUFFER_HITS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_mean,         -nan
ROW_BUFFER_HITS_BANK_7_stddev,         -nan
ROW_BUFFER_HITS_BANK_7_total_mean,         -nan
ROW_BUFFER_HITS_BANK_7_total_stddev,         -nan

ROW_BUFFER_CONFLICTS_BANK_0_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_0_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_1_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_1_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_2_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_2_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_3_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_3_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_4_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_4_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_5_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_5_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_6_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_6_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_7_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_stddev,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_stddev,         -nan

MEM_BANK_WAITING_CYCLES_count,             0
MEM_BANK_WAITING_CYCLES_total_count,             0

MEM_WAITING_CYCLES_TIMES_840_count,             0
MEM_WAITING_CYCLES_TIMES_840_total_count,             0

MEM_PROB_WAITING_CYCLES_count,             0
MEM_PROB_WAITING_CYCLES_total_count,             0

DRAM_SCHED_QUANTA_count,             0
DRAM_SCHED_QUANTA_total_count,             0

DRAM_SCHED_CORE_PRIORITY_0_count,             0
DRAM_SCHED_CORE_PRIORITY_0_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_0_total_count,             0
DRAM_SCHED_CORE_PRIORITY_0_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_1_count,             0
DRAM_SCHED_CORE_PRIORITY_1_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_1_total_count,             0
DRAM_SCHED_CORE_PRIORITY_1_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_2_count,             0
DRAM_SCHED_CORE_PRIORITY_2_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_2_total_count,             0
DRAM_SCHED_CORE_PRIORITY_2_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_3_count,             0
DRAM_SCHED_CORE_PRIORITY_3_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_3_total_count,             0
DRAM_SCHED_CORE_PRIORITY_3_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_4_count,             0
DRAM_SCHED_CORE_PRIORITY_4_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_4_total_count,             0
DRAM_SCHED_CORE_PRIORITY_4_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_5_count,             0
DRAM_SCHED_CORE_PRIORITY_5_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_5_total_count,             0
DRAM_SCHED_CORE_PRIORITY_5_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_6_count,             0
DRAM_SCHED_CORE_PRIORITY_6_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_6_total_count,             0
DRAM_SCHED_CORE_PRIORITY_6_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_7_count,             0
DRAM_SCHED_CORE_PRIORITY_7_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_stddev,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_stddev,         -nan

DRAM_SCHED_CMD_SCHEDULED_count,             0
DRAM_SCHED_CMD_SCHEDULED_pct,         -nan
DRAM_SCHED_CMD_SCHEDULED_total_count,             0
DRAM_SCHED_CMD_SCHEDULED_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_pct,         -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_stddev,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_stddev,         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_MISS_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_MISS_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_HIT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_HIT_total_count,             0

DRAM_ROW_OPEN_WAIT_count,             0
DRAM_ROW_OPEN_WAIT_total_count,             0

MEM_QUEUE_ARRIVAL_DISTANCE_0_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_10_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_20_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_30_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_40_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_50_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_60_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_70_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_80_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_90_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_100_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_110_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_120_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_130_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_140_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_150_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_160_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_170_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_180_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_190_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_200_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_210_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_220_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_230_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_240_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_250_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_260_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_270_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_280_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_290_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_300_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_310_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_320_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_330_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_340_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_350_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_360_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_370_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_380_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_390_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_400_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_410_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_420_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_430_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_440_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_450_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_460_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_470_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_480_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_490_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_500_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_510_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_520_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_530_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_540_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_550_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_560_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_570_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_580_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_590_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_600_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_610_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_620_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_630_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_640_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_650_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_660_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_670_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_680_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_690_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_700_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_710_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_720_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_730_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_740_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_750_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_760_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_770_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_780_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_790_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_800_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_810_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_820_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_830_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_840_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_850_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_860_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_870_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_880_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_890_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_900_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_910_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_920_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_930_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_940_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_950_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_960_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_970_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_980_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_990_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_1000_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_stddev,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_stddev,         -nan

EQUAL_USE_QUANTUMS_count,             0
EQUAL_USE_QUANTUMS_total_count,             0

EQUAL_USE_BW_MEASURE_PERIODS_count,             0
EQUAL_USE_BW_MEASURE_PERIODS_total_count,             0

EQUAL_USE_BW_count,             0
EQUAL_USE_BW_total_count,             0

EQUAL_USE_BOTTLENECK_BUS_count,             0
EQUAL_USE_BOTTLENECK_BUS_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BANK_count,             0
EQUAL_USE_BOTTLENECK_BANK_pct,         -nan
EQUAL_USE_BOTTLENECK_BANK_total_count,             0
EQUAL_USE_BOTTLENECK_BANK_total_pct,         -nan

EQUAL_USE_BOTTLENECK_FAW_count,             0
EQUAL_USE_BOTTLENECK_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_FAW_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_stddev,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_stddev,         -nan

EQUAL_USE_BW_BUS_count,             0
EQUAL_USE_BW_BUS_total_count,             0

EQUAL_USE_BW_BANK_count,             0
EQUAL_USE_BW_BANK_total_count,             0

EQUAL_USE_BW_FAW_count,             0
EQUAL_USE_BW_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW2_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW2_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW3_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW3_total_count,             0

EQUAL_USE_BW_CRIT_PATH_count,             0
EQUAL_USE_BW_CRIT_PATH_total_count,             0

EQUAL_USE_BW_BLACK_BOX_count,             0
EQUAL_USE_BW_BLACK_BOX_total_count,             0

DRAM_BANK_SERVICE_count,             0
DRAM_BANK_SERVICE_total_count,             0

DRAM_CONTENDED_BANK_SERVICE_count,             0
DRAM_CONTENDED_BANK_SERVICE_total_count,             0

DRAM_BUS_DIR_SWITCHES_count,             0
DRAM_BUS_DIR_SWITCHES_total_count,             0

DRAM_ACTIVATE_TO_COLUMN_LATENCY_count,             0
DRAM_ACTIVATE_TO_COLUMN_LATENCY_total_count,             0

DRAM_ACTIVATE_TO_READ_count,             0
DRAM_ACTIVATE_TO_READ_total_count,             0

DRAM_ACTIVATE_TO_READ_LATENCY_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_READ_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_total_pct,         -nan

DRAM_ACTIVATE_TO_WRITE_count,             0
DRAM_ACTIVATE_TO_WRITE_total_count,             0

DRAM_ACTIVATE_TO_WRITE_LATENCY_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_pct,         -nan

EQUAL_USE_PRIORITY_0_count,             0
EQUAL_USE_PRIORITY_0_pct,         -nan
EQUAL_USE_PRIORITY_0_total_count,             0
EQUAL_USE_PRIORITY_0_total_pct,         -nan

EQUAL_USE_PRIORITY_1_count,             0
EQUAL_USE_PRIORITY_1_pct,         -nan
EQUAL_USE_PRIORITY_1_total_count,             0
EQUAL_USE_PRIORITY_1_total_pct,         -nan

EQUAL_USE_PRIORITY_2_count,             0
EQUAL_USE_PRIORITY_2_pct,         -nan
EQUAL_USE_PRIORITY_2_total_count,             0
EQUAL_USE_PRIORITY_2_total_pct,         -nan

EQUAL_USE_PRIORITY_3_count,             0
EQUAL_USE_PRIORITY_3_pct,         -nan
EQUAL_USE_PRIORITY_3_total_count,             0
EQUAL_USE_PRIORITY_3_total_pct,         -nan

EQUAL_USE_PRIORITY_4_count,             0
EQUAL_USE_PRIORITY_4_pct,         -nan
EQUAL_USE_PRIORITY_4_total_count,             0
EQUAL_USE_PRIORITY_4_total_pct,         -nan

EQUAL_USE_PRIORITY_5_count,             0
EQUAL_USE_PRIORITY_5_pct,         -nan
EQUAL_USE_PRIORITY_5_total_count,             0
EQUAL_USE_PRIORITY_5_total_pct,         -nan

EQUAL_USE_PRIORITY_6_count,             0
EQUAL_USE_PRIORITY_6_pct,         -nan
EQUAL_USE_PRIORITY_6_total_count,             0
EQUAL_USE_PRIORITY_6_total_pct,         -nan

EQUAL_USE_PRIORITY_7_count,             0
EQUAL_USE_PRIORITY_7_pct,         -nan
EQUAL_USE_PRIORITY_7_total_count,             0
EQUAL_USE_PRIORITY_7_total_pct,         -nan

EQUAL_USE_PRIORITY_8_count,             0
EQUAL_USE_PRIORITY_8_pct,         -nan
EQUAL_USE_PRIORITY_8_total_count,             0
EQUAL_USE_PRIORITY_8_total_pct,         -nan

EQUAL_USE_PRIORITY_9_count,             0
EQUAL_USE_PRIORITY_9_pct,         -nan
EQUAL_USE_PRIORITY_9_total_count,             0
EQUAL_USE_PRIORITY_9_total_pct,         -nan

EQUAL_USE_PRIORITY_10_count,             0
EQUAL_USE_PRIORITY_10_pct,         -nan
EQUAL_USE_PRIORITY_10_total_count,             0
EQUAL_USE_PRIORITY_10_total_pct,         -nan

EQUAL_USE_PRIORITY_11_count,             0
EQUAL_USE_PRIORITY_11_pct,         -nan
EQUAL_USE_PRIORITY_11_total_count,             0
EQUAL_USE_PRIORITY_11_total_pct,         -nan

EQUAL_USE_PRIORITY_12_count,             0
EQUAL_USE_PRIORITY_12_pct,         -nan
EQUAL_USE_PRIORITY_12_total_count,             0
EQUAL_USE_PRIORITY_12_total_pct,         -nan

EQUAL_USE_PRIORITY_13_count,             0
EQUAL_USE_PRIORITY_13_pct,         -nan
EQUAL_USE_PRIORITY_13_total_count,             0
EQUAL_USE_PRIORITY_13_total_pct,         -nan

EQUAL_USE_PRIORITY_14_count,             0
EQUAL_USE_PRIORITY_14_pct,         -nan
EQUAL_USE_PRIORITY_14_total_count,             0
EQUAL_USE_PRIORITY_14_total_pct,         -nan

EQUAL_USE_PRIORITY_15_count,             0
EQUAL_USE_PRIORITY_15_pct,         -nan
EQUAL_USE_PRIORITY_15_total_count,             0
EQUAL_USE_PRIORITY_15_total_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_count,             0
EQUAL_USE_PRIORITY_15_sum_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_total_count,             0
EQUAL_USE_PRIORITY_15_sum_total_pct,         -nan
EQUAL_USE_PRIORITY_15_mean,         -nan
EQUAL_USE_PRIORITY_15_stddev,         -nan
EQUAL_USE_PRIORITY_15_total_mean,         -nan
EQUAL_USE_PRIORITY_15_total_stddev,         -nan

DRAM_ROW_ACCESSES_0_count,             0
DRAM_ROW_ACCESSES_0_pct,         -nan
DRAM_ROW_ACCESSES_0_total_count,             0
DRAM_ROW_ACCESSES_0_total_pct,         -nan

DRAM_ROW_ACCESSES_1_count,             0
DRAM_ROW_ACCESSES_1_pct,         -nan
DRAM_ROW_ACCESSES_1_total_count,             0
DRAM_ROW_ACCESSES_1_total_pct,         -nan

DRAM_ROW_ACCESSES_2_count,             0
DRAM_ROW_ACCESSES_2_pct,         -nan
DRAM_ROW_ACCESSES_2_total_count,             0
DRAM_ROW_ACCESSES_2_total_pct,         -nan

DRAM_ROW_ACCESSES_3_count,             0
DRAM_ROW_ACCESSES_3_pct,         -nan
DRAM_ROW_ACCESSES_3_total_count,             0
DRAM_ROW_ACCESSES_3_total_pct,         -nan

DRAM_ROW_ACCESSES_4_count,             0
DRAM_ROW_ACCESSES_4_pct,         -nan
DRAM_ROW_ACCESSES_4_total_count,             0
DRAM_ROW_ACCESSES_4_total_pct,         -nan

DRAM_ROW_ACCESSES_5_count,             0
DRAM_ROW_ACCESSES_5_pct,         -nan
DRAM_ROW_ACCESSES_5_total_count,             0
DRAM_ROW_ACCESSES_5_total_pct,         -nan

DRAM_ROW_ACCESSES_6_count,             0
DRAM_ROW_ACCESSES_6_pct,         -nan
DRAM_ROW_ACCESSES_6_total_count,             0
DRAM_ROW_ACCESSES_6_total_pct,         -nan

DRAM_ROW_ACCESSES_7_count,             0
DRAM_ROW_ACCESSES_7_pct,         -nan
DRAM_ROW_ACCESSES_7_total_count,             0
DRAM_ROW_ACCESSES_7_total_pct,         -nan

DRAM_ROW_ACCESSES_8_count,             0
DRAM_ROW_ACCESSES_8_pct,         -nan
DRAM_ROW_ACCESSES_8_total_count,             0
DRAM_ROW_ACCESSES_8_total_pct,         -nan

DRAM_ROW_ACCESSES_9_count,             0
DRAM_ROW_ACCESSES_9_pct,         -nan
DRAM_ROW_ACCESSES_9_total_count,             0
DRAM_ROW_ACCESSES_9_total_pct,         -nan

DRAM_ROW_ACCESSES_10_count,             0
DRAM_ROW_ACCESSES_10_pct,         -nan
DRAM_ROW_ACCESSES_10_total_count,             0
DRAM_ROW_ACCESSES_10_total_pct,         -nan

DRAM_ROW_ACCESSES_11_count,             0
DRAM_ROW_ACCESSES_11_pct,         -nan
DRAM_ROW_ACCESSES_11_total_count,             0
DRAM_ROW_ACCESSES_11_total_pct,         -nan

DRAM_ROW_ACCESSES_12_count,             0
DRAM_ROW_ACCESSES_12_pct,         -nan
DRAM_ROW_ACCESSES_12_total_count,             0
DRAM_ROW_ACCESSES_12_total_pct,         -nan

DRAM_ROW_ACCESSES_13_count,             0
DRAM_ROW_ACCESSES_13_pct,         -nan
DRAM_ROW_ACCESSES_13_total_count,             0
DRAM_ROW_ACCESSES_13_total_pct,         -nan

DRAM_ROW_ACCESSES_14_count,             0
DRAM_ROW_ACCESSES_14_pct,         -nan
DRAM_ROW_ACCESSES_14_total_count,             0
DRAM_ROW_ACCESSES_14_total_pct,         -nan

DRAM_ROW_ACCESSES_15_count,             0
DRAM_ROW_ACCESSES_15_pct,         -nan
DRAM_ROW_ACCESSES_15_total_count,             0
DRAM_ROW_ACCESSES_15_total_pct,         -nan

DRAM_ROW_ACCESSES_16_count,             0
DRAM_ROW_ACCESSES_16_pct,         -nan
DRAM_ROW_ACCESSES_16_total_count,             0
DRAM_ROW_ACCESSES_16_total_pct,         -nan

DRAM_ROW_ACCESSES_17_count,             0
DRAM_ROW_ACCESSES_17_pct,         -nan
DRAM_ROW_ACCESSES_17_total_count,             0
DRAM_ROW_ACCESSES_17_total_pct,         -nan

DRAM_ROW_ACCESSES_18_count,             0
DRAM_ROW_ACCESSES_18_pct,         -nan
DRAM_ROW_ACCESSES_18_total_count,             0
DRAM_ROW_ACCESSES_18_total_pct,         -nan

DRAM_ROW_ACCESSES_19_count,             0
DRAM_ROW_ACCESSES_19_pct,         -nan
DRAM_ROW_ACCESSES_19_total_count,             0
DRAM_ROW_ACCESSES_19_total_pct,         -nan

DRAM_ROW_ACCESSES_20_count,             0
DRAM_ROW_ACCESSES_20_pct,         -nan
DRAM_ROW_ACCESSES_20_total_count,             0
DRAM_ROW_ACCESSES_20_total_pct,         -nan

DRAM_ROW_ACCESSES_21_count,             0
DRAM_ROW_ACCESSES_21_pct,         -nan
DRAM_ROW_ACCESSES_21_total_count,             0
DRAM_ROW_ACCESSES_21_total_pct,         -nan

DRAM_ROW_ACCESSES_22_count,             0
DRAM_ROW_ACCESSES_22_pct,         -nan
DRAM_ROW_ACCESSES_22_total_count,             0
DRAM_ROW_ACCESSES_22_total_pct,         -nan

DRAM_ROW_ACCESSES_23_count,             0
DRAM_ROW_ACCESSES_23_pct,         -nan
DRAM_ROW_ACCESSES_23_total_count,             0
DRAM_ROW_ACCESSES_23_total_pct,         -nan

DRAM_ROW_ACCESSES_24_count,             0
DRAM_ROW_ACCESSES_24_pct,         -nan
DRAM_ROW_ACCESSES_24_total_count,             0
DRAM_ROW_ACCESSES_24_total_pct,         -nan

DRAM_ROW_ACCESSES_25_count,             0
DRAM_ROW_ACCESSES_25_pct,         -nan
DRAM_ROW_ACCESSES_25_total_count,             0
DRAM_ROW_ACCESSES_25_total_pct,         -nan

DRAM_ROW_ACCESSES_26_count,             0
DRAM_ROW_ACCESSES_26_pct,         -nan
DRAM_ROW_ACCESSES_26_total_count,             0
DRAM_ROW_ACCESSES_26_total_pct,         -nan

DRAM_ROW_ACCESSES_27_count,             0
DRAM_ROW_ACCESSES_27_pct,         -nan
DRAM_ROW_ACCESSES_27_total_count,             0
DRAM_ROW_ACCESSES_27_total_pct,         -nan

DRAM_ROW_ACCESSES_28_count,             0
DRAM_ROW_ACCESSES_28_pct,         -nan
DRAM_ROW_ACCESSES_28_total_count,             0
DRAM_ROW_ACCESSES_28_total_pct,         -nan

DRAM_ROW_ACCESSES_29_count,             0
DRAM_ROW_ACCESSES_29_pct,         -nan
DRAM_ROW_ACCESSES_29_total_count,             0
DRAM_ROW_ACCESSES_29_total_pct,         -nan

DRAM_ROW_ACCESSES_30_count,             0
DRAM_ROW_ACCESSES_30_pct,         -nan
DRAM_ROW_ACCESSES_30_total_count,             0
DRAM_ROW_ACCESSES_30_total_pct,         -nan

DRAM_ROW_ACCESSES_31_count,             0
DRAM_ROW_ACCESSES_31_pct,         -nan
DRAM_ROW_ACCESSES_31_total_count,             0
DRAM_ROW_ACCESSES_31_total_pct,         -nan

DRAM_ROW_ACCESSES_32_count,             0
DRAM_ROW_ACCESSES_32_pct,         -nan
DRAM_ROW_ACCESSES_32_total_count,             0
DRAM_ROW_ACCESSES_32_total_pct,         -nan

DRAM_ROW_ACCESSES_33_count,             0
DRAM_ROW_ACCESSES_33_pct,         -nan
DRAM_ROW_ACCESSES_33_total_count,             0
DRAM_ROW_ACCESSES_33_total_pct,         -nan

DRAM_ROW_ACCESSES_34_count,             0
DRAM_ROW_ACCESSES_34_pct,         -nan
DRAM_ROW_ACCESSES_34_total_count,             0
DRAM_ROW_ACCESSES_34_total_pct,         -nan

DRAM_ROW_ACCESSES_35_count,             0
DRAM_ROW_ACCESSES_35_pct,         -nan
DRAM_ROW_ACCESSES_35_total_count,             0
DRAM_ROW_ACCESSES_35_total_pct,         -nan

DRAM_ROW_ACCESSES_36_count,             0
DRAM_ROW_ACCESSES_36_pct,         -nan
DRAM_ROW_ACCESSES_36_total_count,             0
DRAM_ROW_ACCESSES_36_total_pct,         -nan

DRAM_ROW_ACCESSES_37_count,             0
DRAM_ROW_ACCESSES_37_pct,         -nan
DRAM_ROW_ACCESSES_37_total_count,             0
DRAM_ROW_ACCESSES_37_total_pct,         -nan

DRAM_ROW_ACCESSES_38_count,             0
DRAM_ROW_ACCESSES_38_pct,         -nan
DRAM_ROW_ACCESSES_38_total_count,             0
DRAM_ROW_ACCESSES_38_total_pct,         -nan

DRAM_ROW_ACCESSES_39_count,             0
DRAM_ROW_ACCESSES_39_pct,         -nan
DRAM_ROW_ACCESSES_39_total_count,             0
DRAM_ROW_ACCESSES_39_total_pct,         -nan

DRAM_ROW_ACCESSES_40_count,             0
DRAM_ROW_ACCESSES_40_pct,         -nan
DRAM_ROW_ACCESSES_40_total_count,             0
DRAM_ROW_ACCESSES_40_total_pct,         -nan

DRAM_ROW_ACCESSES_41_count,             0
DRAM_ROW_ACCESSES_41_pct,         -nan
DRAM_ROW_ACCESSES_41_total_count,             0
DRAM_ROW_ACCESSES_41_total_pct,         -nan

DRAM_ROW_ACCESSES_42_count,             0
DRAM_ROW_ACCESSES_42_pct,         -nan
DRAM_ROW_ACCESSES_42_total_count,             0
DRAM_ROW_ACCESSES_42_total_pct,         -nan

DRAM_ROW_ACCESSES_43_count,             0
DRAM_ROW_ACCESSES_43_pct,         -nan
DRAM_ROW_ACCESSES_43_total_count,             0
DRAM_ROW_ACCESSES_43_total_pct,         -nan

DRAM_ROW_ACCESSES_44_count,             0
DRAM_ROW_ACCESSES_44_pct,         -nan
DRAM_ROW_ACCESSES_44_total_count,             0
DRAM_ROW_ACCESSES_44_total_pct,         -nan

DRAM_ROW_ACCESSES_45_count,             0
DRAM_ROW_ACCESSES_45_pct,         -nan
DRAM_ROW_ACCESSES_45_total_count,             0
DRAM_ROW_ACCESSES_45_total_pct,         -nan

DRAM_ROW_ACCESSES_46_count,             0
DRAM_ROW_ACCESSES_46_pct,         -nan
DRAM_ROW_ACCESSES_46_total_count,             0
DRAM_ROW_ACCESSES_46_total_pct,         -nan

DRAM_ROW_ACCESSES_47_count,             0
DRAM_ROW_ACCESSES_47_pct,         -nan
DRAM_ROW_ACCESSES_47_total_count,             0
DRAM_ROW_ACCESSES_47_total_pct,         -nan

DRAM_ROW_ACCESSES_48_count,             0
DRAM_ROW_ACCESSES_48_pct,         -nan
DRAM_ROW_ACCESSES_48_total_count,             0
DRAM_ROW_ACCESSES_48_total_pct,         -nan

DRAM_ROW_ACCESSES_49_count,             0
DRAM_ROW_ACCESSES_49_pct,         -nan
DRAM_ROW_ACCESSES_49_total_count,             0
DRAM_ROW_ACCESSES_49_total_pct,         -nan

DRAM_ROW_ACCESSES_50_count,             0
DRAM_ROW_ACCESSES_50_pct,         -nan
DRAM_ROW_ACCESSES_50_total_count,             0
DRAM_ROW_ACCESSES_50_total_pct,         -nan

DRAM_ROW_ACCESSES_51_count,             0
DRAM_ROW_ACCESSES_51_pct,         -nan
DRAM_ROW_ACCESSES_51_total_count,             0
DRAM_ROW_ACCESSES_51_total_pct,         -nan

DRAM_ROW_ACCESSES_52_count,             0
DRAM_ROW_ACCESSES_52_pct,         -nan
DRAM_ROW_ACCESSES_52_total_count,             0
DRAM_ROW_ACCESSES_52_total_pct,         -nan

DRAM_ROW_ACCESSES_53_count,             0
DRAM_ROW_ACCESSES_53_pct,         -nan
DRAM_ROW_ACCESSES_53_total_count,             0
DRAM_ROW_ACCESSES_53_total_pct,         -nan

DRAM_ROW_ACCESSES_54_count,             0
DRAM_ROW_ACCESSES_54_pct,         -nan
DRAM_ROW_ACCESSES_54_total_count,             0
DRAM_ROW_ACCESSES_54_total_pct,         -nan

DRAM_ROW_ACCESSES_55_count,             0
DRAM_ROW_ACCESSES_55_pct,         -nan
DRAM_ROW_ACCESSES_55_total_count,             0
DRAM_ROW_ACCESSES_55_total_pct,         -nan

DRAM_ROW_ACCESSES_56_count,             0
DRAM_ROW_ACCESSES_56_pct,         -nan
DRAM_ROW_ACCESSES_56_total_count,             0
DRAM_ROW_ACCESSES_56_total_pct,         -nan

DRAM_ROW_ACCESSES_57_count,             0
DRAM_ROW_ACCESSES_57_pct,         -nan
DRAM_ROW_ACCESSES_57_total_count,             0
DRAM_ROW_ACCESSES_57_total_pct,         -nan

DRAM_ROW_ACCESSES_58_count,             0
DRAM_ROW_ACCESSES_58_pct,         -nan
DRAM_ROW_ACCESSES_58_total_count,             0
DRAM_ROW_ACCESSES_58_total_pct,         -nan

DRAM_ROW_ACCESSES_59_count,             0
DRAM_ROW_ACCESSES_59_pct,         -nan
DRAM_ROW_ACCESSES_59_total_count,             0
DRAM_ROW_ACCESSES_59_total_pct,         -nan

DRAM_ROW_ACCESSES_60_count,             0
DRAM_ROW_ACCESSES_60_pct,         -nan
DRAM_ROW_ACCESSES_60_total_count,             0
DRAM_ROW_ACCESSES_60_total_pct,         -nan

DRAM_ROW_ACCESSES_61_count,             0
DRAM_ROW_ACCESSES_61_pct,         -nan
DRAM_ROW_ACCESSES_61_total_count,             0
DRAM_ROW_ACCESSES_61_total_pct,         -nan

DRAM_ROW_ACCESSES_62_count,             0
DRAM_ROW_ACCESSES_62_pct,         -nan
DRAM_ROW_ACCESSES_62_total_count,             0
DRAM_ROW_ACCESSES_62_total_pct,         -nan

DRAM_ROW_ACCESSES_63_count,             0
DRAM_ROW_ACCESSES_63_pct,         -nan
DRAM_ROW_ACCESSES_63_total_count,             0
DRAM_ROW_ACCESSES_63_total_pct,         -nan

DRAM_ROW_ACCESSES_64_count,             0
DRAM_ROW_ACCESSES_64_pct,         -nan
DRAM_ROW_ACCESSES_64_total_count,             0
DRAM_ROW_ACCESSES_64_total_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_count,             0
DRAM_ROW_ACCESSES_64_sum_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_total_count,             0
DRAM_ROW_ACCESSES_64_sum_total_pct,         -nan
DRAM_ROW_ACCESSES_64_mean,         -nan
DRAM_ROW_ACCESSES_64_stddev,         -nan
DRAM_ROW_ACCESSES_64_total_mean,         -nan
DRAM_ROW_ACCESSES_64_total_stddev,         -nan

DRAM_NUM_REQS_0_TOTAL_count,             0
DRAM_NUM_REQS_0_TOTAL_total_count,             0

DRAM_NUM_REQS_1_TOTAL_count,             0
DRAM_NUM_REQS_1_TOTAL_total_count,             0

DRAM_NUM_REQS_2_TOTAL_count,             0
DRAM_NUM_REQS_2_TOTAL_total_count,             0

DRAM_NUM_REQS_3_TOTAL_count,             0
DRAM_NUM_REQS_3_TOTAL_total_count,             0

DRAM_NUM_REQS_4_TOTAL_count,             0
DRAM_NUM_REQS_4_TOTAL_total_count,             0

DRAM_NUM_REQS_5_TOTAL_count,             0
DRAM_NUM_REQS_5_TOTAL_total_count,             0

DRAM_NUM_REQS_6_TOTAL_count,             0
DRAM_NUM_REQS_6_TOTAL_total_count,             0

DRAM_NUM_REQS_7_TOTAL_count,             0
DRAM_NUM_REQS_7_TOTAL_total_count,             0

DRAM_NUM_REQS_8_TOTAL_count,             0
DRAM_NUM_REQS_8_TOTAL_total_count,             0

DRAM_NUM_REQS_9_TOTAL_count,             0
DRAM_NUM_REQS_9_TOTAL_total_count,             0

DRAM_NUM_REQS_10_TOTAL_count,             0
DRAM_NUM_REQS_10_TOTAL_total_count,             0

DRAM_NUM_REQS_11_TOTAL_count,             0
DRAM_NUM_REQS_11_TOTAL_total_count,             0

DRAM_NUM_REQS_12_TOTAL_count,             0
DRAM_NUM_REQS_12_TOTAL_total_count,             0

DRAM_NUM_REQS_13_TOTAL_count,             0
DRAM_NUM_REQS_13_TOTAL_total_count,             0

DRAM_NUM_REQS_14_TOTAL_count,             0
DRAM_NUM_REQS_14_TOTAL_total_count,             0

DRAM_NUM_REQS_15_TOTAL_count,             0
DRAM_NUM_REQS_15_TOTAL_total_count,             0

DRAM_NUM_REQS_16_TOTAL_count,             0
DRAM_NUM_REQS_16_TOTAL_total_count,             0

DRAM_NUM_REQS_17_TOTAL_count,             0
DRAM_NUM_REQS_17_TOTAL_total_count,             0

DRAM_NUM_REQS_18_TOTAL_count,             0
DRAM_NUM_REQS_18_TOTAL_total_count,             0

DRAM_NUM_REQS_19_TOTAL_count,             0
DRAM_NUM_REQS_19_TOTAL_total_count,             0

DRAM_NUM_REQS_20_TOTAL_count,             0
DRAM_NUM_REQS_20_TOTAL_total_count,             0

DRAM_NUM_REQS_21_TOTAL_count,             0
DRAM_NUM_REQS_21_TOTAL_total_count,             0

DRAM_NUM_REQS_22_TOTAL_count,             0
DRAM_NUM_REQS_22_TOTAL_total_count,             0

DRAM_NUM_REQS_23_TOTAL_count,             0
DRAM_NUM_REQS_23_TOTAL_total_count,             0

DRAM_NUM_REQS_24_TOTAL_count,             0
DRAM_NUM_REQS_24_TOTAL_total_count,             0

DRAM_NUM_REQS_25_TOTAL_count,             0
DRAM_NUM_REQS_25_TOTAL_total_count,             0

DRAM_NUM_REQS_26_TOTAL_count,             0
DRAM_NUM_REQS_26_TOTAL_total_count,             0

DRAM_NUM_REQS_27_TOTAL_count,             0
DRAM_NUM_REQS_27_TOTAL_total_count,             0

DRAM_NUM_REQS_28_TOTAL_count,             0
DRAM_NUM_REQS_28_TOTAL_total_count,             0

DRAM_NUM_REQS_29_TOTAL_count,             0
DRAM_NUM_REQS_29_TOTAL_total_count,             0

DRAM_NUM_REQS_30_TOTAL_count,             0
DRAM_NUM_REQS_30_TOTAL_total_count,             0

DRAM_NUM_REQS_31_TOTAL_count,             0
DRAM_NUM_REQS_31_TOTAL_total_count,             0

DRAM_NUM_REQS_32_TOTAL_count,             0
DRAM_NUM_REQS_32_TOTAL_total_count,             0

DRAM_NUM_REQS_0_IFETCH_count,             0
DRAM_NUM_REQS_0_IFETCH_pct,         -nan
DRAM_NUM_REQS_0_IFETCH_total_count,             0
DRAM_NUM_REQS_0_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DFETCH_count,             0
DRAM_NUM_REQS_0_DFETCH_pct,         -nan
DRAM_NUM_REQS_0_DFETCH_total_count,             0
DRAM_NUM_REQS_0_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DSTORE_count,             0
DRAM_NUM_REQS_0_DSTORE_pct,         -nan
DRAM_NUM_REQS_0_DSTORE_total_count,             0
DRAM_NUM_REQS_0_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_0_IPRF_count,             0
DRAM_NUM_REQS_0_IPRF_pct,         -nan
DRAM_NUM_REQS_0_IPRF_total_count,             0
DRAM_NUM_REQS_0_IPRF_total_pct,         -nan

DRAM_NUM_REQS_0_DPRF_count,             0
DRAM_NUM_REQS_0_DPRF_pct,         -nan
DRAM_NUM_REQS_0_DPRF_total_count,             0
DRAM_NUM_REQS_0_DPRF_total_pct,         -nan

DRAM_NUM_REQS_0_WB_count,             0
DRAM_NUM_REQS_0_WB_pct,         -nan
DRAM_NUM_REQS_0_WB_total_count,             0
DRAM_NUM_REQS_0_WB_total_pct,         -nan

DRAM_NUM_REQS_0_WB_NODIRTY_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_0_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_1_IFETCH_count,             0
DRAM_NUM_REQS_1_IFETCH_pct,         -nan
DRAM_NUM_REQS_1_IFETCH_total_count,             0
DRAM_NUM_REQS_1_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DFETCH_count,             0
DRAM_NUM_REQS_1_DFETCH_pct,         -nan
DRAM_NUM_REQS_1_DFETCH_total_count,             0
DRAM_NUM_REQS_1_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DSTORE_count,             0
DRAM_NUM_REQS_1_DSTORE_pct,         -nan
DRAM_NUM_REQS_1_DSTORE_total_count,             0
DRAM_NUM_REQS_1_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_1_IPRF_count,             0
DRAM_NUM_REQS_1_IPRF_pct,         -nan
DRAM_NUM_REQS_1_IPRF_total_count,             0
DRAM_NUM_REQS_1_IPRF_total_pct,         -nan

DRAM_NUM_REQS_1_DPRF_count,             0
DRAM_NUM_REQS_1_DPRF_pct,         -nan
DRAM_NUM_REQS_1_DPRF_total_count,             0
DRAM_NUM_REQS_1_DPRF_total_pct,         -nan

DRAM_NUM_REQS_1_WB_count,             0
DRAM_NUM_REQS_1_WB_pct,         -nan
DRAM_NUM_REQS_1_WB_total_count,             0
DRAM_NUM_REQS_1_WB_total_pct,         -nan

DRAM_NUM_REQS_1_WB_NODIRTY_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_1_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_2_IFETCH_count,             0
DRAM_NUM_REQS_2_IFETCH_pct,         -nan
DRAM_NUM_REQS_2_IFETCH_total_count,             0
DRAM_NUM_REQS_2_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DFETCH_count,             0
DRAM_NUM_REQS_2_DFETCH_pct,         -nan
DRAM_NUM_REQS_2_DFETCH_total_count,             0
DRAM_NUM_REQS_2_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DSTORE_count,             0
DRAM_NUM_REQS_2_DSTORE_pct,         -nan
DRAM_NUM_REQS_2_DSTORE_total_count,             0
DRAM_NUM_REQS_2_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_2_IPRF_count,             0
DRAM_NUM_REQS_2_IPRF_pct,         -nan
DRAM_NUM_REQS_2_IPRF_total_count,             0
DRAM_NUM_REQS_2_IPRF_total_pct,         -nan

DRAM_NUM_REQS_2_DPRF_count,             0
DRAM_NUM_REQS_2_DPRF_pct,         -nan
DRAM_NUM_REQS_2_DPRF_total_count,             0
DRAM_NUM_REQS_2_DPRF_total_pct,         -nan

DRAM_NUM_REQS_2_WB_count,             0
DRAM_NUM_REQS_2_WB_pct,         -nan
DRAM_NUM_REQS_2_WB_total_count,             0
DRAM_NUM_REQS_2_WB_total_pct,         -nan

DRAM_NUM_REQS_2_WB_NODIRTY_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_2_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_3_IFETCH_count,             0
DRAM_NUM_REQS_3_IFETCH_pct,         -nan
DRAM_NUM_REQS_3_IFETCH_total_count,             0
DRAM_NUM_REQS_3_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DFETCH_count,             0
DRAM_NUM_REQS_3_DFETCH_pct,         -nan
DRAM_NUM_REQS_3_DFETCH_total_count,             0
DRAM_NUM_REQS_3_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DSTORE_count,             0
DRAM_NUM_REQS_3_DSTORE_pct,         -nan
DRAM_NUM_REQS_3_DSTORE_total_count,             0
DRAM_NUM_REQS_3_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_3_IPRF_count,             0
DRAM_NUM_REQS_3_IPRF_pct,         -nan
DRAM_NUM_REQS_3_IPRF_total_count,             0
DRAM_NUM_REQS_3_IPRF_total_pct,         -nan

DRAM_NUM_REQS_3_DPRF_count,             0
DRAM_NUM_REQS_3_DPRF_pct,         -nan
DRAM_NUM_REQS_3_DPRF_total_count,             0
DRAM_NUM_REQS_3_DPRF_total_pct,         -nan

DRAM_NUM_REQS_3_WB_count,             0
DRAM_NUM_REQS_3_WB_pct,         -nan
DRAM_NUM_REQS_3_WB_total_count,             0
DRAM_NUM_REQS_3_WB_total_pct,         -nan

DRAM_NUM_REQS_3_WB_NODIRTY_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_3_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_4_IFETCH_count,             0
DRAM_NUM_REQS_4_IFETCH_pct,         -nan
DRAM_NUM_REQS_4_IFETCH_total_count,             0
DRAM_NUM_REQS_4_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DFETCH_count,             0
DRAM_NUM_REQS_4_DFETCH_pct,         -nan
DRAM_NUM_REQS_4_DFETCH_total_count,             0
DRAM_NUM_REQS_4_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DSTORE_count,             0
DRAM_NUM_REQS_4_DSTORE_pct,         -nan
DRAM_NUM_REQS_4_DSTORE_total_count,             0
DRAM_NUM_REQS_4_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_4_IPRF_count,             0
DRAM_NUM_REQS_4_IPRF_pct,         -nan
DRAM_NUM_REQS_4_IPRF_total_count,             0
DRAM_NUM_REQS_4_IPRF_total_pct,         -nan

DRAM_NUM_REQS_4_DPRF_count,             0
DRAM_NUM_REQS_4_DPRF_pct,         -nan
DRAM_NUM_REQS_4_DPRF_total_count,             0
DRAM_NUM_REQS_4_DPRF_total_pct,         -nan

DRAM_NUM_REQS_4_WB_count,             0
DRAM_NUM_REQS_4_WB_pct,         -nan
DRAM_NUM_REQS_4_WB_total_count,             0
DRAM_NUM_REQS_4_WB_total_pct,         -nan

DRAM_NUM_REQS_4_WB_NODIRTY_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_4_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_5_IFETCH_count,             0
DRAM_NUM_REQS_5_IFETCH_pct,         -nan
DRAM_NUM_REQS_5_IFETCH_total_count,             0
DRAM_NUM_REQS_5_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DFETCH_count,             0
DRAM_NUM_REQS_5_DFETCH_pct,         -nan
DRAM_NUM_REQS_5_DFETCH_total_count,             0
DRAM_NUM_REQS_5_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DSTORE_count,             0
DRAM_NUM_REQS_5_DSTORE_pct,         -nan
DRAM_NUM_REQS_5_DSTORE_total_count,             0
DRAM_NUM_REQS_5_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_5_IPRF_count,             0
DRAM_NUM_REQS_5_IPRF_pct,         -nan
DRAM_NUM_REQS_5_IPRF_total_count,             0
DRAM_NUM_REQS_5_IPRF_total_pct,         -nan

DRAM_NUM_REQS_5_DPRF_count,             0
DRAM_NUM_REQS_5_DPRF_pct,         -nan
DRAM_NUM_REQS_5_DPRF_total_count,             0
DRAM_NUM_REQS_5_DPRF_total_pct,         -nan

DRAM_NUM_REQS_5_WB_count,             0
DRAM_NUM_REQS_5_WB_pct,         -nan
DRAM_NUM_REQS_5_WB_total_count,             0
DRAM_NUM_REQS_5_WB_total_pct,         -nan

DRAM_NUM_REQS_5_WB_NODIRTY_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_5_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_6_IFETCH_count,             0
DRAM_NUM_REQS_6_IFETCH_pct,         -nan
DRAM_NUM_REQS_6_IFETCH_total_count,             0
DRAM_NUM_REQS_6_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DFETCH_count,             0
DRAM_NUM_REQS_6_DFETCH_pct,         -nan
DRAM_NUM_REQS_6_DFETCH_total_count,             0
DRAM_NUM_REQS_6_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DSTORE_count,             0
DRAM_NUM_REQS_6_DSTORE_pct,         -nan
DRAM_NUM_REQS_6_DSTORE_total_count,             0
DRAM_NUM_REQS_6_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_6_IPRF_count,             0
DRAM_NUM_REQS_6_IPRF_pct,         -nan
DRAM_NUM_REQS_6_IPRF_total_count,             0
DRAM_NUM_REQS_6_IPRF_total_pct,         -nan

DRAM_NUM_REQS_6_DPRF_count,             0
DRAM_NUM_REQS_6_DPRF_pct,         -nan
DRAM_NUM_REQS_6_DPRF_total_count,             0
DRAM_NUM_REQS_6_DPRF_total_pct,         -nan

DRAM_NUM_REQS_6_WB_count,             0
DRAM_NUM_REQS_6_WB_pct,         -nan
DRAM_NUM_REQS_6_WB_total_count,             0
DRAM_NUM_REQS_6_WB_total_pct,         -nan

DRAM_NUM_REQS_6_WB_NODIRTY_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_6_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_7_IFETCH_count,             0
DRAM_NUM_REQS_7_IFETCH_pct,         -nan
DRAM_NUM_REQS_7_IFETCH_total_count,             0
DRAM_NUM_REQS_7_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DFETCH_count,             0
DRAM_NUM_REQS_7_DFETCH_pct,         -nan
DRAM_NUM_REQS_7_DFETCH_total_count,             0
DRAM_NUM_REQS_7_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DSTORE_count,             0
DRAM_NUM_REQS_7_DSTORE_pct,         -nan
DRAM_NUM_REQS_7_DSTORE_total_count,             0
DRAM_NUM_REQS_7_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_7_IPRF_count,             0
DRAM_NUM_REQS_7_IPRF_pct,         -nan
DRAM_NUM_REQS_7_IPRF_total_count,             0
DRAM_NUM_REQS_7_IPRF_total_pct,         -nan

DRAM_NUM_REQS_7_DPRF_count,             0
DRAM_NUM_REQS_7_DPRF_pct,         -nan
DRAM_NUM_REQS_7_DPRF_total_count,             0
DRAM_NUM_REQS_7_DPRF_total_pct,         -nan

DRAM_NUM_REQS_7_WB_count,             0
DRAM_NUM_REQS_7_WB_pct,         -nan
DRAM_NUM_REQS_7_WB_total_count,             0
DRAM_NUM_REQS_7_WB_total_pct,         -nan

DRAM_NUM_REQS_7_WB_NODIRTY_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_7_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_8_IFETCH_count,             0
DRAM_NUM_REQS_8_IFETCH_pct,         -nan
DRAM_NUM_REQS_8_IFETCH_total_count,             0
DRAM_NUM_REQS_8_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DFETCH_count,             0
DRAM_NUM_REQS_8_DFETCH_pct,         -nan
DRAM_NUM_REQS_8_DFETCH_total_count,             0
DRAM_NUM_REQS_8_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DSTORE_count,             0
DRAM_NUM_REQS_8_DSTORE_pct,         -nan
DRAM_NUM_REQS_8_DSTORE_total_count,             0
DRAM_NUM_REQS_8_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_8_IPRF_count,             0
DRAM_NUM_REQS_8_IPRF_pct,         -nan
DRAM_NUM_REQS_8_IPRF_total_count,             0
DRAM_NUM_REQS_8_IPRF_total_pct,         -nan

DRAM_NUM_REQS_8_DPRF_count,             0
DRAM_NUM_REQS_8_DPRF_pct,         -nan
DRAM_NUM_REQS_8_DPRF_total_count,             0
DRAM_NUM_REQS_8_DPRF_total_pct,         -nan

DRAM_NUM_REQS_8_WB_count,             0
DRAM_NUM_REQS_8_WB_pct,         -nan
DRAM_NUM_REQS_8_WB_total_count,             0
DRAM_NUM_REQS_8_WB_total_pct,         -nan

DRAM_NUM_REQS_8_WB_NODIRTY_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_8_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_9_IFETCH_count,             0
DRAM_NUM_REQS_9_IFETCH_pct,         -nan
DRAM_NUM_REQS_9_IFETCH_total_count,             0
DRAM_NUM_REQS_9_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DFETCH_count,             0
DRAM_NUM_REQS_9_DFETCH_pct,         -nan
DRAM_NUM_REQS_9_DFETCH_total_count,             0
DRAM_NUM_REQS_9_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DSTORE_count,             0
DRAM_NUM_REQS_9_DSTORE_pct,         -nan
DRAM_NUM_REQS_9_DSTORE_total_count,             0
DRAM_NUM_REQS_9_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_9_IPRF_count,             0
DRAM_NUM_REQS_9_IPRF_pct,         -nan
DRAM_NUM_REQS_9_IPRF_total_count,             0
DRAM_NUM_REQS_9_IPRF_total_pct,         -nan

DRAM_NUM_REQS_9_DPRF_count,             0
DRAM_NUM_REQS_9_DPRF_pct,         -nan
DRAM_NUM_REQS_9_DPRF_total_count,             0
DRAM_NUM_REQS_9_DPRF_total_pct,         -nan

DRAM_NUM_REQS_9_WB_count,             0
DRAM_NUM_REQS_9_WB_pct,         -nan
DRAM_NUM_REQS_9_WB_total_count,             0
DRAM_NUM_REQS_9_WB_total_pct,         -nan

DRAM_NUM_REQS_9_WB_NODIRTY_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_9_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_10_IFETCH_count,             0
DRAM_NUM_REQS_10_IFETCH_pct,         -nan
DRAM_NUM_REQS_10_IFETCH_total_count,             0
DRAM_NUM_REQS_10_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DFETCH_count,             0
DRAM_NUM_REQS_10_DFETCH_pct,         -nan
DRAM_NUM_REQS_10_DFETCH_total_count,             0
DRAM_NUM_REQS_10_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DSTORE_count,             0
DRAM_NUM_REQS_10_DSTORE_pct,         -nan
DRAM_NUM_REQS_10_DSTORE_total_count,             0
DRAM_NUM_REQS_10_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_10_IPRF_count,             0
DRAM_NUM_REQS_10_IPRF_pct,         -nan
DRAM_NUM_REQS_10_IPRF_total_count,             0
DRAM_NUM_REQS_10_IPRF_total_pct,         -nan

DRAM_NUM_REQS_10_DPRF_count,             0
DRAM_NUM_REQS_10_DPRF_pct,         -nan
DRAM_NUM_REQS_10_DPRF_total_count,             0
DRAM_NUM_REQS_10_DPRF_total_pct,         -nan

DRAM_NUM_REQS_10_WB_count,             0
DRAM_NUM_REQS_10_WB_pct,         -nan
DRAM_NUM_REQS_10_WB_total_count,             0
DRAM_NUM_REQS_10_WB_total_pct,         -nan

DRAM_NUM_REQS_10_WB_NODIRTY_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_10_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_11_IFETCH_count,             0
DRAM_NUM_REQS_11_IFETCH_pct,         -nan
DRAM_NUM_REQS_11_IFETCH_total_count,             0
DRAM_NUM_REQS_11_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DFETCH_count,             0
DRAM_NUM_REQS_11_DFETCH_pct,         -nan
DRAM_NUM_REQS_11_DFETCH_total_count,             0
DRAM_NUM_REQS_11_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DSTORE_count,             0
DRAM_NUM_REQS_11_DSTORE_pct,         -nan
DRAM_NUM_REQS_11_DSTORE_total_count,             0
DRAM_NUM_REQS_11_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_11_IPRF_count,             0
DRAM_NUM_REQS_11_IPRF_pct,         -nan
DRAM_NUM_REQS_11_IPRF_total_count,             0
DRAM_NUM_REQS_11_IPRF_total_pct,         -nan

DRAM_NUM_REQS_11_DPRF_count,             0
DRAM_NUM_REQS_11_DPRF_pct,         -nan
DRAM_NUM_REQS_11_DPRF_total_count,             0
DRAM_NUM_REQS_11_DPRF_total_pct,         -nan

DRAM_NUM_REQS_11_WB_count,             0
DRAM_NUM_REQS_11_WB_pct,         -nan
DRAM_NUM_REQS_11_WB_total_count,             0
DRAM_NUM_REQS_11_WB_total_pct,         -nan

DRAM_NUM_REQS_11_WB_NODIRTY_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_11_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_12_IFETCH_count,             0
DRAM_NUM_REQS_12_IFETCH_pct,         -nan
DRAM_NUM_REQS_12_IFETCH_total_count,             0
DRAM_NUM_REQS_12_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DFETCH_count,             0
DRAM_NUM_REQS_12_DFETCH_pct,         -nan
DRAM_NUM_REQS_12_DFETCH_total_count,             0
DRAM_NUM_REQS_12_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DSTORE_count,             0
DRAM_NUM_REQS_12_DSTORE_pct,         -nan
DRAM_NUM_REQS_12_DSTORE_total_count,             0
DRAM_NUM_REQS_12_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_12_IPRF_count,             0
DRAM_NUM_REQS_12_IPRF_pct,         -nan
DRAM_NUM_REQS_12_IPRF_total_count,             0
DRAM_NUM_REQS_12_IPRF_total_pct,         -nan

DRAM_NUM_REQS_12_DPRF_count,             0
DRAM_NUM_REQS_12_DPRF_pct,         -nan
DRAM_NUM_REQS_12_DPRF_total_count,             0
DRAM_NUM_REQS_12_DPRF_total_pct,         -nan

DRAM_NUM_REQS_12_WB_count,             0
DRAM_NUM_REQS_12_WB_pct,         -nan
DRAM_NUM_REQS_12_WB_total_count,             0
DRAM_NUM_REQS_12_WB_total_pct,         -nan

DRAM_NUM_REQS_12_WB_NODIRTY_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_12_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_13_IFETCH_count,             0
DRAM_NUM_REQS_13_IFETCH_pct,         -nan
DRAM_NUM_REQS_13_IFETCH_total_count,             0
DRAM_NUM_REQS_13_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DFETCH_count,             0
DRAM_NUM_REQS_13_DFETCH_pct,         -nan
DRAM_NUM_REQS_13_DFETCH_total_count,             0
DRAM_NUM_REQS_13_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DSTORE_count,             0
DRAM_NUM_REQS_13_DSTORE_pct,         -nan
DRAM_NUM_REQS_13_DSTORE_total_count,             0
DRAM_NUM_REQS_13_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_13_IPRF_count,             0
DRAM_NUM_REQS_13_IPRF_pct,         -nan
DRAM_NUM_REQS_13_IPRF_total_count,             0
DRAM_NUM_REQS_13_IPRF_total_pct,         -nan

DRAM_NUM_REQS_13_DPRF_count,             0
DRAM_NUM_REQS_13_DPRF_pct,         -nan
DRAM_NUM_REQS_13_DPRF_total_count,             0
DRAM_NUM_REQS_13_DPRF_total_pct,         -nan

DRAM_NUM_REQS_13_WB_count,             0
DRAM_NUM_REQS_13_WB_pct,         -nan
DRAM_NUM_REQS_13_WB_total_count,             0
DRAM_NUM_REQS_13_WB_total_pct,         -nan

DRAM_NUM_REQS_13_WB_NODIRTY_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_13_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_14_IFETCH_count,             0
DRAM_NUM_REQS_14_IFETCH_pct,         -nan
DRAM_NUM_REQS_14_IFETCH_total_count,             0
DRAM_NUM_REQS_14_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DFETCH_count,             0
DRAM_NUM_REQS_14_DFETCH_pct,         -nan
DRAM_NUM_REQS_14_DFETCH_total_count,             0
DRAM_NUM_REQS_14_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DSTORE_count,             0
DRAM_NUM_REQS_14_DSTORE_pct,         -nan
DRAM_NUM_REQS_14_DSTORE_total_count,             0
DRAM_NUM_REQS_14_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_14_IPRF_count,             0
DRAM_NUM_REQS_14_IPRF_pct,         -nan
DRAM_NUM_REQS_14_IPRF_total_count,             0
DRAM_NUM_REQS_14_IPRF_total_pct,         -nan

DRAM_NUM_REQS_14_DPRF_count,             0
DRAM_NUM_REQS_14_DPRF_pct,         -nan
DRAM_NUM_REQS_14_DPRF_total_count,             0
DRAM_NUM_REQS_14_DPRF_total_pct,         -nan

DRAM_NUM_REQS_14_WB_count,             0
DRAM_NUM_REQS_14_WB_pct,         -nan
DRAM_NUM_REQS_14_WB_total_count,             0
DRAM_NUM_REQS_14_WB_total_pct,         -nan

DRAM_NUM_REQS_14_WB_NODIRTY_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_14_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_15_IFETCH_count,             0
DRAM_NUM_REQS_15_IFETCH_pct,         -nan
DRAM_NUM_REQS_15_IFETCH_total_count,             0
DRAM_NUM_REQS_15_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DFETCH_count,             0
DRAM_NUM_REQS_15_DFETCH_pct,         -nan
DRAM_NUM_REQS_15_DFETCH_total_count,             0
DRAM_NUM_REQS_15_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DSTORE_count,             0
DRAM_NUM_REQS_15_DSTORE_pct,         -nan
DRAM_NUM_REQS_15_DSTORE_total_count,             0
DRAM_NUM_REQS_15_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_15_IPRF_count,             0
DRAM_NUM_REQS_15_IPRF_pct,         -nan
DRAM_NUM_REQS_15_IPRF_total_count,             0
DRAM_NUM_REQS_15_IPRF_total_pct,         -nan

DRAM_NUM_REQS_15_DPRF_count,             0
DRAM_NUM_REQS_15_DPRF_pct,         -nan
DRAM_NUM_REQS_15_DPRF_total_count,             0
DRAM_NUM_REQS_15_DPRF_total_pct,         -nan

DRAM_NUM_REQS_15_WB_count,             0
DRAM_NUM_REQS_15_WB_pct,         -nan
DRAM_NUM_REQS_15_WB_total_count,             0
DRAM_NUM_REQS_15_WB_total_pct,         -nan

DRAM_NUM_REQS_15_WB_NODIRTY_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_15_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_16_IFETCH_count,             0
DRAM_NUM_REQS_16_IFETCH_pct,         -nan
DRAM_NUM_REQS_16_IFETCH_total_count,             0
DRAM_NUM_REQS_16_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DFETCH_count,             0
DRAM_NUM_REQS_16_DFETCH_pct,         -nan
DRAM_NUM_REQS_16_DFETCH_total_count,             0
DRAM_NUM_REQS_16_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DSTORE_count,             0
DRAM_NUM_REQS_16_DSTORE_pct,         -nan
DRAM_NUM_REQS_16_DSTORE_total_count,             0
DRAM_NUM_REQS_16_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_16_IPRF_count,             0
DRAM_NUM_REQS_16_IPRF_pct,         -nan
DRAM_NUM_REQS_16_IPRF_total_count,             0
DRAM_NUM_REQS_16_IPRF_total_pct,         -nan

DRAM_NUM_REQS_16_DPRF_count,             0
DRAM_NUM_REQS_16_DPRF_pct,         -nan
DRAM_NUM_REQS_16_DPRF_total_count,             0
DRAM_NUM_REQS_16_DPRF_total_pct,         -nan

DRAM_NUM_REQS_16_WB_count,             0
DRAM_NUM_REQS_16_WB_pct,         -nan
DRAM_NUM_REQS_16_WB_total_count,             0
DRAM_NUM_REQS_16_WB_total_pct,         -nan

DRAM_NUM_REQS_16_WB_NODIRTY_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_16_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_17_IFETCH_count,             0
DRAM_NUM_REQS_17_IFETCH_pct,         -nan
DRAM_NUM_REQS_17_IFETCH_total_count,             0
DRAM_NUM_REQS_17_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DFETCH_count,             0
DRAM_NUM_REQS_17_DFETCH_pct,         -nan
DRAM_NUM_REQS_17_DFETCH_total_count,             0
DRAM_NUM_REQS_17_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DSTORE_count,             0
DRAM_NUM_REQS_17_DSTORE_pct,         -nan
DRAM_NUM_REQS_17_DSTORE_total_count,             0
DRAM_NUM_REQS_17_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_17_IPRF_count,             0
DRAM_NUM_REQS_17_IPRF_pct,         -nan
DRAM_NUM_REQS_17_IPRF_total_count,             0
DRAM_NUM_REQS_17_IPRF_total_pct,         -nan

DRAM_NUM_REQS_17_DPRF_count,             0
DRAM_NUM_REQS_17_DPRF_pct,         -nan
DRAM_NUM_REQS_17_DPRF_total_count,             0
DRAM_NUM_REQS_17_DPRF_total_pct,         -nan

DRAM_NUM_REQS_17_WB_count,             0
DRAM_NUM_REQS_17_WB_pct,         -nan
DRAM_NUM_REQS_17_WB_total_count,             0
DRAM_NUM_REQS_17_WB_total_pct,         -nan

DRAM_NUM_REQS_17_WB_NODIRTY_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_17_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_18_IFETCH_count,             0
DRAM_NUM_REQS_18_IFETCH_pct,         -nan
DRAM_NUM_REQS_18_IFETCH_total_count,             0
DRAM_NUM_REQS_18_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DFETCH_count,             0
DRAM_NUM_REQS_18_DFETCH_pct,         -nan
DRAM_NUM_REQS_18_DFETCH_total_count,             0
DRAM_NUM_REQS_18_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DSTORE_count,             0
DRAM_NUM_REQS_18_DSTORE_pct,         -nan
DRAM_NUM_REQS_18_DSTORE_total_count,             0
DRAM_NUM_REQS_18_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_18_IPRF_count,             0
DRAM_NUM_REQS_18_IPRF_pct,         -nan
DRAM_NUM_REQS_18_IPRF_total_count,             0
DRAM_NUM_REQS_18_IPRF_total_pct,         -nan

DRAM_NUM_REQS_18_DPRF_count,             0
DRAM_NUM_REQS_18_DPRF_pct,         -nan
DRAM_NUM_REQS_18_DPRF_total_count,             0
DRAM_NUM_REQS_18_DPRF_total_pct,         -nan

DRAM_NUM_REQS_18_WB_count,             0
DRAM_NUM_REQS_18_WB_pct,         -nan
DRAM_NUM_REQS_18_WB_total_count,             0
DRAM_NUM_REQS_18_WB_total_pct,         -nan

DRAM_NUM_REQS_18_WB_NODIRTY_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_18_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_19_IFETCH_count,             0
DRAM_NUM_REQS_19_IFETCH_pct,         -nan
DRAM_NUM_REQS_19_IFETCH_total_count,             0
DRAM_NUM_REQS_19_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DFETCH_count,             0
DRAM_NUM_REQS_19_DFETCH_pct,         -nan
DRAM_NUM_REQS_19_DFETCH_total_count,             0
DRAM_NUM_REQS_19_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DSTORE_count,             0
DRAM_NUM_REQS_19_DSTORE_pct,         -nan
DRAM_NUM_REQS_19_DSTORE_total_count,             0
DRAM_NUM_REQS_19_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_19_IPRF_count,             0
DRAM_NUM_REQS_19_IPRF_pct,         -nan
DRAM_NUM_REQS_19_IPRF_total_count,             0
DRAM_NUM_REQS_19_IPRF_total_pct,         -nan

DRAM_NUM_REQS_19_DPRF_count,             0
DRAM_NUM_REQS_19_DPRF_pct,         -nan
DRAM_NUM_REQS_19_DPRF_total_count,             0
DRAM_NUM_REQS_19_DPRF_total_pct,         -nan

DRAM_NUM_REQS_19_WB_count,             0
DRAM_NUM_REQS_19_WB_pct,         -nan
DRAM_NUM_REQS_19_WB_total_count,             0
DRAM_NUM_REQS_19_WB_total_pct,         -nan

DRAM_NUM_REQS_19_WB_NODIRTY_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_19_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_20_IFETCH_count,             0
DRAM_NUM_REQS_20_IFETCH_pct,         -nan
DRAM_NUM_REQS_20_IFETCH_total_count,             0
DRAM_NUM_REQS_20_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DFETCH_count,             0
DRAM_NUM_REQS_20_DFETCH_pct,         -nan
DRAM_NUM_REQS_20_DFETCH_total_count,             0
DRAM_NUM_REQS_20_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DSTORE_count,             0
DRAM_NUM_REQS_20_DSTORE_pct,         -nan
DRAM_NUM_REQS_20_DSTORE_total_count,             0
DRAM_NUM_REQS_20_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_20_IPRF_count,             0
DRAM_NUM_REQS_20_IPRF_pct,         -nan
DRAM_NUM_REQS_20_IPRF_total_count,             0
DRAM_NUM_REQS_20_IPRF_total_pct,         -nan

DRAM_NUM_REQS_20_DPRF_count,             0
DRAM_NUM_REQS_20_DPRF_pct,         -nan
DRAM_NUM_REQS_20_DPRF_total_count,             0
DRAM_NUM_REQS_20_DPRF_total_pct,         -nan

DRAM_NUM_REQS_20_WB_count,             0
DRAM_NUM_REQS_20_WB_pct,         -nan
DRAM_NUM_REQS_20_WB_total_count,             0
DRAM_NUM_REQS_20_WB_total_pct,         -nan

DRAM_NUM_REQS_20_WB_NODIRTY_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_20_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_21_IFETCH_count,             0
DRAM_NUM_REQS_21_IFETCH_pct,         -nan
DRAM_NUM_REQS_21_IFETCH_total_count,             0
DRAM_NUM_REQS_21_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DFETCH_count,             0
DRAM_NUM_REQS_21_DFETCH_pct,         -nan
DRAM_NUM_REQS_21_DFETCH_total_count,             0
DRAM_NUM_REQS_21_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DSTORE_count,             0
DRAM_NUM_REQS_21_DSTORE_pct,         -nan
DRAM_NUM_REQS_21_DSTORE_total_count,             0
DRAM_NUM_REQS_21_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_21_IPRF_count,             0
DRAM_NUM_REQS_21_IPRF_pct,         -nan
DRAM_NUM_REQS_21_IPRF_total_count,             0
DRAM_NUM_REQS_21_IPRF_total_pct,         -nan

DRAM_NUM_REQS_21_DPRF_count,             0
DRAM_NUM_REQS_21_DPRF_pct,         -nan
DRAM_NUM_REQS_21_DPRF_total_count,             0
DRAM_NUM_REQS_21_DPRF_total_pct,         -nan

DRAM_NUM_REQS_21_WB_count,             0
DRAM_NUM_REQS_21_WB_pct,         -nan
DRAM_NUM_REQS_21_WB_total_count,             0
DRAM_NUM_REQS_21_WB_total_pct,         -nan

DRAM_NUM_REQS_21_WB_NODIRTY_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_21_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_22_IFETCH_count,             0
DRAM_NUM_REQS_22_IFETCH_pct,         -nan
DRAM_NUM_REQS_22_IFETCH_total_count,             0
DRAM_NUM_REQS_22_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DFETCH_count,             0
DRAM_NUM_REQS_22_DFETCH_pct,         -nan
DRAM_NUM_REQS_22_DFETCH_total_count,             0
DRAM_NUM_REQS_22_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DSTORE_count,             0
DRAM_NUM_REQS_22_DSTORE_pct,         -nan
DRAM_NUM_REQS_22_DSTORE_total_count,             0
DRAM_NUM_REQS_22_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_22_IPRF_count,             0
DRAM_NUM_REQS_22_IPRF_pct,         -nan
DRAM_NUM_REQS_22_IPRF_total_count,             0
DRAM_NUM_REQS_22_IPRF_total_pct,         -nan

DRAM_NUM_REQS_22_DPRF_count,             0
DRAM_NUM_REQS_22_DPRF_pct,         -nan
DRAM_NUM_REQS_22_DPRF_total_count,             0
DRAM_NUM_REQS_22_DPRF_total_pct,         -nan

DRAM_NUM_REQS_22_WB_count,             0
DRAM_NUM_REQS_22_WB_pct,         -nan
DRAM_NUM_REQS_22_WB_total_count,             0
DRAM_NUM_REQS_22_WB_total_pct,         -nan

DRAM_NUM_REQS_22_WB_NODIRTY_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_22_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_23_IFETCH_count,             0
DRAM_NUM_REQS_23_IFETCH_pct,         -nan
DRAM_NUM_REQS_23_IFETCH_total_count,             0
DRAM_NUM_REQS_23_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DFETCH_count,             0
DRAM_NUM_REQS_23_DFETCH_pct,         -nan
DRAM_NUM_REQS_23_DFETCH_total_count,             0
DRAM_NUM_REQS_23_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DSTORE_count,             0
DRAM_NUM_REQS_23_DSTORE_pct,         -nan
DRAM_NUM_REQS_23_DSTORE_total_count,             0
DRAM_NUM_REQS_23_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_23_IPRF_count,             0
DRAM_NUM_REQS_23_IPRF_pct,         -nan
DRAM_NUM_REQS_23_IPRF_total_count,             0
DRAM_NUM_REQS_23_IPRF_total_pct,         -nan

DRAM_NUM_REQS_23_DPRF_count,             0
DRAM_NUM_REQS_23_DPRF_pct,         -nan
DRAM_NUM_REQS_23_DPRF_total_count,             0
DRAM_NUM_REQS_23_DPRF_total_pct,         -nan

DRAM_NUM_REQS_23_WB_count,             0
DRAM_NUM_REQS_23_WB_pct,         -nan
DRAM_NUM_REQS_23_WB_total_count,             0
DRAM_NUM_REQS_23_WB_total_pct,         -nan

DRAM_NUM_REQS_23_WB_NODIRTY_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_23_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_24_IFETCH_count,             0
DRAM_NUM_REQS_24_IFETCH_pct,         -nan
DRAM_NUM_REQS_24_IFETCH_total_count,             0
DRAM_NUM_REQS_24_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DFETCH_count,             0
DRAM_NUM_REQS_24_DFETCH_pct,         -nan
DRAM_NUM_REQS_24_DFETCH_total_count,             0
DRAM_NUM_REQS_24_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DSTORE_count,             0
DRAM_NUM_REQS_24_DSTORE_pct,         -nan
DRAM_NUM_REQS_24_DSTORE_total_count,             0
DRAM_NUM_REQS_24_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_24_IPRF_count,             0
DRAM_NUM_REQS_24_IPRF_pct,         -nan
DRAM_NUM_REQS_24_IPRF_total_count,             0
DRAM_NUM_REQS_24_IPRF_total_pct,         -nan

DRAM_NUM_REQS_24_DPRF_count,             0
DRAM_NUM_REQS_24_DPRF_pct,         -nan
DRAM_NUM_REQS_24_DPRF_total_count,             0
DRAM_NUM_REQS_24_DPRF_total_pct,         -nan

DRAM_NUM_REQS_24_WB_count,             0
DRAM_NUM_REQS_24_WB_pct,         -nan
DRAM_NUM_REQS_24_WB_total_count,             0
DRAM_NUM_REQS_24_WB_total_pct,         -nan

DRAM_NUM_REQS_24_WB_NODIRTY_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_24_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_25_IFETCH_count,             0
DRAM_NUM_REQS_25_IFETCH_pct,         -nan
DRAM_NUM_REQS_25_IFETCH_total_count,             0
DRAM_NUM_REQS_25_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DFETCH_count,             0
DRAM_NUM_REQS_25_DFETCH_pct,         -nan
DRAM_NUM_REQS_25_DFETCH_total_count,             0
DRAM_NUM_REQS_25_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DSTORE_count,             0
DRAM_NUM_REQS_25_DSTORE_pct,         -nan
DRAM_NUM_REQS_25_DSTORE_total_count,             0
DRAM_NUM_REQS_25_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_25_IPRF_count,             0
DRAM_NUM_REQS_25_IPRF_pct,         -nan
DRAM_NUM_REQS_25_IPRF_total_count,             0
DRAM_NUM_REQS_25_IPRF_total_pct,         -nan

DRAM_NUM_REQS_25_DPRF_count,             0
DRAM_NUM_REQS_25_DPRF_pct,         -nan
DRAM_NUM_REQS_25_DPRF_total_count,             0
DRAM_NUM_REQS_25_DPRF_total_pct,         -nan

DRAM_NUM_REQS_25_WB_count,             0
DRAM_NUM_REQS_25_WB_pct,         -nan
DRAM_NUM_REQS_25_WB_total_count,             0
DRAM_NUM_REQS_25_WB_total_pct,         -nan

DRAM_NUM_REQS_25_WB_NODIRTY_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_25_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_26_IFETCH_count,             0
DRAM_NUM_REQS_26_IFETCH_pct,         -nan
DRAM_NUM_REQS_26_IFETCH_total_count,             0
DRAM_NUM_REQS_26_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DFETCH_count,             0
DRAM_NUM_REQS_26_DFETCH_pct,         -nan
DRAM_NUM_REQS_26_DFETCH_total_count,             0
DRAM_NUM_REQS_26_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DSTORE_count,             0
DRAM_NUM_REQS_26_DSTORE_pct,         -nan
DRAM_NUM_REQS_26_DSTORE_total_count,             0
DRAM_NUM_REQS_26_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_26_IPRF_count,             0
DRAM_NUM_REQS_26_IPRF_pct,         -nan
DRAM_NUM_REQS_26_IPRF_total_count,             0
DRAM_NUM_REQS_26_IPRF_total_pct,         -nan

DRAM_NUM_REQS_26_DPRF_count,             0
DRAM_NUM_REQS_26_DPRF_pct,         -nan
DRAM_NUM_REQS_26_DPRF_total_count,             0
DRAM_NUM_REQS_26_DPRF_total_pct,         -nan

DRAM_NUM_REQS_26_WB_count,             0
DRAM_NUM_REQS_26_WB_pct,         -nan
DRAM_NUM_REQS_26_WB_total_count,             0
DRAM_NUM_REQS_26_WB_total_pct,         -nan

DRAM_NUM_REQS_26_WB_NODIRTY_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_26_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_27_IFETCH_count,             0
DRAM_NUM_REQS_27_IFETCH_pct,         -nan
DRAM_NUM_REQS_27_IFETCH_total_count,             0
DRAM_NUM_REQS_27_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DFETCH_count,             0
DRAM_NUM_REQS_27_DFETCH_pct,         -nan
DRAM_NUM_REQS_27_DFETCH_total_count,             0
DRAM_NUM_REQS_27_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DSTORE_count,             0
DRAM_NUM_REQS_27_DSTORE_pct,         -nan
DRAM_NUM_REQS_27_DSTORE_total_count,             0
DRAM_NUM_REQS_27_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_27_IPRF_count,             0
DRAM_NUM_REQS_27_IPRF_pct,         -nan
DRAM_NUM_REQS_27_IPRF_total_count,             0
DRAM_NUM_REQS_27_IPRF_total_pct,         -nan

DRAM_NUM_REQS_27_DPRF_count,             0
DRAM_NUM_REQS_27_DPRF_pct,         -nan
DRAM_NUM_REQS_27_DPRF_total_count,             0
DRAM_NUM_REQS_27_DPRF_total_pct,         -nan

DRAM_NUM_REQS_27_WB_count,             0
DRAM_NUM_REQS_27_WB_pct,         -nan
DRAM_NUM_REQS_27_WB_total_count,             0
DRAM_NUM_REQS_27_WB_total_pct,         -nan

DRAM_NUM_REQS_27_WB_NODIRTY_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_27_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_28_IFETCH_count,             0
DRAM_NUM_REQS_28_IFETCH_pct,         -nan
DRAM_NUM_REQS_28_IFETCH_total_count,             0
DRAM_NUM_REQS_28_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DFETCH_count,             0
DRAM_NUM_REQS_28_DFETCH_pct,         -nan
DRAM_NUM_REQS_28_DFETCH_total_count,             0
DRAM_NUM_REQS_28_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DSTORE_count,             0
DRAM_NUM_REQS_28_DSTORE_pct,         -nan
DRAM_NUM_REQS_28_DSTORE_total_count,             0
DRAM_NUM_REQS_28_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_28_IPRF_count,             0
DRAM_NUM_REQS_28_IPRF_pct,         -nan
DRAM_NUM_REQS_28_IPRF_total_count,             0
DRAM_NUM_REQS_28_IPRF_total_pct,         -nan

DRAM_NUM_REQS_28_DPRF_count,             0
DRAM_NUM_REQS_28_DPRF_pct,         -nan
DRAM_NUM_REQS_28_DPRF_total_count,             0
DRAM_NUM_REQS_28_DPRF_total_pct,         -nan

DRAM_NUM_REQS_28_WB_count,             0
DRAM_NUM_REQS_28_WB_pct,         -nan
DRAM_NUM_REQS_28_WB_total_count,             0
DRAM_NUM_REQS_28_WB_total_pct,         -nan

DRAM_NUM_REQS_28_WB_NODIRTY_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_28_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_29_IFETCH_count,             0
DRAM_NUM_REQS_29_IFETCH_pct,         -nan
DRAM_NUM_REQS_29_IFETCH_total_count,             0
DRAM_NUM_REQS_29_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DFETCH_count,             0
DRAM_NUM_REQS_29_DFETCH_pct,         -nan
DRAM_NUM_REQS_29_DFETCH_total_count,             0
DRAM_NUM_REQS_29_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DSTORE_count,             0
DRAM_NUM_REQS_29_DSTORE_pct,         -nan
DRAM_NUM_REQS_29_DSTORE_total_count,             0
DRAM_NUM_REQS_29_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_29_IPRF_count,             0
DRAM_NUM_REQS_29_IPRF_pct,         -nan
DRAM_NUM_REQS_29_IPRF_total_count,             0
DRAM_NUM_REQS_29_IPRF_total_pct,         -nan

DRAM_NUM_REQS_29_DPRF_count,             0
DRAM_NUM_REQS_29_DPRF_pct,         -nan
DRAM_NUM_REQS_29_DPRF_total_count,             0
DRAM_NUM_REQS_29_DPRF_total_pct,         -nan

DRAM_NUM_REQS_29_WB_count,             0
DRAM_NUM_REQS_29_WB_pct,         -nan
DRAM_NUM_REQS_29_WB_total_count,             0
DRAM_NUM_REQS_29_WB_total_pct,         -nan

DRAM_NUM_REQS_29_WB_NODIRTY_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_29_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_30_IFETCH_count,             0
DRAM_NUM_REQS_30_IFETCH_pct,         -nan
DRAM_NUM_REQS_30_IFETCH_total_count,             0
DRAM_NUM_REQS_30_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DFETCH_count,             0
DRAM_NUM_REQS_30_DFETCH_pct,         -nan
DRAM_NUM_REQS_30_DFETCH_total_count,             0
DRAM_NUM_REQS_30_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DSTORE_count,             0
DRAM_NUM_REQS_30_DSTORE_pct,         -nan
DRAM_NUM_REQS_30_DSTORE_total_count,             0
DRAM_NUM_REQS_30_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_30_IPRF_count,             0
DRAM_NUM_REQS_30_IPRF_pct,         -nan
DRAM_NUM_REQS_30_IPRF_total_count,             0
DRAM_NUM_REQS_30_IPRF_total_pct,         -nan

DRAM_NUM_REQS_30_DPRF_count,             0
DRAM_NUM_REQS_30_DPRF_pct,         -nan
DRAM_NUM_REQS_30_DPRF_total_count,             0
DRAM_NUM_REQS_30_DPRF_total_pct,         -nan

DRAM_NUM_REQS_30_WB_count,             0
DRAM_NUM_REQS_30_WB_pct,         -nan
DRAM_NUM_REQS_30_WB_total_count,             0
DRAM_NUM_REQS_30_WB_total_pct,         -nan

DRAM_NUM_REQS_30_WB_NODIRTY_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_30_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_31_IFETCH_count,             0
DRAM_NUM_REQS_31_IFETCH_pct,         -nan
DRAM_NUM_REQS_31_IFETCH_total_count,             0
DRAM_NUM_REQS_31_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DFETCH_count,             0
DRAM_NUM_REQS_31_DFETCH_pct,         -nan
DRAM_NUM_REQS_31_DFETCH_total_count,             0
DRAM_NUM_REQS_31_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DSTORE_count,             0
DRAM_NUM_REQS_31_DSTORE_pct,         -nan
DRAM_NUM_REQS_31_DSTORE_total_count,             0
DRAM_NUM_REQS_31_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_31_IPRF_count,             0
DRAM_NUM_REQS_31_IPRF_pct,         -nan
DRAM_NUM_REQS_31_IPRF_total_count,             0
DRAM_NUM_REQS_31_IPRF_total_pct,         -nan

DRAM_NUM_REQS_31_DPRF_count,             0
DRAM_NUM_REQS_31_DPRF_pct,         -nan
DRAM_NUM_REQS_31_DPRF_total_count,             0
DRAM_NUM_REQS_31_DPRF_total_pct,         -nan

DRAM_NUM_REQS_31_WB_count,             0
DRAM_NUM_REQS_31_WB_pct,         -nan
DRAM_NUM_REQS_31_WB_total_count,             0
DRAM_NUM_REQS_31_WB_total_pct,         -nan

DRAM_NUM_REQS_31_WB_NODIRTY_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_31_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_32_IFETCH_count,             0
DRAM_NUM_REQS_32_IFETCH_pct,         -nan
DRAM_NUM_REQS_32_IFETCH_total_count,             0
DRAM_NUM_REQS_32_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DFETCH_count,             0
DRAM_NUM_REQS_32_DFETCH_pct,         -nan
DRAM_NUM_REQS_32_DFETCH_total_count,             0
DRAM_NUM_REQS_32_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DSTORE_count,             0
DRAM_NUM_REQS_32_DSTORE_pct,         -nan
DRAM_NUM_REQS_32_DSTORE_total_count,             0
DRAM_NUM_REQS_32_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_32_IPRF_count,             0
DRAM_NUM_REQS_32_IPRF_pct,         -nan
DRAM_NUM_REQS_32_IPRF_total_count,             0
DRAM_NUM_REQS_32_IPRF_total_pct,         -nan

DRAM_NUM_REQS_32_DPRF_count,             0
DRAM_NUM_REQS_32_DPRF_pct,         -nan
DRAM_NUM_REQS_32_DPRF_total_count,             0
DRAM_NUM_REQS_32_DPRF_total_pct,         -nan

DRAM_NUM_REQS_32_WB_count,             0
DRAM_NUM_REQS_32_WB_pct,         -nan
DRAM_NUM_REQS_32_WB_total_count,             0
DRAM_NUM_REQS_32_WB_total_pct,         -nan

DRAM_NUM_REQS_32_WB_NODIRTY_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_32_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_total_pct,         -nan

DRAM_BOTTLENECK_BUS_0_count,             0
DRAM_BOTTLENECK_BUS_0_pct,         -nan
DRAM_BOTTLENECK_BUS_0_total_count,             0
DRAM_BOTTLENECK_BUS_0_total_pct,         -nan

DRAM_BOTTLENECK_BUS_10_count,             0
DRAM_BOTTLENECK_BUS_10_pct,         -nan
DRAM_BOTTLENECK_BUS_10_total_count,             0
DRAM_BOTTLENECK_BUS_10_total_pct,         -nan

DRAM_BOTTLENECK_BUS_20_count,             0
DRAM_BOTTLENECK_BUS_20_pct,         -nan
DRAM_BOTTLENECK_BUS_20_total_count,             0
DRAM_BOTTLENECK_BUS_20_total_pct,         -nan

DRAM_BOTTLENECK_BUS_30_count,             0
DRAM_BOTTLENECK_BUS_30_pct,         -nan
DRAM_BOTTLENECK_BUS_30_total_count,             0
DRAM_BOTTLENECK_BUS_30_total_pct,         -nan

DRAM_BOTTLENECK_BUS_40_count,             0
DRAM_BOTTLENECK_BUS_40_pct,         -nan
DRAM_BOTTLENECK_BUS_40_total_count,             0
DRAM_BOTTLENECK_BUS_40_total_pct,         -nan

DRAM_BOTTLENECK_BUS_50_count,             0
DRAM_BOTTLENECK_BUS_50_pct,         -nan
DRAM_BOTTLENECK_BUS_50_total_count,             0
DRAM_BOTTLENECK_BUS_50_total_pct,         -nan

DRAM_BOTTLENECK_BUS_60_count,             0
DRAM_BOTTLENECK_BUS_60_pct,         -nan
DRAM_BOTTLENECK_BUS_60_total_count,             0
DRAM_BOTTLENECK_BUS_60_total_pct,         -nan

DRAM_BOTTLENECK_BUS_70_count,             0
DRAM_BOTTLENECK_BUS_70_pct,         -nan
DRAM_BOTTLENECK_BUS_70_total_count,             0
DRAM_BOTTLENECK_BUS_70_total_pct,         -nan

DRAM_BOTTLENECK_BUS_80_count,             0
DRAM_BOTTLENECK_BUS_80_pct,         -nan
DRAM_BOTTLENECK_BUS_80_total_count,             0
DRAM_BOTTLENECK_BUS_80_total_pct,         -nan

DRAM_BOTTLENECK_BUS_90_count,             0
DRAM_BOTTLENECK_BUS_90_pct,         -nan
DRAM_BOTTLENECK_BUS_90_total_count,             0
DRAM_BOTTLENECK_BUS_90_total_pct,         -nan

DRAM_BOTTLENECK_BUS_100_count,             0
DRAM_BOTTLENECK_BUS_100_pct,         -nan
DRAM_BOTTLENECK_BUS_100_total_count,             0
DRAM_BOTTLENECK_BUS_100_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_count,             0
DRAM_BOTTLENECK_BUS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_total_count,             0
DRAM_BOTTLENECK_BUS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_mean,         -nan
DRAM_BOTTLENECK_BUS_100_stddev,         -nan
DRAM_BOTTLENECK_BUS_100_total_mean,         -nan
DRAM_BOTTLENECK_BUS_100_total_stddev,         -nan

DRAM_BOTTLENECK_BANKS_0_count,             0
DRAM_BOTTLENECK_BANKS_0_pct,         -nan
DRAM_BOTTLENECK_BANKS_0_total_count,             0
DRAM_BOTTLENECK_BANKS_0_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_10_count,             0
DRAM_BOTTLENECK_BANKS_10_pct,         -nan
DRAM_BOTTLENECK_BANKS_10_total_count,             0
DRAM_BOTTLENECK_BANKS_10_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_20_count,             0
DRAM_BOTTLENECK_BANKS_20_pct,         -nan
DRAM_BOTTLENECK_BANKS_20_total_count,             0
DRAM_BOTTLENECK_BANKS_20_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_30_count,             0
DRAM_BOTTLENECK_BANKS_30_pct,         -nan
DRAM_BOTTLENECK_BANKS_30_total_count,             0
DRAM_BOTTLENECK_BANKS_30_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_40_count,             0
DRAM_BOTTLENECK_BANKS_40_pct,         -nan
DRAM_BOTTLENECK_BANKS_40_total_count,             0
DRAM_BOTTLENECK_BANKS_40_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_50_count,             0
DRAM_BOTTLENECK_BANKS_50_pct,         -nan
DRAM_BOTTLENECK_BANKS_50_total_count,             0
DRAM_BOTTLENECK_BANKS_50_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_60_count,             0
DRAM_BOTTLENECK_BANKS_60_pct,         -nan
DRAM_BOTTLENECK_BANKS_60_total_count,             0
DRAM_BOTTLENECK_BANKS_60_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_70_count,             0
DRAM_BOTTLENECK_BANKS_70_pct,         -nan
DRAM_BOTTLENECK_BANKS_70_total_count,             0
DRAM_BOTTLENECK_BANKS_70_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_80_count,             0
DRAM_BOTTLENECK_BANKS_80_pct,         -nan
DRAM_BOTTLENECK_BANKS_80_total_count,             0
DRAM_BOTTLENECK_BANKS_80_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_90_count,             0
DRAM_BOTTLENECK_BANKS_90_pct,         -nan
DRAM_BOTTLENECK_BANKS_90_total_count,             0
DRAM_BOTTLENECK_BANKS_90_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_100_count,             0
DRAM_BOTTLENECK_BANKS_100_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_total_count,             0
DRAM_BOTTLENECK_BANKS_100_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_total_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_stddev,         -nan
DRAM_BOTTLENECK_BANKS_100_total_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_total_stddev,         -nan

DRAM_BOTTLENECK_FAW_0_count,             0
DRAM_BOTTLENECK_FAW_0_pct,         -nan
DRAM_BOTTLENECK_FAW_0_total_count,             0
DRAM_BOTTLENECK_FAW_0_total_pct,         -nan

DRAM_BOTTLENECK_FAW_10_count,             0
DRAM_BOTTLENECK_FAW_10_pct,         -nan
DRAM_BOTTLENECK_FAW_10_total_count,             0
DRAM_BOTTLENECK_FAW_10_total_pct,         -nan

DRAM_BOTTLENECK_FAW_20_count,             0
DRAM_BOTTLENECK_FAW_20_pct,         -nan
DRAM_BOTTLENECK_FAW_20_total_count,             0
DRAM_BOTTLENECK_FAW_20_total_pct,         -nan

DRAM_BOTTLENECK_FAW_30_count,             0
DRAM_BOTTLENECK_FAW_30_pct,         -nan
DRAM_BOTTLENECK_FAW_30_total_count,             0
DRAM_BOTTLENECK_FAW_30_total_pct,         -nan

DRAM_BOTTLENECK_FAW_40_count,             0
DRAM_BOTTLENECK_FAW_40_pct,         -nan
DRAM_BOTTLENECK_FAW_40_total_count,             0
DRAM_BOTTLENECK_FAW_40_total_pct,         -nan

DRAM_BOTTLENECK_FAW_50_count,             0
DRAM_BOTTLENECK_FAW_50_pct,         -nan
DRAM_BOTTLENECK_FAW_50_total_count,             0
DRAM_BOTTLENECK_FAW_50_total_pct,         -nan

DRAM_BOTTLENECK_FAW_60_count,             0
DRAM_BOTTLENECK_FAW_60_pct,         -nan
DRAM_BOTTLENECK_FAW_60_total_count,             0
DRAM_BOTTLENECK_FAW_60_total_pct,         -nan

DRAM_BOTTLENECK_FAW_70_count,             0
DRAM_BOTTLENECK_FAW_70_pct,         -nan
DRAM_BOTTLENECK_FAW_70_total_count,             0
DRAM_BOTTLENECK_FAW_70_total_pct,         -nan

DRAM_BOTTLENECK_FAW_80_count,             0
DRAM_BOTTLENECK_FAW_80_pct,         -nan
DRAM_BOTTLENECK_FAW_80_total_count,             0
DRAM_BOTTLENECK_FAW_80_total_pct,         -nan

DRAM_BOTTLENECK_FAW_90_count,             0
DRAM_BOTTLENECK_FAW_90_pct,         -nan
DRAM_BOTTLENECK_FAW_90_total_count,             0
DRAM_BOTTLENECK_FAW_90_total_pct,         -nan

DRAM_BOTTLENECK_FAW_100_count,             0
DRAM_BOTTLENECK_FAW_100_pct,         -nan
DRAM_BOTTLENECK_FAW_100_total_count,             0
DRAM_BOTTLENECK_FAW_100_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_count,             0
DRAM_BOTTLENECK_FAW_100_sum_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_total_count,             0
DRAM_BOTTLENECK_FAW_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_mean,         -nan
DRAM_BOTTLENECK_FAW_100_stddev,         -nan
DRAM_BOTTLENECK_FAW_100_total_mean,         -nan
DRAM_BOTTLENECK_FAW_100_total_stddev,         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_count,             0
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_total_count,             0

KNOWN_BAD_ADDRESS_count,             0
KNOWN_BAD_ADDRESS_pct,        0.000
KNOWN_BAD_ADDRESS_total_count,             0
KNOWN_BAD_ADDRESS_total_pct,        0.000

GOOD_ADDRESS_count,      69910511
GOOD_ADDRESS_pct,      100.000
GOOD_ADDRESS_total_count,      69910511
GOOD_ADDRESS_total_pct,      100.000
GOOD_ADDRESS_sum_count,      69910511
GOOD_ADDRESS_sum_pct,      100.000
GOOD_ADDRESS_sum_total_count,      69910511
GOOD_ADDRESS_sum_total_pct,      100.000
GOOD_ADDRESS_mean,         1.00
GOOD_ADDRESS_stddev,         1.00
GOOD_ADDRESS_total_mean,         1.00
GOOD_ADDRESS_total_stddev,         1.00

BBL_LENGTH_1_count,             0
BBL_LENGTH_1_pct,         -nan
BBL_LENGTH_1_total_count,             0
BBL_LENGTH_1_total_pct,         -nan

BBL_LENGTH_2_count,             0
BBL_LENGTH_2_pct,         -nan
BBL_LENGTH_2_total_count,             0
BBL_LENGTH_2_total_pct,         -nan

BBL_LENGTH_3_count,             0
BBL_LENGTH_3_pct,         -nan
BBL_LENGTH_3_total_count,             0
BBL_LENGTH_3_total_pct,         -nan

BBL_LENGTH_4_count,             0
BBL_LENGTH_4_pct,         -nan
BBL_LENGTH_4_total_count,             0
BBL_LENGTH_4_total_pct,         -nan

BBL_LENGTH_5_count,             0
BBL_LENGTH_5_pct,         -nan
BBL_LENGTH_5_total_count,             0
BBL_LENGTH_5_total_pct,         -nan

BBL_LENGTH_6_count,             0
BBL_LENGTH_6_pct,         -nan
BBL_LENGTH_6_total_count,             0
BBL_LENGTH_6_total_pct,         -nan

BBL_LENGTH_7_count,             0
BBL_LENGTH_7_pct,         -nan
BBL_LENGTH_7_total_count,             0
BBL_LENGTH_7_total_pct,         -nan

BBL_LENGTH_8_count,             0
BBL_LENGTH_8_pct,         -nan
BBL_LENGTH_8_total_count,             0
BBL_LENGTH_8_total_pct,         -nan

BBL_LENGTH_9_count,             0
BBL_LENGTH_9_pct,         -nan
BBL_LENGTH_9_total_count,             0
BBL_LENGTH_9_total_pct,         -nan

BBL_LENGTH_10_count,             0
BBL_LENGTH_10_pct,         -nan
BBL_LENGTH_10_total_count,             0
BBL_LENGTH_10_total_pct,         -nan

BBL_LENGTH_11_count,             0
BBL_LENGTH_11_pct,         -nan
BBL_LENGTH_11_total_count,             0
BBL_LENGTH_11_total_pct,         -nan

BBL_LENGTH_12_count,             0
BBL_LENGTH_12_pct,         -nan
BBL_LENGTH_12_total_count,             0
BBL_LENGTH_12_total_pct,         -nan

BBL_LENGTH_13_count,             0
BBL_LENGTH_13_pct,         -nan
BBL_LENGTH_13_total_count,             0
BBL_LENGTH_13_total_pct,         -nan

BBL_LENGTH_14_count,             0
BBL_LENGTH_14_pct,         -nan
BBL_LENGTH_14_total_count,             0
BBL_LENGTH_14_total_pct,         -nan

BBL_LENGTH_15_count,             0
BBL_LENGTH_15_pct,         -nan
BBL_LENGTH_15_total_count,             0
BBL_LENGTH_15_total_pct,         -nan

BBL_LENGTH_16_count,             0
BBL_LENGTH_16_pct,         -nan
BBL_LENGTH_16_total_count,             0
BBL_LENGTH_16_total_pct,         -nan

BBL_LENGTH_17_count,             0
BBL_LENGTH_17_pct,         -nan
BBL_LENGTH_17_total_count,             0
BBL_LENGTH_17_total_pct,         -nan

BBL_LENGTH_18_count,             0
BBL_LENGTH_18_pct,         -nan
BBL_LENGTH_18_total_count,             0
BBL_LENGTH_18_total_pct,         -nan

BBL_LENGTH_19_count,             0
BBL_LENGTH_19_pct,         -nan
BBL_LENGTH_19_total_count,             0
BBL_LENGTH_19_total_pct,         -nan

BBL_LENGTH_20_count,             0
BBL_LENGTH_20_pct,         -nan
BBL_LENGTH_20_total_count,             0
BBL_LENGTH_20_total_pct,         -nan

BBL_LENGTH_21_count,             0
BBL_LENGTH_21_pct,         -nan
BBL_LENGTH_21_total_count,             0
BBL_LENGTH_21_total_pct,         -nan

BBL_LENGTH_22_count,             0
BBL_LENGTH_22_pct,         -nan
BBL_LENGTH_22_total_count,             0
BBL_LENGTH_22_total_pct,         -nan

BBL_LENGTH_23_count,             0
BBL_LENGTH_23_pct,         -nan
BBL_LENGTH_23_total_count,             0
BBL_LENGTH_23_total_pct,         -nan

BBL_LENGTH_24_count,             0
BBL_LENGTH_24_pct,         -nan
BBL_LENGTH_24_total_count,             0
BBL_LENGTH_24_total_pct,         -nan
BBL_LENGTH_24_sum_count,             0
BBL_LENGTH_24_sum_pct,         -nan
BBL_LENGTH_24_sum_total_count,             0
BBL_LENGTH_24_sum_total_pct,         -nan
BBL_LENGTH_24_mean,         -nan
BBL_LENGTH_24_stddev,         -nan
BBL_LENGTH_24_total_mean,         -nan
BBL_LENGTH_24_total_stddev,         -nan

BBL_DONT_END_PRED_NT_LENGTH_1_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_1_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_2_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_2_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_3_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_3_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_4_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_4_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_5_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_5_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_6_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_6_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_7_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_7_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_8_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_8_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_9_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_9_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_10_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_10_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_11_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_11_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_12_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_12_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_13_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_13_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_14_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_14_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_15_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_15_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_16_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_16_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_17_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_17_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_18_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_18_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_19_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_19_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_20_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_20_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_21_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_21_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_22_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_22_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_23_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_23_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_24_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_stddev,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_stddev,         -nan



