

#ifndef __GAUDI2_ARC_COMMON_PACKETS_H__
#define __GAUDI2_ARC_COMMON_PACKETS_H__

enum {
	CPU_ID_SCHED_ARC0 = 0, 
	CPU_ID_SCHED_ARC1 = 1, 
	CPU_ID_SCHED_ARC2 = 2, 
	CPU_ID_SCHED_ARC3 = 3, 
	
	CPU_ID_SCHED_ARC4 = 4, 
	
	CPU_ID_SCHED_ARC5 = 5, 

	CPU_ID_TPC_QMAN_ARC0 = 6,   
	CPU_ID_TPC_QMAN_ARC1 = 7,   
	CPU_ID_TPC_QMAN_ARC2 = 8,   
	CPU_ID_TPC_QMAN_ARC3 = 9,   
	CPU_ID_TPC_QMAN_ARC4 = 10,  
	CPU_ID_TPC_QMAN_ARC5 = 11,  
	CPU_ID_TPC_QMAN_ARC6 = 12,  
	CPU_ID_TPC_QMAN_ARC7 = 13,  
	CPU_ID_TPC_QMAN_ARC8 = 14,  
	CPU_ID_TPC_QMAN_ARC9 = 15,  
	CPU_ID_TPC_QMAN_ARC10 = 16, 
	CPU_ID_TPC_QMAN_ARC11 = 17, 
	CPU_ID_TPC_QMAN_ARC12 = 18, 
	CPU_ID_TPC_QMAN_ARC13 = 19, 
	CPU_ID_TPC_QMAN_ARC14 = 20, 
	CPU_ID_TPC_QMAN_ARC15 = 21, 
	CPU_ID_TPC_QMAN_ARC16 = 22, 
	CPU_ID_TPC_QMAN_ARC17 = 23, 
	CPU_ID_TPC_QMAN_ARC18 = 24, 
	CPU_ID_TPC_QMAN_ARC19 = 25, 
	CPU_ID_TPC_QMAN_ARC20 = 26, 
	CPU_ID_TPC_QMAN_ARC21 = 27, 
	CPU_ID_TPC_QMAN_ARC22 = 28, 
	CPU_ID_TPC_QMAN_ARC23 = 29, 
	CPU_ID_TPC_QMAN_ARC24 = 30, 

	CPU_ID_MME_QMAN_ARC0 = 31, 
	CPU_ID_MME_QMAN_ARC1 = 32, 

	CPU_ID_EDMA_QMAN_ARC0 = 33, 
	CPU_ID_EDMA_QMAN_ARC1 = 34, 
	CPU_ID_EDMA_QMAN_ARC2 = 35, 
	CPU_ID_EDMA_QMAN_ARC3 = 36, 
	CPU_ID_EDMA_QMAN_ARC4 = 37, 
	CPU_ID_EDMA_QMAN_ARC5 = 38, 
	CPU_ID_EDMA_QMAN_ARC6 = 39, 
	CPU_ID_EDMA_QMAN_ARC7 = 40, 

	CPU_ID_PDMA_QMAN_ARC0 = 41, 
	CPU_ID_PDMA_QMAN_ARC1 = 42, 

	CPU_ID_ROT_QMAN_ARC0 = 43, 
	CPU_ID_ROT_QMAN_ARC1 = 44, 

	CPU_ID_NIC_QMAN_ARC0 = 45,  
	CPU_ID_NIC_QMAN_ARC1 = 46,  
	CPU_ID_NIC_QMAN_ARC2 = 47,  
	CPU_ID_NIC_QMAN_ARC3 = 48,  
	CPU_ID_NIC_QMAN_ARC4 = 49,  
	CPU_ID_NIC_QMAN_ARC5 = 50,  
	CPU_ID_NIC_QMAN_ARC6 = 51,  
	CPU_ID_NIC_QMAN_ARC7 = 52,  
	CPU_ID_NIC_QMAN_ARC8 = 53,  
	CPU_ID_NIC_QMAN_ARC9 = 54,  
	CPU_ID_NIC_QMAN_ARC10 = 55, 
	CPU_ID_NIC_QMAN_ARC11 = 56, 
	CPU_ID_NIC_QMAN_ARC12 = 57, 
	CPU_ID_NIC_QMAN_ARC13 = 58, 
	CPU_ID_NIC_QMAN_ARC14 = 59, 
	CPU_ID_NIC_QMAN_ARC15 = 60, 
	CPU_ID_NIC_QMAN_ARC16 = 61, 
	CPU_ID_NIC_QMAN_ARC17 = 62, 
	CPU_ID_NIC_QMAN_ARC18 = 63, 
	CPU_ID_NIC_QMAN_ARC19 = 64, 
	CPU_ID_NIC_QMAN_ARC20 = 65, 
	CPU_ID_NIC_QMAN_ARC21 = 66, 
	CPU_ID_NIC_QMAN_ARC22 = 67, 
	CPU_ID_NIC_QMAN_ARC23 = 68, 

	CPU_ID_MAX = 69,
	CPU_ID_SCHED_MAX = 6,

	CPU_ID_ALL = 0xFE,
	CPU_ID_INVALID = 0xFF,
};

enum arc_regions_t {
	ARC_REGION0_UNSED  = 0,
	
	ARC_REGION1_SRAM = 1,
	
	ARC_REGION2_CFG = 2,
	
	ARC_REGION3_GENERAL = 3,
	
	ARC_REGION4_HBM0_FW = 4,
	
	ARC_REGION5_HBM1_GC_DATA = 5,
	
	ARC_REGION6_HBM2_GC_DATA = 6,
	
	ARC_REGION7_HBM3_GC_DATA = 7,
	
	ARC_REGION8_DCCM = 8,
	
	ARC_REGION9_PCIE = 9,
	
	ARC_REGION10_GENERAL = 10,
	
	ARC_REGION11_GENERAL = 11,
	
	ARC_REGION12_GENERAL = 12,
	
	ARC_REGION13_GENERAL = 13,
	
	ARC_REGION14_GENERAL = 14,
	
	ARC_REGION15_LBU = 15
	
};

#endif 
