set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ioRead.vo ioRead_v.sdo}}
	{{"Fast Model"} {ioRead_fast.vo ioRead_v_fast.sdo}}
}
