Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 651a8c246d5a45849cfa941977e42143 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot module_sim_cla_8bits_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.module_sim_cla_8bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'module_cla_8bits' does not have a parameter named WIDTH2 [D:/VIVADO/EJER5/Ejercicio_5/src/simulation/module_sim_cla_8bits.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "module_sim_cla_8bits_time_impl.sdf", for root module "module_sim_cla_8bits/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "module_sim_cla_8bits_time_impl.sdf", for root module "module_sim_cla_8bits/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.module_cla_8bits
Compiling module xil_defaultlib.module_sim_cla_8bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot module_sim_cla_8bits_time_impl
