Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's510_bench' from file '../rtl/s510.v'.
  Done elaborating 's510_bench'.
Mapping s510_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8912    -774  st_1_reg/CK --> st_0_reg/D
 area_map         8473    -768  st_2_reg/CK --> st_3_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8473    -768         0 st_2_reg/CK --> st_3_reg/D
 incr_delay       9111    -747         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       9169    -742         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       9169    -742         0 st_2_reg/CK --> st_0_reg/D

  Done mapping s510_bench
  Synthesis succeeded.
  Incrementally optimizing s510_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       9169    -742         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       9372    -710         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       9393    -709         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       9399    -708         0 st_2_reg/CK --> st_0_reg/D
 init_drc         9399    -708         0 st_2_reg/CK --> st_0_reg/D
 init_area        9399    -708         0 st_2_reg/CK --> st_0_reg/D
 rem_buf          8912    -708         0 st_2_reg/CK --> st_0_reg/D
 rem_inv          8552    -708         0 st_2_reg/CK --> st_0_reg/D
 merge_bi         8186    -708         0 st_2_reg/CK --> st_0_reg/D
 glob_area        8102    -708         0 st_2_reg/CK --> st_0_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8102    -708         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       8374    -705         0 st_1_reg/CK --> st_2_reg/D
 incr_delay       8384    -703         0 st_1_reg/CK --> st_0_reg/D
 incr_delay       8416    -702         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       8431    -699         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       8499    -697         0 st_2_reg/CK --> st_0_reg/D
 incr_delay       8499    -696         0 st_1_reg/CK --> st_2_reg/D
 init_drc         8499    -696         0 st_1_reg/CK --> st_2_reg/D
 init_area        8499    -696         0 st_1_reg/CK --> st_2_reg/D
 rem_buf          8285    -696         0 st_1_reg/CK --> st_2_reg/D
 rem_inv          8191    -696         0 st_1_reg/CK --> st_2_reg/D
 merge_bi         8107    -696         0 st_1_reg/CK --> st_2_reg/D
 glob_area        8071    -696         0 st_1_reg/CK --> st_2_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8071    -696         0 st_1_reg/CK --> st_2_reg/D
 init_area        8071    -696         0 st_1_reg/CK --> st_2_reg/D

  Done mapping s510_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:06 PM
  Module:                 s510_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
st_1_reg/CK                                    0               0 R
st_1_reg/Q          DFFSRX1       1   12.6    48     +89      89 R
g1286/A                                               +0      89  
g1286/Y             INVX2         3   25.6    36     +37     126 F
g1285/A                                               +0     126  
g1285/Y             CLKBUFX3      4   34.5    36     +67     194 F
g1177/A                                               +0     194  
g1177/Y             CLKBUFX3      3   39.6    39     +71     264 F
g17/A                                                 +0     264  
g17/Y               INVX4         6   43.0    34     +33     298 R
g12/A                                                 +0     298  
g12/Y               NAND2X1       2   14.3    60     +52     350 F
g947/B                                                +0     350  
g947/Y              NOR2X1        1    8.0    49     +44     394 R
g1245/B                                               +0     394  
g1245/Y             NOR2X1        1    8.7    40     +35     429 F
g44/B                                                 +0     429  
g44/Y               NAND4X1       1    6.3    73     +51     480 R
g869/B                                                +0     480  
g869/Y              OR2X1         1   18.7    49     +68     549 R
st_2_reg/D          DFFSRX1                           +0     549  
st_2_reg/CK         setup                      0    +148     696 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -696ps (TIMING VIOLATION)
Start-point  : st_1_reg/CK
End-point    : st_2_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:06 PM
  Module:                 s510_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1           9   282.267    gsclib 
AOI21X1         16   501.808    gsclib 
AOI22X1          4   167.272    gsclib 
BUFX1            1    31.363    gsclib 
CLKBUFX1        10   261.360    gsclib 
CLKBUFX2         2    62.726    gsclib 
CLKBUFX3         8   250.904    gsclib 
DFFSRX1          6   972.258    gsclib 
INVX1           54  1129.086    gsclib 
INVX2           10   261.360    gsclib 
INVX4            3    94.089    gsclib 
MX2X1            1    62.726    gsclib 
NAND2X1         47  1228.392    gsclib 
NAND2X2          6   219.540    gsclib 
NAND3X1         19   695.210    gsclib 
NAND4X1          5   209.090    gsclib 
NOR2X1          36   940.896    gsclib 
OAI21X1         10   418.180    gsclib 
OR2X1            9   282.267    gsclib 
---------------------------------------
total          256  8070.794           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential         6  972.258   12.0 
inverter          67 1484.535   18.4 
buffer            21  606.353    7.5 
logic            162 5007.648   62.0 
-------------------------------------
total            256 8070.794  100.0 

Normal exit.
