DECL|ADC_CLOCKS|macro|ADC_CLOCKS
DECL|AHB_CLK_CTRL0|macro|AHB_CLK_CTRL0
DECL|AHB_CLK_CTRL1|macro|AHB_CLK_CTRL1
DECL|ASYNC_CLK_CTRL0|macro|ASYNC_CLK_CTRL0
DECL|BI2C_CLOCKS|macro|BI2C_CLOCKS
DECL|CLK_GATE_ABSTRACT_BITS_SHIFT|macro|CLK_GATE_ABSTRACT_BITS_SHIFT
DECL|CLK_GATE_ABSTRACT_REG_OFFSET|macro|CLK_GATE_ABSTRACT_REG_OFFSET
DECL|CLK_GATE_BIT_SHIFT_MASK|macro|CLK_GATE_BIT_SHIFT_MASK
DECL|CLK_GATE_BIT_SHIFT_SHIFT|macro|CLK_GATE_BIT_SHIFT_SHIFT
DECL|CLK_GATE_DEFINE|macro|CLK_GATE_DEFINE
DECL|CLK_GATE_REG_OFFSET_MASK|macro|CLK_GATE_REG_OFFSET_MASK
DECL|CLK_GATE_REG_OFFSET_SHIFT|macro|CLK_GATE_REG_OFFSET_SHIFT
DECL|CLOCK_DisableClock|function|static inline void CLOCK_DisableClock(clock_ip_name_t clk)
DECL|CLOCK_DisableUsbfs0Clock|function|static inline void CLOCK_DisableUsbfs0Clock(void)
DECL|CLOCK_EnableClock|function|static inline void CLOCK_EnableClock(clock_ip_name_t clk)
DECL|CLOCK_GetAsyncApbClkSrc|function|__STATIC_INLINE async_clock_src_t CLOCK_GetAsyncApbClkSrc(void)
DECL|CLOCK_IsSystemPLLLocked|function|__STATIC_INLINE bool CLOCK_IsSystemPLLLocked(void)
DECL|CLOCK_SetBypassPLL|function|__STATIC_INLINE void CLOCK_SetBypassPLL(bool bypass)
DECL|CLOCK_SetFLASHAccessCycles|function|static inline void CLOCK_SetFLASHAccessCycles(clock_flashtim_t clks)
DECL|CM_ADCASYNCCLKSEL|macro|CM_ADCASYNCCLKSEL
DECL|CM_ASYNCAPB|macro|CM_ASYNCAPB
DECL|CM_AUDPLLCLKSEL|macro|CM_AUDPLLCLKSEL
DECL|CM_CLKOUTCLKSELA|macro|CM_CLKOUTCLKSELA
DECL|CM_CLKOUTCLKSELB|macro|CM_CLKOUTCLKSELB
DECL|CM_DMICCLKSEL|macro|CM_DMICCLKSEL
DECL|CM_FRGCLKSEL|macro|CM_FRGCLKSEL
DECL|CM_FXCOMCLKSEL0|macro|CM_FXCOMCLKSEL0
DECL|CM_FXCOMCLKSEL10|macro|CM_FXCOMCLKSEL10
DECL|CM_FXCOMCLKSEL11|macro|CM_FXCOMCLKSEL11
DECL|CM_FXCOMCLKSEL1|macro|CM_FXCOMCLKSEL1
DECL|CM_FXCOMCLKSEL2|macro|CM_FXCOMCLKSEL2
DECL|CM_FXCOMCLKSEL3|macro|CM_FXCOMCLKSEL3
DECL|CM_FXCOMCLKSEL4|macro|CM_FXCOMCLKSEL4
DECL|CM_FXCOMCLKSEL5|macro|CM_FXCOMCLKSEL5
DECL|CM_FXCOMCLKSEL6|macro|CM_FXCOMCLKSEL6
DECL|CM_FXCOMCLKSEL7|macro|CM_FXCOMCLKSEL7
DECL|CM_FXCOMCLKSEL8|macro|CM_FXCOMCLKSEL8
DECL|CM_FXCOMCLKSEL9|macro|CM_FXCOMCLKSEL9
DECL|CM_FXI2S0MCLKCLKSEL|macro|CM_FXI2S0MCLKCLKSEL
DECL|CM_FXI2S1MCLKCLKSEL|macro|CM_FXI2S1MCLKCLKSEL
DECL|CM_MAINCLKSELA|macro|CM_MAINCLKSELA
DECL|CM_MAINCLKSELB|macro|CM_MAINCLKSELB
DECL|CM_SCTPLLCLKSEL|macro|CM_SCTPLLCLKSEL
DECL|CM_SPIFICLKSEL|macro|CM_SPIFICLKSEL
DECL|CM_SYSPLLCLKSEL|macro|CM_SYSPLLCLKSEL
DECL|CM_USB1CLKSEL|macro|CM_USB1CLKSEL
DECL|CM_USBCLKSEL|macro|CM_USBCLKSEL
DECL|CM_USBPLLCLKSEL|macro|CM_USBPLLCLKSEL
DECL|CRC_CLOCKS|macro|CRC_CLOCKS
DECL|CTIMER_CLOCKS|macro|CTIMER_CLOCKS
DECL|DMA_CLOCKS|macro|DMA_CLOCKS
DECL|DMIC_CLOCKS|macro|DMIC_CLOCKS
DECL|FLEXCOMM_CLOCKS|macro|FLEXCOMM_CLOCKS
DECL|FLEXI2S_CLOCKS|macro|FLEXI2S_CLOCKS
DECL|GINT_CLOCKS|macro|GINT_CLOCKS
DECL|GPIO_CLOCKS|macro|GPIO_CLOCKS
DECL|LPSI_CLOCKS|macro|LPSI_CLOCKS
DECL|LPUART_CLOCKS|macro|LPUART_CLOCKS
DECL|MRT_CLOCKS|macro|MRT_CLOCKS
DECL|MUX_A|macro|MUX_A
DECL|MUX_B|macro|MUX_B
DECL|MUX_C|macro|MUX_C
DECL|MUX_D|macro|MUX_D
DECL|MUX_E|macro|MUX_E
DECL|PLL_CONFIGFLAG_FORCENOFRACT|macro|PLL_CONFIGFLAG_FORCENOFRACT
DECL|PLL_CONFIGFLAG_USEINRATE|macro|PLL_CONFIGFLAG_USEINRATE
DECL|PLL_SETUPFLAG_ADGVOLT|macro|PLL_SETUPFLAG_ADGVOLT
DECL|PLL_SETUPFLAG_POWERUP|macro|PLL_SETUPFLAG_POWERUP
DECL|PLL_SETUPFLAG_USEFEEDBACKDIV2|macro|PLL_SETUPFLAG_USEFEEDBACKDIV2
DECL|PLL_SETUPFLAG_WAITLOCK|macro|PLL_SETUPFLAG_WAITLOCK
DECL|RTC_CLOCKS|macro|RTC_CLOCKS
DECL|SCT_CLOCKS|macro|SCT_CLOCKS
DECL|USBD_CLOCKS|macro|USBD_CLOCKS
DECL|UTICK_CLOCKS|macro|UTICK_CLOCKS
DECL|WWDT_CLOCKS|macro|WWDT_CLOCKS
DECL|_FSL_CLOCK_H_|macro|_FSL_CLOCK_H_
DECL|_async_clock_src|enum|typedef enum _async_clock_src
DECL|_clock_attach_id|enum|typedef enum _clock_attach_id
DECL|_clock_div_name|enum|typedef enum _clock_div_name
DECL|_clock_flashtim|enum|typedef enum _clock_flashtim
DECL|_clock_ip_name|enum|typedef enum _clock_ip_name
DECL|_clock_name|enum|typedef enum _clock_name
DECL|_clock_usb_src|enum|typedef enum _clock_usb_src
DECL|_pll_config|struct|typedef struct _pll_config
DECL|_pll_error|enum|typedef enum _pll_error
DECL|_pll_setup|struct|typedef struct _pll_setup
DECL|_ss_modwvctrl|enum|typedef enum _ss_modwvctrl
DECL|_ss_progmoddp|enum|typedef enum _ss_progmoddp
DECL|_ss_progmodfm|enum|typedef enum _ss_progmodfm
DECL|async_clock_src_t|typedef|} async_clock_src_t;
DECL|clock_attach_id_t|typedef|} clock_attach_id_t;
DECL|clock_div_name_t|typedef|} clock_div_name_t;
DECL|clock_flashtim_t|typedef|} clock_flashtim_t;
DECL|clock_ip_name_t|typedef|} clock_ip_name_t;
DECL|clock_name_t|typedef|} clock_name_t;
DECL|clock_usb_src_t|typedef|} clock_usb_src_t;
DECL|desiredRate|member|uint32_t desiredRate; /*!< Desired PLL rate in Hz */
DECL|flags|member|uint32_t flags; /*!< PLL configuration flags, Or'ed value of PLL_CONFIGFLAG_* definitions */
DECL|flags|member|uint32_t flags; /*!< PLL setup flags, Or'ed value of PLL_SETUPFLAG_* definitions */
DECL|inputRate|member|uint32_t inputRate; /*!< PLL input clock in Hz, only used if PLL_CONFIGFLAG_USEINRATE flag is set */
DECL|kCLOCK_Adc0|enumerator|kCLOCK_Adc0 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 27),
DECL|kCLOCK_AsyncApbClk|enumerator|kCLOCK_AsyncApbClk, /*!< Async APB clock */
DECL|kCLOCK_AsyncFro12Mhz|enumerator|kCLOCK_AsyncFro12Mhz, /*!< 12MHz FRO */
DECL|kCLOCK_AsyncMainClk|enumerator|kCLOCK_AsyncMainClk = 0, /*!< Main System clock */
DECL|kCLOCK_BI2c0|enumerator|kCLOCK_BI2c0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
DECL|kCLOCK_BI2c1|enumerator|kCLOCK_BI2c1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
DECL|kCLOCK_BI2c2|enumerator|kCLOCK_BI2c2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
DECL|kCLOCK_BI2c3|enumerator|kCLOCK_BI2c3 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
DECL|kCLOCK_BI2c4|enumerator|kCLOCK_BI2c4 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
DECL|kCLOCK_BI2c5|enumerator|kCLOCK_BI2c5 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
DECL|kCLOCK_BI2c6|enumerator|kCLOCK_BI2c6 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
DECL|kCLOCK_BI2c7|enumerator|kCLOCK_BI2c7 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
DECL|kCLOCK_BodyBias0|enumerator|kCLOCK_BodyBias0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 29),
DECL|kCLOCK_BusClk|enumerator|kCLOCK_BusClk, /*!< Bus clock (AHB clock) */
DECL|kCLOCK_CoreSysClk|enumerator|kCLOCK_CoreSysClk, /*!< Core/system clock (aka MAIN_CLK) */
DECL|kCLOCK_Crc|enumerator|kCLOCK_Crc = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 21),
DECL|kCLOCK_Ct32b0|enumerator|kCLOCK_Ct32b0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 26),
DECL|kCLOCK_Ct32b1|enumerator|kCLOCK_Ct32b1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 27),
DECL|kCLOCK_Ct32b2|enumerator|kCLOCK_Ct32b2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 22),
DECL|kCLOCK_Ct32b3|enumerator|kCLOCK_Ct32b3 = CLK_GATE_DEFINE(ASYNC_CLK_CTRL0, 13),
DECL|kCLOCK_Ct32b4|enumerator|kCLOCK_Ct32b4 = CLK_GATE_DEFINE(ASYNC_CLK_CTRL0, 14)
DECL|kCLOCK_DMic|enumerator|kCLOCK_DMic = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 19),
DECL|kCLOCK_DivAdcAsyncClk|enumerator|kCLOCK_DivAdcAsyncClk = 37,
DECL|kCLOCK_DivAhbClk|enumerator|kCLOCK_DivAhbClk = 32,
DECL|kCLOCK_DivClkOut|enumerator|kCLOCK_DivClkOut = 33,
DECL|kCLOCK_DivDmicClk|enumerator|kCLOCK_DivDmicClk = 42,
DECL|kCLOCK_DivFrg|enumerator|kCLOCK_DivFrg = 40,
DECL|kCLOCK_DivFxI2s0MClk|enumerator|kCLOCK_DivFxI2s0MClk = 43
DECL|kCLOCK_DivSpifiClk|enumerator|kCLOCK_DivSpifiClk = 36,
DECL|kCLOCK_DivSystickClk|enumerator|kCLOCK_DivSystickClk = 0,
DECL|kCLOCK_DivTraceClk|enumerator|kCLOCK_DivTraceClk = 1,
DECL|kCLOCK_DivUsbClk|enumerator|kCLOCK_DivUsbClk = 38,
DECL|kCLOCK_Dma|enumerator|kCLOCK_Dma = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 20),
DECL|kCLOCK_Dmic|enumerator|kCLOCK_Dmic, /*!< Digital Mic clock */
DECL|kCLOCK_ExtClk|enumerator|kCLOCK_ExtClk, /*!< External Clock */
DECL|kCLOCK_EzhArchB0|enumerator|kCLOCK_EzhArchB0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 31),
DECL|kCLOCK_Flash1Cycle|enumerator|kCLOCK_Flash1Cycle = 0, /*!< Flash accesses use 1 CPU clock */
DECL|kCLOCK_Flash2Cycle|enumerator|kCLOCK_Flash2Cycle, /*!< Flash accesses use 2 CPU clocks */
DECL|kCLOCK_Flash3Cycle|enumerator|kCLOCK_Flash3Cycle, /*!< Flash accesses use 3 CPU clocks */
DECL|kCLOCK_Flash4Cycle|enumerator|kCLOCK_Flash4Cycle, /*!< Flash accesses use 4 CPU clocks */
DECL|kCLOCK_Flash5Cycle|enumerator|kCLOCK_Flash5Cycle, /*!< Flash accesses use 5 CPU clocks */
DECL|kCLOCK_Flash6Cycle|enumerator|kCLOCK_Flash6Cycle, /*!< Flash accesses use 6 CPU clocks */
DECL|kCLOCK_Flash7Cycle|enumerator|kCLOCK_Flash7Cycle, /*!< Flash accesses use 7 CPU clocks */
DECL|kCLOCK_Flash8Cycle|enumerator|kCLOCK_Flash8Cycle /*!< Flash accesses use 8 CPU clocks */
DECL|kCLOCK_Flash|enumerator|kCLOCK_Flash = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 7),
DECL|kCLOCK_FlexComm0|enumerator|kCLOCK_FlexComm0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
DECL|kCLOCK_FlexComm1|enumerator|kCLOCK_FlexComm1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
DECL|kCLOCK_FlexComm2|enumerator|kCLOCK_FlexComm2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
DECL|kCLOCK_FlexComm3|enumerator|kCLOCK_FlexComm3 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
DECL|kCLOCK_FlexComm4|enumerator|kCLOCK_FlexComm4 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
DECL|kCLOCK_FlexComm5|enumerator|kCLOCK_FlexComm5 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
DECL|kCLOCK_FlexComm6|enumerator|kCLOCK_FlexComm6 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
DECL|kCLOCK_FlexComm7|enumerator|kCLOCK_FlexComm7 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
DECL|kCLOCK_FlexI2S|enumerator|kCLOCK_FlexI2S, /*!< FlexI2S clock */
DECL|kCLOCK_FlexI2s0|enumerator|kCLOCK_FlexI2s0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
DECL|kCLOCK_FlexI2s1|enumerator|kCLOCK_FlexI2s1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
DECL|kCLOCK_FlexI2s2|enumerator|kCLOCK_FlexI2s2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
DECL|kCLOCK_FlexI2s3|enumerator|kCLOCK_FlexI2s3 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
DECL|kCLOCK_FlexI2s4|enumerator|kCLOCK_FlexI2s4 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
DECL|kCLOCK_FlexI2s5|enumerator|kCLOCK_FlexI2s5 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
DECL|kCLOCK_FlexI2s6|enumerator|kCLOCK_FlexI2s6 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
DECL|kCLOCK_FlexI2s7|enumerator|kCLOCK_FlexI2s7 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
DECL|kCLOCK_Flexcomm0|enumerator|kCLOCK_Flexcomm0, /*!< Flexcomm0Clock */
DECL|kCLOCK_Flexcomm1|enumerator|kCLOCK_Flexcomm1, /*!< Flexcomm1Clock */
DECL|kCLOCK_Flexcomm2|enumerator|kCLOCK_Flexcomm2, /*!< Flexcomm2Clock */
DECL|kCLOCK_Flexcomm3|enumerator|kCLOCK_Flexcomm3, /*!< Flexcomm3Clock */
DECL|kCLOCK_Flexcomm4|enumerator|kCLOCK_Flexcomm4, /*!< Flexcomm4Clock */
DECL|kCLOCK_Flexcomm5|enumerator|kCLOCK_Flexcomm5, /*!< Flexcomm5Clock */
DECL|kCLOCK_Flexcomm6|enumerator|kCLOCK_Flexcomm6, /*!< Flexcomm6Clock */
DECL|kCLOCK_Flexcomm7|enumerator|kCLOCK_Flexcomm7, /*!< Flexcomm7Clock */
DECL|kCLOCK_Fmc|enumerator|kCLOCK_Fmc = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 8),
DECL|kCLOCK_Frg|enumerator|kCLOCK_Frg, /*!< Frg Clock */
DECL|kCLOCK_Fro12M|enumerator|kCLOCK_Fro12M, /*!< FRO12M */
DECL|kCLOCK_FroHf|enumerator|kCLOCK_FroHf, /*!< FRO48/96 */
DECL|kCLOCK_Gint|enumerator|kCLOCK_Gint = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 19), /* GPIO_GLOBALINT0 and GPIO_GLOBALINT1 share the same slot */
DECL|kCLOCK_Gpio0|enumerator|kCLOCK_Gpio0 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 14),
DECL|kCLOCK_Gpio1|enumerator|kCLOCK_Gpio1 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 15),
DECL|kCLOCK_Gpio2|enumerator|kCLOCK_Gpio2 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 16),
DECL|kCLOCK_Gpio3|enumerator|kCLOCK_Gpio3 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 17),
DECL|kCLOCK_InputMux|enumerator|kCLOCK_InputMux = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 11),
DECL|kCLOCK_Iocon|enumerator|kCLOCK_Iocon = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 13),
DECL|kCLOCK_IpInvalid|enumerator|kCLOCK_IpInvalid = 0U,
DECL|kCLOCK_LSpi0|enumerator|kCLOCK_LSpi0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
DECL|kCLOCK_LSpi1|enumerator|kCLOCK_LSpi1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
DECL|kCLOCK_LSpi2|enumerator|kCLOCK_LSpi2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
DECL|kCLOCK_LSpi3|enumerator|kCLOCK_LSpi3 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
DECL|kCLOCK_LSpi4|enumerator|kCLOCK_LSpi4 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
DECL|kCLOCK_LSpi5|enumerator|kCLOCK_LSpi5 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
DECL|kCLOCK_LSpi6|enumerator|kCLOCK_LSpi6 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
DECL|kCLOCK_LSpi7|enumerator|kCLOCK_LSpi7 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
DECL|kCLOCK_Mailbox|enumerator|kCLOCK_Mailbox = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 26),
DECL|kCLOCK_MinUart0|enumerator|kCLOCK_MinUart0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
DECL|kCLOCK_MinUart1|enumerator|kCLOCK_MinUart1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
DECL|kCLOCK_MinUart2|enumerator|kCLOCK_MinUart2 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
DECL|kCLOCK_MinUart3|enumerator|kCLOCK_MinUart3 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
DECL|kCLOCK_MinUart4|enumerator|kCLOCK_MinUart4 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
DECL|kCLOCK_MinUart5|enumerator|kCLOCK_MinUart5 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
DECL|kCLOCK_MinUart6|enumerator|kCLOCK_MinUart6 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
DECL|kCLOCK_MinUart7|enumerator|kCLOCK_MinUart7 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
DECL|kCLOCK_Mrt|enumerator|kCLOCK_Mrt = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 0),
DECL|kCLOCK_Pint|enumerator|kCLOCK_Pint = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 18),
DECL|kCLOCK_PllOut|enumerator|kCLOCK_PllOut, /*!< PLL Output */
DECL|kCLOCK_Pvtvf0|enumerator|kCLOCK_Pvtvf0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 28),
DECL|kCLOCK_Pvtvf1|enumerator|kCLOCK_Pvtvf1 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 28),
DECL|kCLOCK_Regfile|enumerator|kCLOCK_Regfile = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 6),
DECL|kCLOCK_Rom|enumerator|kCLOCK_Rom = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 1),
DECL|kCLOCK_Rtc|enumerator|kCLOCK_Rtc = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 23),
DECL|kCLOCK_Sct0|enumerator|kCLOCK_Sct0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 2),
DECL|kCLOCK_SctIpu0|enumerator|kCLOCK_SctIpu0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 6),
DECL|kCLOCK_Sram1|enumerator|kCLOCK_Sram1 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 3),
DECL|kCLOCK_Sram2|enumerator|kCLOCK_Sram2 = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 4),
DECL|kCLOCK_UsbClk|enumerator|kCLOCK_UsbClk, /*!< USB input */
DECL|kCLOCK_UsbSrcFro|enumerator|kCLOCK_UsbSrcFro = (uint32_t)kCLOCK_FroHf, /*!< Use FRO 96 or 48 MHz. */
DECL|kCLOCK_UsbSrcMainClock|enumerator|kCLOCK_UsbSrcMainClock = (uint32_t)kCLOCK_CoreSysClk, /*!< Use Main clock. */
DECL|kCLOCK_UsbSrcNone|enumerator|kCLOCK_UsbSrcNone = SYSCON_USBCLKSEL_SEL(
DECL|kCLOCK_UsbSrcSystemPll|enumerator|kCLOCK_UsbSrcSystemPll = (uint32_t)kCLOCK_PllOut, /*!< Use System PLL output. */
DECL|kCLOCK_Usbd0|enumerator|kCLOCK_Usbd0 = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 25),
DECL|kCLOCK_Utick|enumerator|kCLOCK_Utick = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 10),
DECL|kCLOCK_Wwdt|enumerator|kCLOCK_Wwdt = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 22),
DECL|kClock_WdtOsc|enumerator|kClock_WdtOsc, /*!< Watchdog Oscillator */
DECL|kEXT_CLK_to_CLKOUT|enumerator|kEXT_CLK_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 1),
DECL|kEXT_CLK_to_MAIN_CLK|enumerator|kEXT_CLK_to_MAIN_CLK = MUX_A(CM_MAINCLKSELA, 1) | MUX_B(CM_MAINCLKSELB, 0),
DECL|kEXT_CLK_to_SYS_PLL|enumerator|kEXT_CLK_to_SYS_PLL = MUX_A(CM_SYSPLLCLKSEL, 1),
DECL|kFRG_to_FLEXCOMM0|enumerator|kFRG_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 4),
DECL|kFRG_to_FLEXCOMM1|enumerator|kFRG_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 4),
DECL|kFRG_to_FLEXCOMM2|enumerator|kFRG_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 4),
DECL|kFRG_to_FLEXCOMM3|enumerator|kFRG_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 4),
DECL|kFRG_to_FLEXCOMM4|enumerator|kFRG_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 4),
DECL|kFRG_to_FLEXCOMM5|enumerator|kFRG_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 4),
DECL|kFRG_to_FLEXCOMM6|enumerator|kFRG_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 4),
DECL|kFRG_to_FLEXCOMM7|enumerator|kFRG_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 4),
DECL|kFRO12M_to_ASYNC_APB|enumerator|kFRO12M_to_ASYNC_APB = MUX_A(CM_ASYNCAPB, 1),
DECL|kFRO12M_to_CLKOUT|enumerator|kFRO12M_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 5),
DECL|kFRO12M_to_DMIC|enumerator|kFRO12M_to_DMIC = MUX_A(CM_DMICCLKSEL, 0),
DECL|kFRO12M_to_FLEXCOMM0|enumerator|kFRO12M_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 0),
DECL|kFRO12M_to_FLEXCOMM1|enumerator|kFRO12M_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 0),
DECL|kFRO12M_to_FLEXCOMM2|enumerator|kFRO12M_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 0),
DECL|kFRO12M_to_FLEXCOMM3|enumerator|kFRO12M_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 0),
DECL|kFRO12M_to_FLEXCOMM4|enumerator|kFRO12M_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 0),
DECL|kFRO12M_to_FLEXCOMM5|enumerator|kFRO12M_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 0),
DECL|kFRO12M_to_FLEXCOMM6|enumerator|kFRO12M_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 0),
DECL|kFRO12M_to_FLEXCOMM7|enumerator|kFRO12M_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 0),
DECL|kFRO12M_to_FRG|enumerator|kFRO12M_to_FRG = MUX_A(CM_FRGCLKSEL, 2),
DECL|kFRO12M_to_MAIN_CLK|enumerator|kFRO12M_to_MAIN_CLK = MUX_A(CM_MAINCLKSELA, 0) | MUX_B(CM_MAINCLKSELB, 0),
DECL|kFRO12M_to_SYS_PLL|enumerator|kFRO12M_to_SYS_PLL = MUX_A(CM_SYSPLLCLKSEL, 0),
DECL|kFRO_HF_to_ADC_CLK|enumerator|kFRO_HF_to_ADC_CLK = MUX_A(CM_ADCASYNCCLKSEL, 2),
DECL|kFRO_HF_to_CLKOUT|enumerator|kFRO_HF_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 3),
DECL|kFRO_HF_to_DMIC|enumerator|kFRO_HF_to_DMIC = MUX_A(CM_DMICCLKSEL, 1),
DECL|kFRO_HF_to_FLEXCOMM0|enumerator|kFRO_HF_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 1),
DECL|kFRO_HF_to_FLEXCOMM1|enumerator|kFRO_HF_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 1),
DECL|kFRO_HF_to_FLEXCOMM2|enumerator|kFRO_HF_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 1),
DECL|kFRO_HF_to_FLEXCOMM3|enumerator|kFRO_HF_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 1),
DECL|kFRO_HF_to_FLEXCOMM4|enumerator|kFRO_HF_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 1),
DECL|kFRO_HF_to_FLEXCOMM5|enumerator|kFRO_HF_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 1),
DECL|kFRO_HF_to_FLEXCOMM6|enumerator|kFRO_HF_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 1),
DECL|kFRO_HF_to_FLEXCOMM7|enumerator|kFRO_HF_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 1),
DECL|kFRO_HF_to_FRG|enumerator|kFRO_HF_to_FRG = MUX_A(CM_FRGCLKSEL, 3),
DECL|kFRO_HF_to_MAIN_CLK|enumerator|kFRO_HF_to_MAIN_CLK = MUX_A(CM_MAINCLKSELA, 3) | MUX_B(CM_MAINCLKSELB, 0),
DECL|kFRO_HF_to_MCLK|enumerator|kFRO_HF_to_MCLK = MUX_A(CM_FXI2S0MCLKCLKSEL, 0),
DECL|kFRO_HF_to_SPIFI_CLK|enumerator|kFRO_HF_to_SPIFI_CLK = MUX_A(CM_SPIFICLKSEL, 3),
DECL|kFRO_HF_to_USB_CLK|enumerator|kFRO_HF_to_USB_CLK = MUX_A(CM_USBCLKSEL, 0),
DECL|kMAIN_CLK_to_ADC_CLK|enumerator|kMAIN_CLK_to_ADC_CLK = MUX_A(CM_ADCASYNCCLKSEL, 0),
DECL|kMAIN_CLK_to_ASYNC_APB|enumerator|kMAIN_CLK_to_ASYNC_APB = MUX_A(CM_ASYNCAPB, 0),
DECL|kMAIN_CLK_to_CLKOUT|enumerator|kMAIN_CLK_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 0),
DECL|kMAIN_CLK_to_DMIC|enumerator|kMAIN_CLK_to_DMIC = MUX_A(CM_DMICCLKSEL, 4),
DECL|kMAIN_CLK_to_FRG|enumerator|kMAIN_CLK_to_FRG = MUX_A(CM_FRGCLKSEL, 0),
DECL|kMAIN_CLK_to_SPIFI_CLK|enumerator|kMAIN_CLK_to_SPIFI_CLK = MUX_A(CM_SPIFICLKSEL, 0),
DECL|kMAIN_CLK_to_USB_CLK|enumerator|kMAIN_CLK_to_USB_CLK = MUX_A(CM_USBCLKSEL, 2),
DECL|kMCLK_to_DMIC|enumerator|kMCLK_to_DMIC = MUX_A(CM_DMICCLKSEL, 3),
DECL|kMCLK_to_FLEXCOMM0|enumerator|kMCLK_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 3),
DECL|kMCLK_to_FLEXCOMM1|enumerator|kMCLK_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 3),
DECL|kMCLK_to_FLEXCOMM2|enumerator|kMCLK_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 3),
DECL|kMCLK_to_FLEXCOMM3|enumerator|kMCLK_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 3),
DECL|kMCLK_to_FLEXCOMM4|enumerator|kMCLK_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 3),
DECL|kMCLK_to_FLEXCOMM5|enumerator|kMCLK_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 3),
DECL|kMCLK_to_FLEXCOMM6|enumerator|kMCLK_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 3),
DECL|kMCLK_to_FLEXCOMM7|enumerator|kMCLK_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 3),
DECL|kNONE_to_ADC_CLK|enumerator|kNONE_to_ADC_CLK = MUX_A(CM_ADCASYNCCLKSEL, 7),
DECL|kNONE_to_CLKOUT|enumerator|kNONE_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 7),
DECL|kNONE_to_DMIC|enumerator|kNONE_to_DMIC = MUX_A(CM_DMICCLKSEL, 7),
DECL|kNONE_to_FLEXCOMM0|enumerator|kNONE_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 7),
DECL|kNONE_to_FLEXCOMM1|enumerator|kNONE_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 7),
DECL|kNONE_to_FLEXCOMM2|enumerator|kNONE_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 7),
DECL|kNONE_to_FLEXCOMM3|enumerator|kNONE_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 7),
DECL|kNONE_to_FLEXCOMM4|enumerator|kNONE_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 7),
DECL|kNONE_to_FLEXCOMM5|enumerator|kNONE_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 7),
DECL|kNONE_to_FLEXCOMM6|enumerator|kNONE_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 7),
DECL|kNONE_to_FLEXCOMM7|enumerator|kNONE_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 7),
DECL|kNONE_to_FRG|enumerator|kNONE_to_FRG = MUX_A(CM_FRGCLKSEL, 7),
DECL|kNONE_to_MCLK|enumerator|kNONE_to_MCLK = MUX_A(CM_FXI2S0MCLKCLKSEL, 7),
DECL|kNONE_to_NONE|enumerator|kNONE_to_NONE = 0x80000000U,
DECL|kNONE_to_SPIFI_CLK|enumerator|kNONE_to_SPIFI_CLK = MUX_A(CM_SPIFICLKSEL, 7),
DECL|kNONE_to_SYS_PLL|enumerator|kNONE_to_SYS_PLL = MUX_A(CM_SYSPLLCLKSEL, 7),
DECL|kNONE_to_USB_CLK|enumerator|kNONE_to_USB_CLK = MUX_A(CM_USBCLKSEL, 7),
DECL|kOSC32K_to_CLKOUT|enumerator|kOSC32K_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 6),
DECL|kOSC32K_to_MAIN_CLK|enumerator|kOSC32K_to_MAIN_CLK = MUX_A(CM_MAINCLKSELB, 3),
DECL|kOSC32K_to_SYS_PLL|enumerator|kOSC32K_to_SYS_PLL = MUX_A(CM_SYSPLLCLKSEL, 3),
DECL|kSS_MC_MAXC|enumerator|kSS_MC_MAXC = (3 << 26), /*!< max. compensation */
DECL|kSS_MC_NOC|enumerator|kSS_MC_NOC = (0 << 26), /*!< no compensation */
DECL|kSS_MC_RECC|enumerator|kSS_MC_RECC = (2 << 26), /*!< recommended setting */
DECL|kSS_MF_128|enumerator|kSS_MF_128 = (3 << 20), /*!< Nss = 128 (fm ? 15.6 - 31.3 kHz) */
DECL|kSS_MF_16|enumerator|kSS_MF_16 = (7 << 20) /*!< Nss = 16 (fm ? 125- 250 kHz) */
DECL|kSS_MF_24|enumerator|kSS_MF_24 = (6 << 20), /*!< Nss ?= 24 (fm ? 83.3- 166.6 kHz) */
DECL|kSS_MF_256|enumerator|kSS_MF_256 = (2 << 20), /*!< Nss = 256 (fm ? 7.8 - 15.6 kHz) */
DECL|kSS_MF_32|enumerator|kSS_MF_32 = (5 << 20), /*!< Nss = 32 (fm ? 62.5- 125 kHz) */
DECL|kSS_MF_384|enumerator|kSS_MF_384 = (1 << 20), /*!< Nss ?= 384 (fm ? 5.2 - 10.4 kHz) */
DECL|kSS_MF_512|enumerator|kSS_MF_512 = (0 << 20), /*!< Nss = 512 (fm ? 3.9 - 7.8 kHz) */
DECL|kSS_MF_64|enumerator|kSS_MF_64 = (4 << 20), /*!< Nss = 64 (fm ? 32.3 - 64.5 kHz) */
DECL|kSS_MR_K0|enumerator|kSS_MR_K0 = (0 << 23), /*!< k = 0 (no spread spectrum) */
DECL|kSS_MR_K1_5|enumerator|kSS_MR_K1_5 = (2 << 23), /*!< k = 1.5 */
DECL|kSS_MR_K1|enumerator|kSS_MR_K1 = (1 << 23), /*!< k = 1 */
DECL|kSS_MR_K2|enumerator|kSS_MR_K2 = (3 << 23), /*!< k = 2 */
DECL|kSS_MR_K3|enumerator|kSS_MR_K3 = (4 << 23), /*!< k = 3 */
DECL|kSS_MR_K4|enumerator|kSS_MR_K4 = (5 << 23), /*!< k = 4 */
DECL|kSS_MR_K6|enumerator|kSS_MR_K6 = (6 << 23), /*!< k = 6 */
DECL|kSS_MR_K8|enumerator|kSS_MR_K8 = (7 << 23) /*!< k = 8 */
DECL|kSYS_PLL_to_ADC_CLK|enumerator|kSYS_PLL_to_ADC_CLK = MUX_A(CM_ADCASYNCCLKSEL, 1),
DECL|kSYS_PLL_to_CLKOUT|enumerator|kSYS_PLL_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 4),
DECL|kSYS_PLL_to_DMIC|enumerator|kSYS_PLL_to_DMIC = MUX_A(CM_DMICCLKSEL, 2),
DECL|kSYS_PLL_to_FLEXCOMM0|enumerator|kSYS_PLL_to_FLEXCOMM0 = MUX_A(CM_FXCOMCLKSEL0, 2),
DECL|kSYS_PLL_to_FLEXCOMM1|enumerator|kSYS_PLL_to_FLEXCOMM1 = MUX_A(CM_FXCOMCLKSEL1, 2),
DECL|kSYS_PLL_to_FLEXCOMM2|enumerator|kSYS_PLL_to_FLEXCOMM2 = MUX_A(CM_FXCOMCLKSEL2, 2),
DECL|kSYS_PLL_to_FLEXCOMM3|enumerator|kSYS_PLL_to_FLEXCOMM3 = MUX_A(CM_FXCOMCLKSEL3, 2),
DECL|kSYS_PLL_to_FLEXCOMM4|enumerator|kSYS_PLL_to_FLEXCOMM4 = MUX_A(CM_FXCOMCLKSEL4, 2),
DECL|kSYS_PLL_to_FLEXCOMM5|enumerator|kSYS_PLL_to_FLEXCOMM5 = MUX_A(CM_FXCOMCLKSEL5, 2),
DECL|kSYS_PLL_to_FLEXCOMM6|enumerator|kSYS_PLL_to_FLEXCOMM6 = MUX_A(CM_FXCOMCLKSEL6, 2),
DECL|kSYS_PLL_to_FLEXCOMM7|enumerator|kSYS_PLL_to_FLEXCOMM7 = MUX_A(CM_FXCOMCLKSEL7, 2),
DECL|kSYS_PLL_to_FRG|enumerator|kSYS_PLL_to_FRG = MUX_A(CM_FRGCLKSEL, 1),
DECL|kSYS_PLL_to_MAIN_CLK|enumerator|kSYS_PLL_to_MAIN_CLK = MUX_A(CM_MAINCLKSELB, 2),
DECL|kSYS_PLL_to_MCLK|enumerator|kSYS_PLL_to_MCLK = MUX_A(CM_FXI2S0MCLKCLKSEL, 1),
DECL|kSYS_PLL_to_SPIFI_CLK|enumerator|kSYS_PLL_to_SPIFI_CLK = MUX_A(CM_SPIFICLKSEL, 1),
DECL|kSYS_PLL_to_USB_CLK|enumerator|kSYS_PLL_to_USB_CLK = MUX_A(CM_USBCLKSEL, 1),
DECL|kStatus_PLL_InputTooHigh|enumerator|kStatus_PLL_InputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 4), /*!< PLL input rate is too high */
DECL|kStatus_PLL_InputTooLow|enumerator|kStatus_PLL_InputTooLow = MAKE_STATUS(kStatusGroup_Generic, 3), /*!< PLL input rate is too low */
DECL|kStatus_PLL_OutputTooHigh|enumerator|kStatus_PLL_OutputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 2), /*!< PLL output rate request was too high */
DECL|kStatus_PLL_OutputTooLow|enumerator|kStatus_PLL_OutputTooLow = MAKE_STATUS(kStatusGroup_Generic, 1), /*!< PLL output rate request was too low */
DECL|kStatus_PLL_OutsideIntLimit|enumerator|kStatus_PLL_OutsideIntLimit = MAKE_STATUS(kStatusGroup_Generic, 5) /*!< Requested output rate isn't possible */
DECL|kStatus_PLL_Success|enumerator|kStatus_PLL_Success = MAKE_STATUS(kStatusGroup_Generic, 0), /*!< PLL operation was successful */
DECL|kWDT_CLK_to_DMIC|enumerator|kWDT_CLK_to_DMIC = MUX_A(CM_DMICCLKSEL, 5),
DECL|kWDT_OSC_to_CLKOUT|enumerator|kWDT_OSC_to_CLKOUT = MUX_A(CM_CLKOUTCLKSELA, 2),
DECL|kWDT_OSC_to_MAIN_CLK|enumerator|kWDT_OSC_to_MAIN_CLK = MUX_A(CM_MAINCLKSELA, 2) | MUX_B(CM_MAINCLKSELB, 0),
DECL|kWDT_OSC_to_SYS_PLL|enumerator|kWDT_OSC_to_SYS_PLL = MUX_A(CM_SYSPLLCLKSEL, 2),
DECL|mfDither|member|bool mfDither; /*!< false for fixed modulation frequency or true for dithering, only applicable when not using
DECL|pllRate|member|uint32_t pllRate; /*!< Acutal PLL rate */
DECL|pll_config_t|typedef|} pll_config_t;
DECL|pll_error_t|typedef|} pll_error_t;
DECL|pll_setup_t|typedef|} pll_setup_t;
DECL|ss_mc|member|ss_mc; /*!< SS Modulation waveform control, only applicable when not using PLL_CONFIGFLAG_FORCENOFRACT flag */
DECL|ss_mf|member|ss_progmodfm_t ss_mf; /*!< SS Programmable modulation frequency, only applicable when not using
DECL|ss_modwvctrl_t|typedef|} ss_modwvctrl_t;
DECL|ss_mr|member|ss_progmoddp_t ss_mr; /*!< SS Programmable frequency modulation depth, only applicable when not using
DECL|ss_progmoddp_t|typedef|} ss_progmoddp_t;
DECL|ss_progmodfm_t|typedef|} ss_progmodfm_t;
DECL|syspllctrl|member|uint32_t syspllctrl; /*!< PLL control register SYSPLLCTRL */
DECL|syspllndec|member|uint32_t syspllndec; /*!< PLL NDEC register SYSPLLNDEC */
DECL|syspllpdec|member|uint32_t syspllpdec; /*!< PLL PDEC register SYSPLLPDEC */
DECL|syspllssctrl|member|uint32_t syspllssctrl[2]; /*!< PLL SSCTL registers SYSPLLSSCTRL */
