# Test Method 4: Non-Breaking Spaces for Minimum Width

This method uses `&nbsp;` (non-breaking spaces) in headers to force minimum column widths.

## Verification IP (VIP) & Testbenches

<table>
<thead>
<tr>
<th>Repository&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</th>
<th>Description&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</th>
<th>Language&nbsp;&nbsp;&nbsp;&nbsp;</th>
<th>Stats&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</th>
<th>Docs</th>
</tr>
</thead>
<tbody>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM">A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM</a></td>
<td valign="top">A UVM verification with a APB BFM (Bus functional model)</td>
<td valign="top">SystemVerilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top">-</td>
</tr>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/ethernet_10ge_mac_SV_UVM_tb">ethernet_10ge_mac_SV_UVM_tb</a></td>
<td valign="top">SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core</td>
<td valign="top">Verilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top">-</td>
</tr>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/apb-uart-uvm-env">apb-uart-uvm-env</a></td>
<td valign="top">UVM environment for APB based UART (RX-FreeRunning)</td>
<td valign="top">SystemVerilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/Lampro-Mellon/apb-uart-uvm-env?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top"><a href="./docs/apb-uart-uvm-env.md">ðŸ“„</a></td>
</tr>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/Synchronous-FIFO-UVM-TB">Synchronous-FIFO-UVM-TB</a></td>
<td valign="top">UVM Testbench for synchronus fifo</td>
<td valign="top">SystemVerilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top">-</td>
</tr>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/tvip-axi">tvip-axi</a></td>
<td valign="top">AMBA AXI VIP</td>
<td valign="top">SystemVerilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/taichi-ishitani/tvip-axi?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tvip-axi?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/taichi-ishitani/tvip-axi?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top">-</td>
</tr>
<tr>
<td valign="top"><a href="https://github.com/universal-verification-methodology/UVM-APB_RAL">UVM-APB_RAL</a></td>
<td valign="top">Example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT</td>
<td valign="top">SystemVerilog</td>
<td valign="top"><img src="https://img.shields.io/github/stars/JoseIuri/UVM-APB_RAL?style=flat-square&color=yellow&labelColor=gray" alt="Stars"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM-APB_RAL?style=flat-square&color=green&labelColor=gray" alt="Forks"> <img src="https://img.shields.io/github/last-commit/JoseIuri/UVM-APB_RAL?style=flat-square&color=blue&labelColor=gray&label=commit" alt="Commit"></td>
<td valign="top">-</td>
</tr>
</tbody>
</table>
