<pre>name: asicworld_code_verilog_tutorial_multiply
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_multiply.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module muliply (
	a,
	product
);
	input [3:0] a;
	output [4:0] product;
	wire [4:0] product;
	assign product = (a << 1);
endmodule
</pre>