{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 18:34:16 2018 " "Info: Processing started: Wed Jan 03 18:34:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enhanced -c enhanced " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off enhanced -c enhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91/quartus/ltc/lab4bp1/lab4bp1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91/quartus/ltc/lab4bp1/lab4bp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4bp1 " "Info: Found entity 1: lab4bp1" {  } { { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91/quartus/ltc/lab4bp2/lab4bp2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91/quartus/ltc/lab4bp2/lab4bp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4bp2 " "Info: Found entity 1: lab4bp2" {  } { { "../lab4bp2/lab4bp2.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp2/lab4bp2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanced.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced " "Info: Found entity 1: enhanced" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanced_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced_test " "Info: Found entity 1: enhanced_test" {  } { { "enhanced_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanced_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced_tb " "Info: Found entity 1: enhanced_tb" {  } { { "enhanced_tb.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enhanced_dp.v(75) " "Warning (10268): Verilog HDL information at enhanced_dp.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanced_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced_dp " "Info: Found entity 1: enhanced_dp" {  } { { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanced_dp_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanced_dp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 enhanced_dp_tb " "Info: Found entity 1: enhanced_dp_tb" {  } { { "enhanced_dp_tb.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file integrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrate " "Info: Found entity 1: integrate" {  } { { "integrate.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrate_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file integrate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrate_tb " "Info: Found entity 1: integrate_tb" {  } { { "integrate_tb.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset enhanced_test.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at enhanced_test.v(8): created implicit net for \"reset\"" {  } { { "enhanced_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_test.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "light enhanced_test.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at enhanced_test.v(8): created implicit net for \"light\"" {  } { { "enhanced_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_test.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCload integrate.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at integrate.v(15): created implicit net for \"PCload\"" {  } { { "integrate.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "enhanced_test.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at enhanced_test.v(9): instance has no name" {  } { { "enhanced_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_test.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "enhanced " "Info: Elaborating entity \"enhanced\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enter enhanced.v(63) " "Warning (10235): Verilog HDL Always Construct warning at enhanced.v(63): variable \"enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Aeq0 enhanced.v(69) " "Warning (10235): Verilog HDL Always Construct warning at enhanced.v(69): variable \"Aeq0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Apos enhanced.v(76) " "Warning (10235): Verilog HDL Always Construct warning at enhanced.v(76): variable \"Apos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/quartus/LTC/enhanced/enhanced.map.smsg " "Info: Generated suppressed messages file C:/altera/91/quartus/LTC/enhanced/enhanced.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 18:34:18 2018 " "Info: Processing ended: Wed Jan 03 18:34:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
