Warning: Scenario scenarioSS is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 00:00:01 2025
****************************************

  Startpoint: register_1/reg_data_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: register_1/reg_data_reg[1] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerFF
  Scenario: scenarioFF
  Path Group: SYS_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  register_1/reg_data_reg[0]/CP (SDFCNQD1HPBWP)    0.00      0.00 r
  register_1/reg_data_reg[0]/Q (SDFCNQD1HPBWP)     0.14      0.14 f
  register_1/ctmi_922/ZN (OAI22D0HPBWP)            0.05      0.20 r
  register_1/ctmi_562/ZN (OAI221D0HPBWP)           0.04      0.24 f
  register_1/reg_data_reg[1]/D (SDFCNQD0HPBWP)     0.00      0.24 f
  data arrival time                                          0.24

  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  register_1/reg_data_reg[1]/CP (SDFCNQD0HPBWP)    0.00      0.00 r
  library hold time                                0.01      0.01
  data required time                                         0.01
  ------------------------------------------------------------------------
  data required time                                         0.01
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.23


1
