Running: D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/clock_tb_isim_beh.exe -prj D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/clock_tb_beh.prj work.clock_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/one_pulse.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/debouncer.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/Date/max_day_setter.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/counter.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/Wekker/wekker_block.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/time_block.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/pulse_divider.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/format_numbers.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/Date/date_block.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/Control.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/button.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/blinking.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/BCD7segmDec.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/weergave4dig7segm.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/timer.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/Sound.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/select_show_function.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/selection.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/data_to_display.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/buttons.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/alarm_clock.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/clock.vhd" into library work
Parsing VHDL file "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/clock_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:439 - "D:/School UAntwerpen/Electronica-1/Labo Digitaal/clock-v2/clock-vhdl-2/clock.vhd" Line 76: Formal port alarm_is_buzzing of mode in cannot be associated with actual port alarm_is_buzzing of mode out
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit clock_tb in library work failed
