
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.039490                       # Number of seconds simulated
sim_ticks                                 39490312500                       # Number of ticks simulated
final_tick                                39490312500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90925                       # Simulator instruction rate (inst/s)
host_op_rate                                   156340                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26628613                       # Simulator tick rate (ticks/s)
host_mem_usage                                1155348                       # Number of bytes of host memory used
host_seconds                                  1483.00                       # Real time elapsed on the host
sim_insts                                   134841578                       # Number of instructions simulated
sim_ops                                     231852070                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      3484544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3484544                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0        54446                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              54446                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0     88237944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             88237944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0     88237944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            88237944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      54446                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    54446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               3484544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3484544                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             4100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3821                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3577                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3137                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2674                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3438                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3965                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  39489290500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                54446                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  39748                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   9143                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3455                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    490                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     72                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        32776                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   106.294362                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    81.020191                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   120.566973                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        27260     83.17%     83.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2669      8.14%     91.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          422      1.29%     92.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          284      0.87%     93.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2038      6.22%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           82      0.25%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            8      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           11      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        32776                       # Bytes accessed per row activation
system.mem_ctrls0.totQLat                  1756794500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             2777657000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 272230000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    32266.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               51016.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                       88.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    88.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   21665                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                39.79                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    725292.78                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   39.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               105943320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                56302620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              199934280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1389701040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           676290180                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32370240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     6925909260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      242228640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy      5322041745                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy           14950769925                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           378.593356                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         37921437000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     21192750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    588046000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF  22103614250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    630854250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    958137500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  15188467750                       # Time in different power states
system.mem_ctrls0_1.actEnergy               128113020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                68082300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              188810160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        998790000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           602690070                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            24260160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4731760380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      255226560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy      6513061980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy           13510794630                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           342.129342                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         38104812000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     17551500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    422698000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  27064122250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    664607500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    944348250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  10376985000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      3463936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3463936                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1        54124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              54124                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1     87716095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87716095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1     87716095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            87716095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                      54124                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    54124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               3463936                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3463936                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             4035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3790                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3589                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3521                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3415                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3085                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3060                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3443                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3781                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3441                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3933                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  39489738500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                54124                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  39653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   9089                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3333                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1263                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    475                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     62                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        32449                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   106.736356                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    81.032178                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   122.074416                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        27058     83.39%     83.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2515      7.75%     91.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          450      1.39%     92.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          195      0.60%     93.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2126      6.55%     99.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           76      0.23%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           12      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           14      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        32449                       # Bytes accessed per row activation
system.mem_ctrls1.totQLat                  1365068000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             2379893000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 270620000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    25221.12                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43971.12                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                       87.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.06                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   21672                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                40.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    729616.04                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   40.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               103986960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                55266585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              198342060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1381710720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy           670479030                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32224320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     6684254910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      420528480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy      5339254620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy           14886047685                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           376.954416                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         37935985750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     20962250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    584648000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF  22182465250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   1095243000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    948581000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  14658413000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               127720320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                67877370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              188103300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        997560720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           599567040                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            24243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4671081030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      301846080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy      6517515480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy           13495514700                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           341.742413                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         38112235750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     17858000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    422172000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  27082679250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    785942250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    937669500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  10243991500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      3479168                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3479168                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2        54362                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              54362                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2     88101810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             88101810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2     88101810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            88101810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                      54362                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    54362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               3479168                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3479168                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             4052                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3796                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3576                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3479                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3435                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3090                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3111                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3270                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2643                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2921                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3203                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3082                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3472                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3825                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3448                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3959                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  39489302000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                54362                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  39519                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   9146                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   3428                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   1379                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    564                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    197                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     84                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     26                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        32630                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   106.609133                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    81.092167                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   121.450308                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        27136     83.16%     83.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2668      8.18%     91.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          391      1.20%     92.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          211      0.65%     93.18% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         2126      6.52%     99.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           73      0.22%     99.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            9      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           14      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        32630                       # Bytes accessed per row activation
system.mem_ctrls2.totQLat                  1606393750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             2625681250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 271810000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29549.94                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48299.94                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                       88.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    88.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.06                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   21728                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                39.97                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                    726413.71                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   39.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               104358240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                55463925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              198556260                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1379866800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy           671003430                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            32311680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     6888955590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      236170080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy      5346410820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy           14913096825                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           377.639372                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         37934755000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     21232750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    583868000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF  22212282500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    615057250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT    950416750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  15107455250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               128648520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                68366925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              189588420                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        996331440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy           601402440                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            24527040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4743292620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      232284000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy      6522423825                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy           13506903000                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           342.030796                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         38107520500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     18682000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    421658000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF  27100628000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    604919250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT    942162750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  10402262500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      3480064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3480064                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3        54376                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              54376                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3     88124499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             88124499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3     88124499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            88124499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                      54376                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    54376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               3480064                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3480064                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             4056                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3825                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3561                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3535                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3406                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3078                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3108                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3212                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2684                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2897                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3179                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3085                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3467                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3827                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3506                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3950                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  39489596000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                54376                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  39767                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   9224                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   3344                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   1254                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    501                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    173                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     70                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     25                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        32863                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   105.884429                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    80.736032                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   120.383390                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        27456     83.55%     83.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2574      7.83%     91.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          405      1.23%     92.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          271      0.82%     93.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         2066      6.29%     99.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           66      0.20%     99.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           14      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            5      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            6      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        32863                       # Bytes accessed per row activation
system.mem_ctrls3.totQLat                  1404717000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             2424267000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 271880000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    25833.40                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               44583.40                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                       88.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    88.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.69                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.06                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   21510                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                39.56                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                    726232.09                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   39.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               105086520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                55854810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              198356340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1380481440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy           672594300                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            31881120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     6676719510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      417188640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy      5344409220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy           14882571900                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           376.866400                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         37931063500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     20319750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    584128000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF  22203944250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN   1086438250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT    953623250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  14641859000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               129576720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                68860275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              189888300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        999404640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy           604901670                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            24190080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4678047000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      301686720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy      6511174380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy           13507729785                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           342.051732                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         38100304250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     17517750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    422952000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF  27056263250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    785514000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT    948855750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  10259209750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 80                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       41013642                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   7966009                       # Number of instructions committed
system.cpu00.committedOps                    13780181                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses            13733350                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu00.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       973809                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                   13733350                       # number of integer instructions
system.cpu00.num_fp_insts                       44860                       # number of float instructions
system.cpu00.num_int_register_reads          27596169                       # number of times the integer registers were read
system.cpu00.num_int_register_writes         12540607                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            5889804                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           4410009                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     3880598                       # number of memory refs
system.cpu00.num_load_insts                   3385572                       # Number of load instructions
system.cpu00.num_store_insts                   495026                       # Number of store instructions
system.cpu00.num_idle_cycles             19715775.212271                       # Number of idle cycles
system.cpu00.num_busy_cycles             21297866.787729                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.519287                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.480713                       # Percentage of idle cycles
system.cpu00.Branches                         1386246                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               18902      0.14%      0.14% # Class of executed instruction
system.cpu00.op_class::IntAlu                 9196793     66.74%     66.88% # Class of executed instruction
system.cpu00.op_class::IntMult                 616704      4.48%     71.35% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36942      0.27%     71.62% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 30242      0.22%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     71.84% # Class of executed instruction
system.cpu00.op_class::MemRead                3372971     24.48%     96.32% # Class of executed instruction
system.cpu00.op_class::MemWrite                493213      3.58%     99.90% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             12601      0.09%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                 13780181                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 80                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       37366665                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   7218037                       # Number of instructions committed
system.cpu01.committedOps                    12533683                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses            12486852                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu01.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       911539                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                   12486852                       # number of integer instructions
system.cpu01.num_fp_insts                       44860                       # number of float instructions
system.cpu01.num_int_register_reads          24790725                       # number of times the integer registers were read
system.cpu01.num_int_register_writes         11293865                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            5578576                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           4160929                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     3381706                       # number of memory refs
system.cpu01.num_load_insts                   2949072                       # Number of load instructions
system.cpu01.num_store_insts                   432634                       # Number of store instructions
system.cpu01.num_idle_cycles             19688055.174022                       # Number of idle cycles
system.cpu01.num_busy_cycles             17678609.825978                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.473112                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.526888                       # Percentage of idle cycles
system.cpu01.Branches                         1324098                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               18902      0.15%      0.15% # Class of executed instruction
system.cpu01.op_class::IntAlu                 8573971     68.41%     68.56% # Class of executed instruction
system.cpu01.op_class::IntMult                 491920      3.92%     72.48% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36942      0.29%     72.78% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 30242      0.24%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     73.02% # Class of executed instruction
system.cpu01.op_class::MemRead                2936471     23.43%     96.45% # Class of executed instruction
system.cpu01.op_class::MemWrite                430821      3.44%     99.88% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             12601      0.10%     99.99% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 12533683                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 80                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       31525407                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   6156883                       # Number of instructions committed
system.cpu02.committedOps                    10778294                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses            10731463                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu02.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       829710                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                   10731463                       # number of integer instructions
system.cpu02.num_fp_insts                       44860                       # number of float instructions
system.cpu02.num_int_register_reads          20751993                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          9512074                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            5182632                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           3833613                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     2647868                       # number of memory refs
system.cpu02.num_load_insts                   2310264                       # Number of load instructions
system.cpu02.num_store_insts                   337604                       # Number of store instructions
system.cpu02.num_idle_cycles             18941924.829651                       # Number of idle cycles
system.cpu02.num_busy_cycles             12583482.170349                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.399154                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.600846                       # Percentage of idle cycles
system.cpu02.Branches                         1255470                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               18902      0.18%      0.18% # Class of executed instruction
system.cpu02.op_class::IntAlu                 7742480     71.83%     72.01% # Class of executed instruction
system.cpu02.op_class::IntMult                 301860      2.80%     74.81% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36942      0.34%     75.15% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 30242      0.28%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     75.43% # Class of executed instruction
system.cpu02.op_class::MemRead                2297663     21.32%     96.75% # Class of executed instruction
system.cpu02.op_class::MemWrite                335791      3.12%     99.87% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             12601      0.12%     99.98% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 10778294                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                 80                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       56351206                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                  11114263                       # Number of instructions committed
system.cpu03.committedOps                    19035858                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses            18989027                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu03.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts      1240457                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                   18989027                       # number of integer instructions
system.cpu03.num_fp_insts                       44860                       # number of float instructions
system.cpu03.num_int_register_reads          39363480                       # number of times the integer registers were read
system.cpu03.num_int_register_writes         17779110                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            7231631                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           5476601                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     5962260                       # number of memory refs
system.cpu03.num_load_insts                   5209173                       # Number of load instructions
system.cpu03.num_store_insts                   753087                       # Number of store instructions
system.cpu03.num_idle_cycles             16145669.293067                       # Number of idle cycles
system.cpu03.num_busy_cycles             40205536.706933                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.713481                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.286519                       # Percentage of idle cycles
system.cpu03.Branches                         1661481                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               18902      0.10%      0.10% # Class of executed instruction
system.cpu03.op_class::IntAlu                11854686     62.28%     62.37% # Class of executed instruction
system.cpu03.op_class::IntMult                1132826      5.95%     68.33% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36942      0.19%     68.52% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 30242      0.16%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     68.68% # Class of executed instruction
system.cpu03.op_class::MemRead                5196572     27.30%     95.98% # Class of executed instruction
system.cpu03.op_class::MemWrite                751274      3.95%     99.92% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             12601      0.07%     99.99% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                 19035858                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 80                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       78980625                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                  15800455                       # Number of instructions committed
system.cpu04.committedOps                    26859752                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses            26812921                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu04.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts      1637760                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                   26812921                       # number of integer instructions
system.cpu04.num_fp_insts                       44860                       # number of float instructions
system.cpu04.num_int_register_reads          56875617                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         25575856                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            9231720                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           7065813                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     9059240                       # number of memory refs
system.cpu04.num_load_insts                   7922424                       # Number of load instructions
system.cpu04.num_store_insts                  1136816                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             78980624.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                         2072358                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               18902      0.07%      0.07% # Class of executed instruction
system.cpu04.op_class::IntAlu                15814142     58.88%     58.95% # Class of executed instruction
system.cpu04.op_class::IntMult                1900284      7.07%     66.02% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36942      0.14%     66.16% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 30242      0.11%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     66.27% # Class of executed instruction
system.cpu04.op_class::MemRead                7909823     29.45%     95.72% # Class of executed instruction
system.cpu04.op_class::MemWrite               1135003      4.23%     99.95% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             12601      0.05%     99.99% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 26859752                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                 80                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       75275846                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                  15051397                       # Number of instructions committed
system.cpu05.committedOps                    25610343                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses            25563512                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu05.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts      1574849                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                   25563512                       # number of integer instructions
system.cpu05.num_fp_insts                       44860                       # number of float instructions
system.cpu05.num_int_register_reads          54071055                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         24328405                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            8916186                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           6814169                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     8561826                       # number of memory refs
system.cpu05.num_load_insts                   7486942                       # Number of load instructions
system.cpu05.num_store_insts                  1074884                       # Number of store instructions
system.cpu05.num_idle_cycles             3530997.299800                       # Number of idle cycles
system.cpu05.num_busy_cycles             71744848.700200                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.953093                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.046907                       # Percentage of idle cycles
system.cpu05.Branches                         2008468                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               18902      0.07%      0.07% # Class of executed instruction
system.cpu05.op_class::IntAlu                15186011     59.30%     59.37% # Class of executed instruction
system.cpu05.op_class::IntMult                1776420      6.94%     66.31% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36942      0.14%     66.45% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 30242      0.12%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.57% # Class of executed instruction
system.cpu05.op_class::MemRead                7474341     29.18%     95.75% # Class of executed instruction
system.cpu05.op_class::MemWrite               1073071      4.19%     99.94% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             12601      0.05%     99.99% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 25610343                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 80                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       59997463                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                  11878501                       # Number of instructions committed
system.cpu06.committedOps                    20312009                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses            20265178                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu06.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts      1305354                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                   20265178                       # number of integer instructions
system.cpu06.num_fp_insts                       44860                       # number of float instructions
system.cpu06.num_int_register_reads          42218478                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         19050419                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            7558537                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           5736189                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     6466910                       # number of memory refs
system.cpu06.num_load_insts                   5651347                       # Number of load instructions
system.cpu06.num_store_insts                   815563                       # Number of store instructions
system.cpu06.num_idle_cycles             14420518.447520                       # Number of idle cycles
system.cpu06.num_busy_cycles             45576944.552480                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.759648                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.240352                       # Percentage of idle cycles
system.cpu06.Branches                         1728799                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               18902      0.09%      0.09% # Class of executed instruction
system.cpu06.op_class::IntAlu                12501235     61.55%     61.64% # Class of executed instruction
system.cpu06.op_class::IntMult                1257778      6.19%     67.83% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36942      0.18%     68.01% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 30242      0.15%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     68.16% # Class of executed instruction
system.cpu06.op_class::MemRead                5638746     27.76%     95.92% # Class of executed instruction
system.cpu06.op_class::MemWrite                813750      4.01%     99.93% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             12601      0.06%     99.99% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 20312009                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 80                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       18373907                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   4042759                       # Number of instructions committed
system.cpu07.committedOps                     7203564                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             7156733                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu07.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       627938                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    7156733                       # number of integer instructions
system.cpu07.num_fp_insts                       44860                       # number of float instructions
system.cpu07.num_int_register_reads          13054383                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          6039724                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            4122582                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           3026525                       # number of times the CC registers were written
system.cpu07.num_mem_refs                     1340832                       # number of memory refs
system.cpu07.num_load_insts                   1153810                       # Number of load instructions
system.cpu07.num_store_insts                   187022                       # Number of store instructions
system.cpu07.num_idle_cycles             14099435.147744                       # Number of idle cycles
system.cpu07.num_busy_cycles             4274471.852256                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.232638                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.767362                       # Percentage of idle cycles
system.cpu07.Branches                         1002508                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               18902      0.26%      0.26% # Class of executed instruction
system.cpu07.op_class::IntAlu                 5775950     80.18%     80.44% # Class of executed instruction
system.cpu07.op_class::IntMult                    696      0.01%     80.45% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36942      0.51%     80.97% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 30242      0.42%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     81.39% # Class of executed instruction
system.cpu07.op_class::MemRead                1141209     15.84%     97.23% # Class of executed instruction
system.cpu07.op_class::MemWrite                185209      2.57%     99.80% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             12601      0.17%     99.97% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1813      0.03%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  7203564                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 80                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       50502180                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   9928357                       # Number of instructions committed
system.cpu08.committedOps                    17058009                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses            17011178                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu08.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts      1140962                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                   17011178                       # number of integer instructions
system.cpu08.num_fp_insts                       44860                       # number of float instructions
system.cpu08.num_int_register_reads          34922358                       # number of times the integer registers were read
system.cpu08.num_int_register_writes         15803939                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            6732817                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           5078621                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     5174334                       # number of memory refs
system.cpu08.num_load_insts                   4519403                       # Number of load instructions
system.cpu08.num_store_insts                   654931                       # Number of store instructions
system.cpu08.num_idle_cycles             18209827.480786                       # Number of idle cycles
system.cpu08.num_busy_cycles             32292352.519214                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.639425                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.360575                       # Percentage of idle cycles
system.cpu08.Branches                         1560647                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               18902      0.11%      0.11% # Class of executed instruction
system.cpu08.op_class::IntAlu                10861075     63.67%     63.78% # Class of executed instruction
system.cpu08.op_class::IntMult                 936514      5.49%     69.27% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36942      0.22%     69.49% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 30242      0.18%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     69.67% # Class of executed instruction
system.cpu08.op_class::MemRead                4506802     26.42%     96.09% # Class of executed instruction
system.cpu08.op_class::MemWrite                653118      3.83%     99.92% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             12601      0.07%     99.99% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                 17058009                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 80                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       65799945                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                  13150225                       # Number of instructions committed
system.cpu09.committedOps                    22440881                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses            22394050                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu09.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts      1415997                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                   22394050                       # number of integer instructions
system.cpu09.num_fp_insts                       44860                       # number of float instructions
system.cpu09.num_int_register_reads          46945449                       # number of times the integer registers were read
system.cpu09.num_int_register_writes         21160627                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            8121084                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           6178761                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     7296062                       # number of memory refs
system.cpu09.num_load_insts                   6379188                       # Number of load instructions
system.cpu09.num_store_insts                   916874                       # Number of store instructions
system.cpu09.num_idle_cycles             10981022.487126                       # Number of idle cycles
system.cpu09.num_busy_cycles             54818922.512874                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.833115                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.166885                       # Percentage of idle cycles
system.cpu09.Branches                         1848774                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               18902      0.08%      0.08% # Class of executed instruction
system.cpu09.op_class::IntAlu                13598333     60.60%     60.68% # Class of executed instruction
system.cpu09.op_class::IntMult                1460400      6.51%     67.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36942      0.16%     67.35% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 30242      0.13%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     67.49% # Class of executed instruction
system.cpu09.op_class::MemRead                6366587     28.37%     95.86% # Class of executed instruction
system.cpu09.op_class::MemWrite                915061      4.08%     99.94% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             12601      0.06%     99.99% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 22440881                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 80                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22030253                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   4146445                       # Number of instructions committed
system.cpu10.committedOps                     7393655                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             7346824                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu10.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       645219                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    7346824                       # number of integer instructions
system.cpu10.num_fp_insts                       44860                       # number of float instructions
system.cpu10.num_int_register_reads          13365441                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          6195253                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            4226268                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           3095649                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1375394                       # number of memory refs
system.cpu10.num_load_insts                   1188372                       # Number of load instructions
system.cpu10.num_store_insts                   187022                       # Number of store instructions
system.cpu10.num_idle_cycles             15885302.295549                       # Number of idle cycles
system.cpu10.num_busy_cycles             6144950.704451                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.278932                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.721068                       # Percentage of idle cycles
system.cpu10.Branches                         1037070                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               18902      0.26%      0.26% # Class of executed instruction
system.cpu10.op_class::IntAlu                 5931479     80.22%     80.48% # Class of executed instruction
system.cpu10.op_class::IntMult                    696      0.01%     80.49% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36942      0.50%     80.99% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 30242      0.41%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     81.40% # Class of executed instruction
system.cpu10.op_class::MemRead                1175771     15.90%     97.30% # Class of executed instruction
system.cpu10.op_class::MemWrite                185209      2.50%     99.81% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             12601      0.17%     99.98% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  7393655                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                 80                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       46857545                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   9215185                       # Number of instructions committed
system.cpu11.committedOps                    15875113                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses            15828282                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu11.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts      1084393                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                   15828282                       # number of integer instructions
system.cpu11.num_fp_insts                       44860                       # number of float instructions
system.cpu11.num_int_register_reads          32222205                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         14609595                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            6455696                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           4852345                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     4687438                       # number of memory refs
system.cpu11.num_load_insts                   4094800                       # Number of load instructions
system.cpu11.num_store_insts                   592638                       # Number of store instructions
system.cpu11.num_idle_cycles             19057948.284079                       # Number of idle cycles
system.cpu11.num_busy_cycles             27799596.715921                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.593279                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.406721                       # Percentage of idle cycles
system.cpu11.Branches                         1509802                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               18902      0.12%      0.12% # Class of executed instruction
system.cpu11.op_class::IntAlu                10289661     64.82%     64.94% # Class of executed instruction
system.cpu11.op_class::IntMult                 811928      5.11%     70.05% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36942      0.23%     70.28% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 30242      0.19%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     70.47% # Class of executed instruction
system.cpu11.op_class::MemRead                4082199     25.71%     96.19% # Class of executed instruction
system.cpu11.op_class::MemWrite                590825      3.72%     99.91% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             12601      0.08%     99.99% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 15875113                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 80                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       69485986                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                  13896103                       # Number of instructions committed
system.cpu12.committedOps                    23685672                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses            23638841                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu12.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts      1478984                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                   23638841                       # number of integer instructions
system.cpu12.num_fp_insts                       44860                       # number of float instructions
system.cpu12.num_int_register_reads          49735017                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         22402096                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            8437680                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           6430709                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     7789992                       # number of memory refs
system.cpu12.num_load_insts                   6811792                       # Number of load instructions
system.cpu12.num_store_insts                   978200                       # Number of store instructions
system.cpu12.num_idle_cycles             8353242.997904                       # Number of idle cycles
system.cpu12.num_busy_cycles             61132743.002096                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.879785                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.120215                       # Percentage of idle cycles
system.cpu12.Branches                         1913422                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               18902      0.08%      0.08% # Class of executed instruction
system.cpu12.op_class::IntAlu                14226542     60.06%     60.14% # Class of executed instruction
system.cpu12.op_class::IntMult                1583052      6.68%     66.83% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36942      0.16%     66.98% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 30242      0.13%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     67.11% # Class of executed instruction
system.cpu12.op_class::MemRead                6799191     28.71%     95.82% # Class of executed instruction
system.cpu12.op_class::MemWrite                976387      4.12%     99.94% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             12601      0.05%     99.99% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1813      0.01%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 23685672                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 80                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       27871112                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   5276959                       # Number of instructions committed
system.cpu13.committedOps                     9285056                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             9238225                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                44860                       # Number of float alu accesses
system.cpu13.num_func_calls                     22344                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       743034                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    9238225                       # number of integer instructions
system.cpu13.num_fp_insts                       44860                       # number of float instructions
system.cpu13.num_int_register_reads          17572419                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          8072232                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads              73399                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             37199                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            4722554                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           3486909                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     2114648                       # number of memory refs
system.cpu13.num_load_insts                   1837022                       # Number of load instructions
system.cpu13.num_store_insts                   277626                       # Number of store instructions
system.cpu13.num_idle_cycles             18035802.592194                       # Number of idle cycles
system.cpu13.num_busy_cycles             9835309.407806                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.352885                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.647115                       # Percentage of idle cycles
system.cpu13.Branches                         1142096                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               18902      0.20%      0.20% # Class of executed instruction
system.cpu13.op_class::IntAlu                 6902418     74.34%     74.54% # Class of executed instruction
system.cpu13.op_class::IntMult                 181904      1.96%     76.50% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36942      0.40%     76.90% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 30242      0.33%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.23% # Class of executed instruction
system.cpu13.op_class::MemRead                1824421     19.65%     96.87% # Class of executed instruction
system.cpu13.op_class::MemWrite                275813      2.97%     99.84% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             12601      0.14%     99.98% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1813      0.02%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  9285056                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                       11838804                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   39490312500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                       11282964                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq            11467783                       # Transaction distribution
system.piobus.trans_dist::ReadResp           11467783                       # Transaction distribution
system.piobus.trans_dist::WriteReq            6222291                       # Transaction distribution
system.piobus.trans_dist::WriteResp           6222291                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      1971976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      1971976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port      1722652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total      1722652                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      1368934                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      1368934                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port      3021394                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total      3021394                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port      4583458                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total      4583458                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port      4333772                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total      4333772                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port      3276140                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total      3276140                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port       664226                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total       664226                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port      2626092                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total      2626092                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port      3700048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total      3700048                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       698788                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       698788                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      2388368                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      2388368                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port      3948674                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total      3948674                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      1075626                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      1075626                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total               35380148                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      7887904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      7887904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port      6890608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total      6890608                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      5475736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      5475736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port     12085576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total     12085576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port     18333832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total     18333832                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port     17335088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total     17335088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port     13104560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total     13104560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port      2656904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total      2656904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port     10504368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total     10504368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port     14800192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total     14800192                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port      2795152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total      2795152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      9553472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      9553472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port     15794696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total     15794696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      4302504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      4302504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total               141520592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy         14671940000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              37.2                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy         13360899500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization              33.8                       # Layer utilization (%)
system.piobus.respLayer2.occupancy         1664096500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy         1477162500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              3.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy         1218484500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              3.1                       # Layer utilization (%)
system.piobus.respLayer8.occupancy         2455478000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              6.2                       # Layer utilization (%)
system.piobus.respLayer10.occupancy        3633791500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             9.2                       # Layer utilization (%)
system.piobus.respLayer12.occupancy        3446024000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             8.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy        2647712500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             6.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy         664181500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             1.7                       # Layer utilization (%)
system.piobus.respLayer18.occupancy        2158311500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             5.5                       # Layer utilization (%)
system.piobus.respLayer20.occupancy        2970312000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             7.5                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         698749000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             1.8                       # Layer utilization (%)
system.piobus.respLayer24.occupancy        1982900000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             5.0                       # Layer utilization (%)
system.piobus.respLayer26.occupancy        3157623500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             8.0                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         985089500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             2.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  4                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  39                       # delay histogram for all message
system.ruby.delayHist::samples                2959102                       # delay histogram for all message
system.ruby.delayHist::mean                 12.330508                       # delay histogram for all message
system.ruby.delayHist::gmean                10.931418                       # delay histogram for all message
system.ruby.delayHist::stdev                 6.745271                       # delay histogram for all message
system.ruby.delayHist                    |           0      0.00%      0.00% |      506019     17.10%     17.10% |     1345797     45.48%     62.58% |      631019     21.32%     83.91% |       91328      3.09%     86.99% |        5444      0.18%     87.18% |      116303      3.93%     91.11% |      232926      7.87%     98.98% |       29656      1.00%     99.98% |         610      0.02%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  2959102                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    223195315                      
system.ruby.outstanding_req_hist_seqr::mean     1.000002                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000001                      
system.ruby.outstanding_req_hist_seqr::stdev     0.001394                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   223194881    100.00%    100.00% |         434      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    223195315                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples      223195315                      
system.ruby.latency_hist_seqr::mean          1.439460                      
system.ruby.latency_hist_seqr::gmean         1.114336                      
system.ruby.latency_hist_seqr::stdev         6.597769                      
system.ruby.latency_hist_seqr            |   222978401     99.90%     99.90% |      206316      0.09%    100.00% |        2970      0.00%    100.00% |        2939      0.00%    100.00% |        1668      0.00%    100.00% |        2682      0.00%    100.00% |          86      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |         247      0.00%    100.00%
system.ruby.latency_hist_seqr::total        223195315                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    222625999                      
system.ruby.hit_latency_hist_seqr::mean      1.212369                      
system.ruby.hit_latency_hist_seqr::gmean     1.103112                      
system.ruby.hit_latency_hist_seqr::stdev     0.769420                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   206866347     92.92%     92.92% |           0      0.00%     92.92% |           0      0.00%     92.92% |    15759652      7.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    222625999                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       569316                      
system.ruby.miss_latency_hist_seqr::mean    90.241068                      
system.ruby.miss_latency_hist_seqr::gmean    58.367597                      
system.ruby.miss_latency_hist_seqr::stdev    94.490198                      
system.ruby.miss_latency_hist_seqr       |      352402     61.90%     61.90% |      206316     36.24%     98.14% |        2970      0.52%     98.66% |        2939      0.52%     99.18% |        1668      0.29%     99.47% |        2682      0.47%     99.94% |          86      0.02%     99.96% |           6      0.00%     99.96% |           0      0.00%     99.96% |         247      0.04%    100.00%
system.ruby.miss_latency_hist_seqr::total       569316                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      2880824                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        13817                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      2894641                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      9942585                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1600                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      9944185                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      2506294                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        14117                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      2520411                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      9007557                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1602                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      9009159                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1012059                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        13972                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1026031                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      5178397                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1626                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      5180023                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      3479453                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        13832                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      3493285                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits     11497564                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1605                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses     11499169                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      5801813                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        13873                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      5815686                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits     17344195                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1607                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses     17345802                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1563088                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        13778                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1576866                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      6587954                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1606                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      6589560                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits      1231090                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses       175910                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses      1407000                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits      1231090                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses       175910                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses      1407000                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1949609                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        13823                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1963432                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      7674483                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1633                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      7676116                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      4437402                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        14192                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      4451594                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits     13873606                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1603                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses     13875209                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      6753629                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        13913                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      6767542                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     19724531                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1631                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     19726162                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      6381130                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        13841                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      6394971                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits     18788697                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1632                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses     18790329                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      4814985                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        13886                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      4828871                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits     14827693                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1603                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses     14829296                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       994955                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        13795                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1008750                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      5057426                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1630                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      5059056                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      3847223                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        14096                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      3861319                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits     12391889                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1607                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses     12393496                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      5432123                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        13946                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      5446069                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits     16412655                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1630                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses     16414285                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        21633                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        13636                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        35269                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        21790                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        13510                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        35300                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        21883                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        13559                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        35442                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        22589                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        13552                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        36141                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        22052                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        13720                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        35772                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        22090                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        13776                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        35866                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        22276                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        13832                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        36108                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        21500                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        13692                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        35192                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        22037                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        13440                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        35477                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        22172                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        13580                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        35752                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        22200                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        13412                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        35612                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        21688                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        13566                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        35254                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        21848                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        13622                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        35470                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        22144                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        13636                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        35780                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        22006                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        13759                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        35765                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        21763                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        13353                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        35116                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       699502                      
system.ruby.network.routers00.buffer_writes       699502                      
system.ruby.network.routers00.sw_input_arbiter_activity       700625                      
system.ruby.network.routers00.sw_output_arbiter_activity       699502                      
system.ruby.network.routers00.crossbar_activity       699502                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      1083190                      
system.ruby.network.routers01.buffer_writes      1083190                      
system.ruby.network.routers01.sw_input_arbiter_activity      1085481                      
system.ruby.network.routers01.sw_output_arbiter_activity      1083190                      
system.ruby.network.routers01.crossbar_activity      1083190                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      1082550                      
system.ruby.network.routers02.buffer_writes      1082550                      
system.ruby.network.routers02.sw_input_arbiter_activity      1084920                      
system.ruby.network.routers02.sw_output_arbiter_activity      1082550                      
system.ruby.network.routers02.crossbar_activity      1082550                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads       706807                      
system.ruby.network.routers03.buffer_writes       706807                      
system.ruby.network.routers03.sw_input_arbiter_activity       707866                      
system.ruby.network.routers03.sw_output_arbiter_activity       706807                      
system.ruby.network.routers03.crossbar_activity       706807                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      1527096                      
system.ruby.network.routers04.buffer_writes      1527096                      
system.ruby.network.routers04.sw_input_arbiter_activity      1533398                      
system.ruby.network.routers04.sw_output_arbiter_activity      1527096                      
system.ruby.network.routers04.crossbar_activity      1527096                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3798861                      
system.ruby.network.routers05.buffer_writes      3798861                      
system.ruby.network.routers05.sw_input_arbiter_activity      3809181                      
system.ruby.network.routers05.sw_output_arbiter_activity      3798861                      
system.ruby.network.routers05.crossbar_activity      3798861                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3800870                      
system.ruby.network.routers06.buffer_writes      3800870                      
system.ruby.network.routers06.sw_input_arbiter_activity      3811507                      
system.ruby.network.routers06.sw_output_arbiter_activity      3800870                      
system.ruby.network.routers06.crossbar_activity      3800870                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      1531453                      
system.ruby.network.routers07.buffer_writes      1531453                      
system.ruby.network.routers07.sw_input_arbiter_activity      1537561                      
system.ruby.network.routers07.sw_output_arbiter_activity      1531453                      
system.ruby.network.routers07.crossbar_activity      1531453                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      1076919                      
system.ruby.network.routers08.buffer_writes      1076919                      
system.ruby.network.routers08.sw_input_arbiter_activity      1079841                      
system.ruby.network.routers08.sw_output_arbiter_activity      1076919                      
system.ruby.network.routers08.crossbar_activity      1076919                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      1694958                      
system.ruby.network.routers09.buffer_writes      1694958                      
system.ruby.network.routers09.sw_input_arbiter_activity      1698458                      
system.ruby.network.routers09.sw_output_arbiter_activity      1694958                      
system.ruby.network.routers09.crossbar_activity      1694958                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      1698338                      
system.ruby.network.routers10.buffer_writes      1698338                      
system.ruby.network.routers10.sw_input_arbiter_activity      1701948                      
system.ruby.network.routers10.sw_output_arbiter_activity      1698338                      
system.ruby.network.routers10.crossbar_activity      1698338                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      1077944                      
system.ruby.network.routers11.buffer_writes      1077944                      
system.ruby.network.routers11.sw_input_arbiter_activity      1080767                      
system.ruby.network.routers11.sw_output_arbiter_activity      1077944                      
system.ruby.network.routers11.crossbar_activity      1077944                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads       705711                      
system.ruby.network.routers12.buffer_writes       705711                      
system.ruby.network.routers12.sw_input_arbiter_activity       706770                      
system.ruby.network.routers12.sw_output_arbiter_activity       705711                      
system.ruby.network.routers12.crossbar_activity       705711                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      1088045                      
system.ruby.network.routers13.buffer_writes      1088045                      
system.ruby.network.routers13.sw_input_arbiter_activity      1090291                      
system.ruby.network.routers13.sw_output_arbiter_activity      1088045                      
system.ruby.network.routers13.crossbar_activity      1088045                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      1089795                      
system.ruby.network.routers14.buffer_writes      1089795                      
system.ruby.network.routers14.sw_input_arbiter_activity      1092143                      
system.ruby.network.routers14.sw_output_arbiter_activity      1089795                      
system.ruby.network.routers14.crossbar_activity      1089795                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads       702245                      
system.ruby.network.routers15.buffer_writes       702245                      
system.ruby.network.routers15.sw_input_arbiter_activity       703343                      
system.ruby.network.routers15.sw_output_arbiter_activity       702245                      
system.ruby.network.routers15.crossbar_activity       702245                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     1315203     41.41%     41.41% |     1315547     41.42%     82.82% |      545663     17.18%    100.00%
system.ruby.network.packets_received::total      3176413                      
system.ruby.network.packets_injected     |     1315203     41.41%     41.41% |     1315547     41.42%     82.82% |      545663     17.18%    100.00%
system.ruby.network.packets_injected::total      3176413                      
system.ruby.network.packet_network_latency |    18155646                       |    14514606                       |     4596063                      
system.ruby.network.packet_queueing_latency |     3159012                       |     1668906                       |      545663                      
system.ruby.network.memory_received      |      217308    100.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       217311                      
system.ruby.network.memory_network_latency |     1308668                       |          17                       |           0                      
system.ruby.network.memory_queueing_latency |      434631                       |           6                       |           0                      
system.ruby.network.average_packet_vnet_latency |   13.804444                       |   11.033134                       |    8.422897                      
system.ruby.network.average_packet_vqueue_latency |    2.401920                       |    1.268602                       |           1                      
system.ruby.network.average_packet_network_latency    11.732201                      
system.ruby.network.average_packet_queueing_latency     1.691714                      
system.ruby.network.average_packet_latency    13.423914                      
system.ruby.network.average_memory_network_latency     6.022176                      
system.ruby.network.average_memory_queueing_latency     2.000069                      
system.ruby.network.average_memory_latency     8.022245                      
system.ruby.network.flits_received       |     2832639     36.12%     36.12% |     4463391     56.92%     93.04% |      545663      6.96%    100.00%
system.ruby.network.flits_received::total      7841693                      
system.ruby.network.flits_injected       |     2832639     36.12%     36.12% |     4463391     56.92%     93.04% |      545663      6.96%    100.00%
system.ruby.network.flits_injected::total      7841693                      
system.ruby.network.flit_network_latency |    41832911                       |    43769068                       |     4596063                      
system.ruby.network.flit_queueing_latency |     6193908                       |     6228058                       |      545663                      
system.ruby.network.average_flit_vnet_latency |   14.768176                       |    9.806237                       |    8.422897                      
system.ruby.network.average_flit_vqueue_latency |    2.186621                       |    1.395365                       |           1                      
system.ruby.network.average_flit_network_latency    11.502368                      
system.ruby.network.average_flit_queueing_latency     1.653677                      
system.ruby.network.average_flit_latency    13.156046                      
system.ruby.network.ext_in_link_utilization      7841693                      
system.ruby.network.ext_out_link_utilization      7841693                      
system.ruby.network.int_link_utilization     15522591                      
system.ruby.network.avg_link_utilization     0.395109                      
system.ruby.network.avg_vc_load          |    0.095707     24.22%     24.22% |    0.030519      7.72%     31.95% |    0.009560      2.42%     34.37% |    0.008727      2.21%     36.58% |    0.165108     41.79%     78.36% |    0.028059      7.10%     85.46% |    0.013870      3.51%     88.98% |    0.014509      3.67%     92.65% |    0.023808      6.03%     98.67% |    0.001788      0.45%     99.13% |    0.001727      0.44%     99.56% |    0.001727      0.44%    100.00%
system.ruby.network.avg_vc_load::total       0.395109                      
system.ruby.network.average_hops             1.979495                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  39490312500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       1643220                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        13.369212                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       11.279302                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        8.428932                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           0      0.00%      0.00% |      353799     21.53%     21.53% |      716961     43.63%     65.16% |      182022     11.08%     76.24% |       11032      0.67%     76.91% |          46      0.00%     76.91% |      116171      7.07%     83.98% |      232923     14.17%     98.16% |       29656      1.80%     99.96% |         610      0.04%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         1643220                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       1315544                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.033914                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       10.512545                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.250419                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      152141     11.56%     11.56% |      628660     47.79%     59.35% |      448919     34.12%     93.48% |       80291      6.10%     99.58% |        5398      0.41%     99.99% |         132      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         1315544                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           338                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.100592                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.661220                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.739198                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |          21      6.21%      6.21% |          58     17.16%     23.37% |          89     26.33%     49.70% |          87     25.74%     75.44% |          56     16.57%     92.01% |          22      6.51%     98.52% |           5      1.48%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             338                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     49375440                      
system.ruby.LD.latency_hist_seqr::mean       1.593635                      
system.ruby.LD.latency_hist_seqr::gmean      1.080494                      
system.ruby.LD.latency_hist_seqr::stdev      9.745966                      
system.ruby.LD.latency_hist_seqr         |    49269675     99.79%     99.79% |      101334      0.21%     99.99% |        1741      0.00%     99.99% |         827      0.00%    100.00% |         970      0.00%    100.00% |         806      0.00%    100.00% |          43      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |          43      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      49375440                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     49209299                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.134499                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.064124                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.620811                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    47003101     95.52%     95.52% |           0      0.00%     95.52% |           0      0.00%     95.52% |     2206198      4.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     49209299                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       166141                      
system.ruby.LD.miss_latency_hist_seqr::mean   137.585015                      
system.ruby.LD.miss_latency_hist_seqr::gmean    99.398621                      
system.ruby.LD.miss_latency_hist_seqr::stdev    97.765334                      
system.ruby.LD.miss_latency_hist_seqr    |       60376     36.34%     36.34% |      101334     60.99%     97.33% |        1741      1.05%     98.38% |         827      0.50%     98.88% |         970      0.58%     99.46% |         806      0.49%     99.95% |          43      0.03%     99.97% |           1      0.00%     99.97% |           0      0.00%     99.97% |          43      0.03%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       166141                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      5417692                      
system.ruby.ST.latency_hist_seqr::mean       5.845180                      
system.ruby.ST.latency_hist_seqr::gmean      1.627485                      
system.ruby.ST.latency_hist_seqr::stdev     26.053238                      
system.ruby.ST.latency_hist_seqr         |     5328389     98.35%     98.35% |       84312      1.56%     99.91% |         647      0.01%     99.92% |        2011      0.04%     99.96% |         537      0.01%     99.97% |        1709      0.03%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          71      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       5417692                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      5038999                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.520223                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.271750                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.135798                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     4165198     82.66%     82.66% |           0      0.00%     82.66% |           0      0.00%     82.66% |      873801     17.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      5038999                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       378693                      
system.ruby.ST.miss_latency_hist_seqr::mean    63.394311                      
system.ruby.ST.miss_latency_hist_seqr::gmean    43.333313                      
system.ruby.ST.miss_latency_hist_seqr::stdev    78.311855                      
system.ruby.ST.miss_latency_hist_seqr    |      289390     76.42%     76.42% |       84312     22.26%     98.68% |         647      0.17%     98.85% |        2011      0.53%     99.38% |         537      0.14%     99.53% |        1709      0.45%     99.98% |          16      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          71      0.02%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       378693                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples    168331847                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.250332                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.110619                      
system.ruby.IFETCH.latency_hist_seqr::stdev     2.635032                      
system.ruby.IFETCH.latency_hist_seqr     |   168311581     99.99%     99.99% |       19155      0.01%    100.00% |         549      0.00%    100.00% |          97      0.00%    100.00% |         145      0.00%    100.00% |         155      0.00%    100.00% |          27      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |         133      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    168331847                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    168309232                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.225602                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.109878                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.791145                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   155652246     92.48%     92.48% |           0      0.00%     92.48% |           0      0.00%     92.48% |    12656986      7.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    168309232                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        22615                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   185.300332                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   158.882122                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   114.654379                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2349     10.39%     10.39% |       19155     84.70%     95.09% |         549      2.43%     97.51% |          97      0.43%     97.94% |         145      0.64%     98.59% |         155      0.69%     99.27% |          27      0.12%     99.39% |           5      0.02%     99.41% |           0      0.00%     99.41% |         133      0.59%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        22615                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        70336                      
system.ruby.RMW_Read.latency_hist_seqr::mean     6.484489                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.783859                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    30.548287                      
system.ruby.RMW_Read.latency_hist_seqr   |       68756     97.75%     97.75% |        1515      2.15%     99.91% |          33      0.05%     99.95% |           4      0.01%     99.96% |          16      0.02%     99.98% |          12      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        70336                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        68469                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.993165                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.582395                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     1.411789                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       45802     66.89%     66.89% |           0      0.00%     66.89% |           0      0.00%     66.89% |       22667     33.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        68469                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1867                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   171.196036                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   144.557603                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    84.954228                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         287     15.37%     15.37% |        1515     81.15%     96.52% |          33      1.77%     98.29% |           4      0.21%     98.50% |          16      0.86%     99.36% |          12      0.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1867                      
system.ruby.Directory_Controller.Fetch   |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       217308                      
system.ruby.Directory_Controller.Memory_Data |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       217308                      
system.ruby.Directory_Controller.CleanReplacement |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            3                      
system.ruby.Directory_Controller.I.Fetch |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       217308                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            3                      
system.ruby.Directory_Controller.IM.Memory_Data |       54446     25.05%     25.05% |       54124     24.91%     49.96% |       54362     25.02%     74.98% |       54376     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       217308                      
system.ruby.L1Cache_Controller.Load      |     2702639      5.47%      5.47% |     2328409      4.72%     10.19% |     1771430      3.59%     13.78% |     4259592      8.63%     22.40% |     6575540     13.32%     35.72% |        7000      0.01%     35.74% |        7000      0.01%     35.75% |     6202969     12.56%     48.31% |     4636869      9.39%     57.70% |      816748      1.65%     59.36% |     3669317      7.43%     66.79% |     5254067     10.64%     77.43% |      834029      1.69%     79.12% |     3301283      6.69%     85.81% |     5623684     11.39%     97.20% |     1384864      2.80%    100.00%
system.ruby.L1Cache_Controller.Load::total     49375440                      
system.ruby.L1Cache_Controller.Ifetch    |     9944186      5.91%      5.91% |     9009160      5.35%     11.26% |     7676117      4.56%     15.82% |    13875210      8.24%     24.06% |    19726163     11.72%     35.78% |           0      0.00%     35.78% |           0      0.00%     35.78% |    18790330     11.16%     46.94% |    14829297      8.81%     55.75% |     5059057      3.01%     58.76% |    12393497      7.36%     66.12% |    16414286      9.75%     75.87% |     5180024      3.08%     78.95% |    11499170      6.83%     85.78% |    17345803     10.30%     96.09% |     6589561      3.91%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    168331861                      
system.ruby.L1Cache_Controller.Store     |      192002      3.50%      3.50% |      192002      3.50%      7.00% |      192002      3.50%     10.50% |      192002      3.50%     13.99% |      192002      3.50%     17.49% |     1400000     25.51%     43.00% |     1400000     25.51%     68.51% |      192002      3.50%     72.01% |      192002      3.50%     75.51% |      192002      3.50%     79.01% |      192002      3.50%     82.51% |      192002      3.50%     86.01% |      192002      3.50%     89.50% |      192002      3.50%     93.00% |      192002      3.50%     96.50% |      192002      3.50%    100.00%
system.ruby.L1Cache_Controller.Store::total      5488028                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            1                      
system.ruby.L1Cache_Controller.L1_Replacement |       13882      2.54%      2.54% |       14185      2.60%      5.14% |       13920      2.55%      7.69% |       14259      2.61%     10.31% |       14008      2.57%     12.87% |      174886     32.04%     44.92% |      174886     32.04%     76.96% |       13938      2.55%     79.51% |       13953      2.56%     82.07% |       13890      2.54%     84.61% |       14170      2.60%     87.21% |       14041      2.57%     89.78% |       14063      2.58%     92.36% |       13904      2.55%     94.91% |       13947      2.56%     97.46% |       13851      2.54%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       545783                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          22      6.53%      6.53% |          25      7.42%     13.95% |          25      7.42%     21.36% |          25      7.42%     28.78% |          22      6.53%     35.31% |           0      0.00%     35.31% |           0      0.00%     35.31% |          24      7.12%     42.43% |          25      7.42%     49.85% |          25      7.42%     57.27% |          24      7.12%     64.39% |          24      7.12%     71.51% |          25      7.42%     78.93% |          22      6.53%     85.46% |          24      7.12%     92.58% |          25      7.42%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total          337                      
system.ruby.L1Cache_Controller.Data_Exclusive |       11636      7.08%      7.08% |       11923      7.25%     14.33% |       11657      7.09%     21.42% |       12004      7.30%     28.72% |       11775      7.16%     35.88% |          40      0.02%     35.90% |          25      0.02%     35.92% |       11659      7.09%     43.01% |       11736      7.14%     50.15% |       11636      7.08%     57.22% |       11865      7.22%     64.44% |       11707      7.12%     71.56% |       11819      7.19%     78.75% |       11645      7.08%     85.83% |       11699      7.11%     92.94% |       11602      7.06%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       164428                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         167     49.55%     49.55% |         170     50.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total          337                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3781      0.93%      0.93% |        3796      0.94%      1.87% |        3799      0.94%      2.81% |        3791      0.94%      3.75% |        3769      0.93%      4.68% |      175703     43.43%     48.11% |      175715     43.43%     91.55% |        3814      0.94%     92.49% |        3753      0.93%     93.42% |        3789      0.94%     94.35% |        3838      0.95%     95.30% |        3869      0.96%     96.26% |        3779      0.93%     97.19% |        3792      0.94%     98.13% |        3781      0.93%     99.07% |        3782      0.93%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       404551                      
system.ruby.L1Cache_Controller.WB_Ack    |       12790      2.42%      2.42% |       13087      2.48%      4.90% |       12796      2.42%      7.32% |       13162      2.49%      9.81% |       12887      2.44%     12.24% |      174051     32.93%     45.17% |      174036     32.93%     78.10% |       12815      2.42%     80.52% |       12859      2.43%     82.96% |       12765      2.41%     85.37% |       13066      2.47%     87.84% |       12917      2.44%     90.29% |       12946      2.45%     92.73% |       12806      2.42%     95.16% |       12845      2.43%     97.59% |       12751      2.41%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       528579                      
system.ruby.L1Cache_Controller.NP.Load   |       11638      7.00%      7.00% |       11925      7.18%     14.18% |       11659      7.02%     21.20% |       12006      7.23%     28.43% |       11777      7.09%     35.52% |         875      0.53%     36.04% |         875      0.53%     36.57% |       11661      7.02%     43.59% |       11738      7.07%     50.65% |       11638      7.00%     57.66% |       11867      7.14%     64.80% |       11709      7.05%     71.85% |       11821      7.12%     78.96% |       11647      7.01%     85.97% |       11701      7.04%     93.02% |       11604      6.98%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       166141                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1600      7.07%      7.07% |        1602      7.08%     14.16% |        1633      7.22%     21.38% |        1603      7.09%     28.47% |        1631      7.21%     35.68% |           0      0.00%     35.68% |           0      0.00%     35.68% |        1632      7.22%     42.90% |        1603      7.09%     49.98% |        1630      7.21%     57.19% |        1607      7.11%     64.30% |        1630      7.21%     71.51% |        1626      7.19%     78.70% |        1605      7.10%     85.79% |        1607      7.11%     92.90% |        1606      7.10%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        22615                      
system.ruby.L1Cache_Controller.NP.Store  |        2179      0.57%      0.57% |        2192      0.58%      1.15% |        2164      0.57%      1.72% |        2186      0.57%      2.29% |        2136      0.56%      2.85% |      175035     45.99%     48.85% |      175035     45.99%     94.84% |        2180      0.57%     95.41% |        2148      0.56%     95.98% |        2157      0.57%     96.55% |        2229      0.59%     97.13% |        2237      0.59%     97.72% |        2151      0.57%     98.28% |        2185      0.57%     98.86% |        2172      0.57%     99.43% |        2174      0.57%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       380560                      
system.ruby.L1Cache_Controller.NP.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            1                      
system.ruby.L1Cache_Controller.S.Load    |           4      0.03%      0.03% |           4      0.03%      0.07% |           4      0.03%      0.10% |           4      0.03%      0.14% |           4      0.03%      0.17% |        5845     49.32%     49.49% |        5950     50.21%     99.70% |           4      0.03%     99.73% |           4      0.03%     99.76% |           4      0.03%     99.80% |           4      0.03%     99.83% |           4      0.03%     99.86% |           4      0.03%     99.90% |           4      0.03%     99.93% |           4      0.03%     99.97% |           4      0.03%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        11851                      
system.ruby.L1Cache_Controller.S.Ifetch  |     9942585      5.91%      5.91% |     9007557      5.35%     11.26% |     7674483      4.56%     15.82% |    13873606      8.24%     24.06% |    19724531     11.72%     35.78% |           0      0.00%     35.78% |           0      0.00%     35.78% |    18788697     11.16%     46.94% |    14827693      8.81%     55.75% |     5057426      3.00%     58.76% |    12391889      7.36%     66.12% |    16412655      9.75%     75.87% |     5178397      3.08%     78.95% |    11497564      6.83%     85.78% |    17344195     10.30%     96.09% |     6587954      3.91%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    168309232                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1092      6.35%      6.35% |        1098      6.38%     12.73% |        1124      6.53%     19.26% |        1097      6.38%     25.64% |        1121      6.52%     32.16% |         835      4.85%     37.01% |         850      4.94%     41.95% |        1123      6.53%     48.48% |        1094      6.36%     54.84% |        1125      6.54%     61.38% |        1104      6.42%     67.79% |        1124      6.53%     74.33% |        1117      6.49%     80.82% |        1098      6.38%     87.20% |        1102      6.41%     93.61% |        1100      6.39%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        17204                      
system.ruby.L1Cache_Controller.E.Load    |      239285      6.91%      6.91% |      248378      7.17%     14.09% |      242672      7.01%     21.09% |      226703      6.55%     27.64% |      230455      6.66%     34.30% |         280      0.01%     34.31% |         175      0.01%     34.31% |      254780      7.36%     41.67% |      233990      6.76%     48.43% |      252725      7.30%     55.73% |      274208      7.92%     63.65% |      248233      7.17%     70.82% |      257183      7.43%     78.25% |      251638      7.27%     85.51% |      258009      7.45%     92.97% |      243570      7.03%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3462284                      
system.ruby.L1Cache_Controller.E.Store   |         312      6.90%      6.90% |         378      8.36%     15.26% |         314      6.95%     22.21% |         380      8.41%     30.61% |         310      6.86%     37.47% |           0      0.00%     37.47% |           0      0.00%     37.47% |         306      6.77%     44.24% |         318      7.03%     51.27% |         310      6.86%     58.13% |         344      7.61%     65.74% |         305      6.75%     72.48% |         317      7.01%     79.50% |         312      6.90%     86.40% |         313      6.92%     93.32% |         302      6.68%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         4521                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       10531      7.06%      7.06% |       10770      7.22%     14.27% |       10609      7.11%     21.38% |       10880      7.29%     28.68% |       10705      7.17%     35.85% |          40      0.03%     35.88% |          25      0.02%     35.89% |       10589      7.10%     42.99% |       10667      7.15%     50.14% |       10559      7.08%     57.21% |       10737      7.20%     64.41% |       10620      7.12%     71.53% |       10731      7.19%     78.72% |       10566      7.08%     85.80% |       10635      7.13%     92.93% |       10556      7.07%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       149220                      
system.ruby.L1Cache_Controller.M.Load    |     2451712      5.36%      5.36% |     2068102      4.52%      9.88% |     1517095      3.32%     13.20% |     4020879      8.79%     21.99% |     6333304     13.85%     35.84% |           0      0.00%     35.84% |           0      0.00%     35.84% |     5936524     12.98%     48.82% |     4391137      9.60%     58.42% |      552381      1.21%     59.63% |     3383238      7.40%     67.03% |     4994121     10.92%     77.95% |      565021      1.24%     79.18% |     3037994      6.64%     85.82% |     5353970     11.71%     97.53% |     1129686      2.47%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     45735164                      
system.ruby.L1Cache_Controller.M.Store   |      189511      3.71%      3.71% |      189432      3.71%      7.43% |      189524      3.71%     11.14% |      189436      3.71%     14.85% |      189556      3.71%     18.57% |     1224965     24.01%     42.57% |     1224965     24.01%     66.58% |      189516      3.71%     70.29% |      189536      3.71%     74.01% |      189535      3.71%     77.72% |      189429      3.71%     81.43% |      189460      3.71%     85.14% |      189534      3.71%     88.86% |      189505      3.71%     92.57% |      189517      3.71%     96.29% |      189526      3.71%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5102947                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2259      0.60%      0.60% |        2317      0.61%      1.21% |        2187      0.58%      1.78% |        2282      0.60%      2.38% |        2182      0.58%      2.96% |      174011     45.87%     48.83% |      174011     45.87%     94.70% |        2226      0.59%     95.29% |        2192      0.58%     95.86% |        2206      0.58%     96.45% |        2329      0.61%     97.06% |        2297      0.61%     97.66% |        2215      0.58%     98.25% |        2240      0.59%     98.84% |        2210      0.58%     99.42% |        2195      0.58%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       379359                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          22      6.53%      6.53% |          25      7.42%     13.95% |          25      7.42%     21.36% |          25      7.42%     28.78% |          22      6.53%     35.31% |           0      0.00%     35.31% |           0      0.00%     35.31% |          24      7.12%     42.43% |          25      7.42%     49.85% |          25      7.42%     57.27% |          24      7.12%     64.39% |          24      7.12%     71.51% |          25      7.42%     78.93% |          22      6.53%     85.46% |          24      7.12%     92.58% |          25      7.42%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          337                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       11636      7.08%      7.08% |       11923      7.25%     14.33% |       11657      7.09%     21.42% |       12004      7.30%     28.72% |       11775      7.16%     35.88% |          40      0.02%     35.90% |          25      0.02%     35.92% |       11659      7.09%     43.01% |       11736      7.14%     50.15% |       11636      7.08%     57.22% |       11865      7.22%     64.44% |       11707      7.12%     71.56% |       11819      7.19%     78.75% |       11645      7.08%     85.83% |       11699      7.11%     92.94% |       11602      7.06%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       164428                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         167     49.55%     49.55% |         170     50.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          337                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1602      6.68%      6.68% |        1604      6.69%     13.36% |        1635      6.82%     20.18% |        1605      6.69%     26.87% |        1633      6.81%     33.68% |         668      2.78%     36.46% |         680      2.83%     39.29% |        1634      6.81%     46.10% |        1605      6.69%     52.79% |        1632      6.80%     59.60% |        1609      6.71%     66.30% |        1632      6.80%     73.11% |        1628      6.79%     79.89% |        1607      6.70%     86.59% |        1609      6.71%     93.30% |        1608      6.70%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        23991                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2179      0.57%      0.57% |        2192      0.58%      1.15% |        2164      0.57%      1.72% |        2186      0.57%      2.29% |        2136      0.56%      2.85% |      175035     45.99%     48.85% |      175035     45.99%     94.84% |        2180      0.57%     95.41% |        2148      0.56%     95.98% |        2157      0.57%     96.55% |        2229      0.59%     97.13% |        2237      0.59%     97.72% |        2151      0.57%     98.28% |        2185      0.57%     98.86% |        2172      0.57%     99.43% |        2174      0.57%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       380560                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       12790      2.42%      2.42% |       13087      2.48%      4.90% |       12796      2.42%      7.32% |       13162      2.49%      9.81% |       12887      2.44%     12.24% |      174051     32.93%     45.17% |      174036     32.93%     78.10% |       12815      2.42%     80.52% |       12859      2.43%     82.96% |       12765      2.41%     85.37% |       13066      2.47%     87.84% |       12917      2.44%     90.29% |       12946      2.45%     92.73% |       12806      2.42%     95.16% |       12845      2.43%     97.59% |       12751      2.41%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       528579                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1407      6.22%      6.22% |        1438      6.36%     12.58% |        1718      7.60%     20.18% |        1300      5.75%     25.93% |        1659      7.34%     33.26% |        1380      6.10%     39.36% |        1468      6.49%     45.85% |        1365      6.04%     51.89% |        1483      6.56%     58.45% |        1180      5.22%     63.67% |        1310      5.79%     69.46% |        1339      5.92%     75.38% |        1259      5.57%     80.95% |        1341      5.93%     86.88% |        1592      7.04%     93.92% |        1376      6.08%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        22615                      
system.ruby.L2Cache_Controller.L1_GETS   |       10174      6.12%      6.12% |       10022      6.03%     12.16% |        9909      5.96%     18.12% |       10697      6.44%     24.56% |       10077      6.07%     30.62% |       10076      6.06%     36.69% |       10250      6.17%     42.86% |       10490      6.31%     49.17% |       10498      6.32%     55.49% |       10144      6.11%     61.60% |       10323      6.21%     67.81% |       11088      6.67%     74.48% |       10756      6.47%     80.96% |       10871      6.54%     87.50% |       10732      6.46%     93.96% |       10034      6.04%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       166141                      
system.ruby.L2Cache_Controller.L1_GETX   |       23688      6.22%      6.22% |       23840      6.26%     12.49% |       23850      6.27%     18.76% |       23755      6.24%     25.00% |       23876      6.27%     31.27% |       23798      6.25%     37.53% |       23752      6.24%     43.77% |       23925      6.29%     50.05% |       23784      6.25%     56.30% |       23792      6.25%     62.56% |       23809      6.26%     68.81% |       23714      6.23%     75.04% |       23757      6.24%     81.29% |       23654      6.22%     87.50% |       23784      6.25%     93.75% |       23782      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       380560                      
system.ruby.L2Cache_Controller.L1_PUTX   |       32765      6.20%      6.20% |       32765      6.20%     12.40% |       32594      6.17%     18.56% |       33287      6.30%     24.86% |       32785      6.20%     31.06% |       32710      6.19%     37.25% |       32837      6.21%     43.46% |       33250      6.29%     49.75% |       33125      6.27%     56.02% |       32770      6.20%     62.22% |       33003      6.24%     68.46% |       33707      6.38%     74.84% |       33413      6.32%     81.16% |       33430      6.32%     87.49% |       33417      6.32%     93.81% |       32721      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       528579                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.Mem_Data  |       13622      6.27%      6.27% |       13496      6.21%     12.48% |       13412      6.17%     18.65% |       13552      6.24%     24.89% |       13384      6.16%     31.05% |       13538      6.23%     37.28% |       13594      6.26%     43.53% |       13608      6.26%     49.79% |       13734      6.32%     56.11% |       13328      6.13%     62.25% |       13538      6.23%     68.48% |       13538      6.23%     74.71% |       13706      6.31%     81.01% |       13762      6.33%     87.35% |       13818      6.36%     93.71% |       13678      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       217308                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            3                      
system.ruby.L2Cache_Controller.WB_Data   |          14      4.15%      4.15% |          14      4.15%      8.31% |          28      8.31%     16.62% |          28      8.31%     24.93% |          28      8.31%     33.23% |          28      8.31%     41.54% |          28      8.31%     49.85% |          28      8.31%     58.16% |          25      7.42%     65.58% |          25      7.42%     73.00% |          21      6.23%     79.23% |          14      4.15%     83.38% |          14      4.15%     87.54% |          14      4.15%     91.69% |          14      4.15%     95.85% |          14      4.15%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          337                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            1                      
system.ruby.L2Cache_Controller.Unblock   |          14      4.15%      4.15% |          14      4.15%      8.31% |          28      8.31%     16.62% |          28      8.31%     24.93% |          28      8.31%     33.23% |          28      8.31%     41.54% |          28      8.31%     49.85% |          28      8.31%     58.16% |          25      7.42%     65.58% |          25      7.42%     73.00% |          21      6.23%     79.23% |          14      4.15%     83.38% |          14      4.15%     87.54% |          14      4.15%     91.69% |          14      4.15%     95.85% |          14      4.15%    100.00%
system.ruby.L2Cache_Controller.Unblock::total          337                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       33792      6.20%      6.20% |       33792      6.20%     12.40% |       33619      6.17%     18.57% |       34312      6.30%     24.87% |       33813      6.20%     31.07% |       33734      6.19%     37.26% |       33862      6.21%     43.47% |       34261      6.29%     49.76% |       34157      6.27%     56.03% |       33797      6.20%     62.23% |       34027      6.24%     68.47% |       34732      6.37%     74.85% |       34443      6.32%     81.17% |       34455      6.32%     87.49% |       34446      6.32%     93.81% |       33746      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       544988                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1274      6.27%      6.27% |        1302      6.41%     12.68% |        1442      7.10%     19.78% |        1232      6.06%     25.84% |        1274      6.27%     32.12% |        1274      6.27%     38.39% |        1246      6.13%     44.52% |        1246      6.13%     50.65% |        1316      6.48%     57.13% |        1106      5.44%     62.58% |        1190      5.86%     68.44% |        1218      6.00%     74.43% |        1190      5.86%     80.29% |        1260      6.20%     86.49% |        1442      7.10%     93.59% |        1302      6.41%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        20314                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6692      6.31%      6.31% |        6468      6.10%     12.42% |        6216      5.86%     18.28% |        6608      6.23%     24.51% |        6370      6.01%     30.52% |        6566      6.19%     36.72% |        6636      6.26%     42.98% |        6664      6.29%     49.27% |        6748      6.37%     55.63% |        6566      6.19%     61.83% |        6678      6.30%     68.13% |        6692      6.31%     74.44% |        6874      6.49%     80.93% |        6818      6.43%     87.36% |        6692      6.31%     93.67% |        6706      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       105994                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        5656      6.22%      6.22% |        5726      6.29%     12.51% |        5754      6.32%     18.83% |        5712      6.28%     25.11% |        5740      6.31%     31.42% |        5698      6.26%     37.68% |        5712      6.28%     43.95% |        5698      6.26%     50.22% |        5670      6.23%     56.45% |        5656      6.22%     62.66% |        5670      6.23%     68.89% |        5628      6.18%     75.08% |        5642      6.20%     81.28% |        5684      6.25%     87.52% |        5684      6.25%     93.77% |        5670      6.23%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        91000                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         119      5.30%      5.30% |         136      6.06%     11.36% |         276     12.29%     23.65% |          68      3.03%     26.68% |         385     17.15%     43.83% |         106      4.72%     48.55% |         222      9.89%     58.44% |         105      4.68%     63.12% |         167      7.44%     70.56% |          60      2.67%     73.23% |         120      5.35%     78.57% |         121      5.39%     83.96% |          69      3.07%     87.04% |          81      3.61%     90.65% |         136      6.06%     96.70% |          74      3.30%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2245                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          56      4.07%      4.07% |          56      4.07%      8.14% |         112      8.14%     16.28% |         112      8.14%     24.42% |         112      8.14%     32.56% |         112      8.14%     40.70% |         112      8.14%     48.84% |         126      9.16%     57.99% |         100      7.27%     65.26% |         114      8.28%     73.55% |          84      6.10%     79.65% |          56      4.07%     83.72% |          56      4.07%     87.79% |          56      4.07%     91.86% |          56      4.07%     95.93% |          56      4.07%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total         1376                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |           0      0.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        3412      5.84%      5.84% |        3484      5.96%     11.80% |        3553      6.08%     17.88% |        3949      6.76%     24.64% |        3567      6.10%     30.74% |        3370      5.77%     36.51% |        3474      5.95%     42.46% |        3672      6.28%     48.74% |        3625      6.20%     54.94% |        3439      5.89%     60.83% |        3540      6.06%     66.89% |        4326      7.40%     74.29% |        3812      6.52%     80.81% |        3983      6.82%     87.63% |        3970      6.79%     94.42% |        3258      5.58%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        58434                      
system.ruby.L2Cache_Controller.M.L1_GETX |       18032      6.23%      6.23% |       18114      6.26%     12.48% |       18096      6.25%     18.73% |       18043      6.23%     24.96% |       18136      6.26%     31.23% |       18100      6.25%     37.48% |       18040      6.23%     43.71% |       18227      6.29%     50.00% |       18114      6.26%     56.26% |       18136      6.26%     62.52% |       18139      6.26%     68.79% |       18086      6.25%     75.03% |       18115      6.26%     81.29% |       17970      6.21%     87.49% |       18100      6.25%     93.74% |       18112      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total       289560                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          14      4.15%      4.15% |          14      4.15%      8.31% |          28      8.31%     16.62% |          28      8.31%     24.93% |          28      8.31%     33.23% |          28      8.31%     41.54% |          28      8.31%     49.85% |          28      8.31%     58.16% |          25      7.42%     65.58% |          25      7.42%     73.00% |          21      6.23%     79.23% |          14      4.15%     83.38% |          14      4.15%     87.54% |          14      4.15%     91.69% |          14      4.15%     95.85% |          14      4.15%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total          337                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       32765      6.20%      6.20% |       32765      6.20%     12.40% |       32594      6.17%     18.56% |       33287      6.30%     24.86% |       32785      6.20%     31.06% |       32710      6.19%     37.25% |       32837      6.21%     43.46% |       33250      6.29%     49.75% |       33125      6.27%     56.02% |       32770      6.20%     62.22% |       33003      6.24%     68.46% |       33707      6.38%     74.84% |       33413      6.32%     81.16% |       33430      6.32%     87.49% |       33417      6.32%     93.81% |       32721      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       528579                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            3                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |        6692      6.31%      6.31% |        6468      6.10%     12.42% |        6216      5.86%     18.28% |        6608      6.23%     24.51% |        6370      6.01%     30.52% |        6566      6.19%     36.72% |        6636      6.26%     42.98% |        6664      6.29%     49.27% |        6748      6.37%     55.63% |        6566      6.19%     61.83% |        6678      6.30%     68.13% |        6692      6.31%     74.44% |        6874      6.49%     80.93% |        6818      6.43%     87.36% |        6692      6.31%     93.67% |        6706      6.33%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       105994                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1274      6.27%      6.27% |        1302      6.41%     12.68% |        1442      7.10%     19.78% |        1232      6.06%     25.84% |        1274      6.27%     32.12% |        1274      6.27%     38.39% |        1246      6.13%     44.52% |        1246      6.13%     50.65% |        1316      6.48%     57.13% |        1106      5.44%     62.58% |        1190      5.86%     68.44% |        1218      6.00%     74.43% |        1190      5.86%     80.29% |        1260      6.20%     86.49% |        1442      7.10%     93.59% |        1302      6.41%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        20314                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        5656      6.22%      6.22% |        5726      6.29%     12.51% |        5754      6.32%     18.83% |        5712      6.28%     25.11% |        5740      6.31%     31.42% |        5698      6.26%     37.68% |        5712      6.28%     43.95% |        5698      6.26%     50.22% |        5670      6.23%     56.45% |        5656      6.22%     62.66% |        5670      6.23%     68.89% |        5628      6.18%     75.08% |        5642      6.20%     81.28% |        5684      6.25%     87.52% |        5684      6.25%     93.77% |        5670      6.23%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total        91000                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       33792      6.20%      6.20% |       33792      6.20%     12.40% |       33619      6.17%     18.57% |       34312      6.30%     24.87% |       33813      6.20%     31.07% |       33734      6.19%     37.26% |       33862      6.21%     43.47% |       34261      6.29%     49.76% |       34157      6.27%     56.03% |       33797      6.20%     62.23% |       34027      6.24%     68.47% |       34732      6.37%     74.85% |       34443      6.32%     81.17% |       34455      6.32%     87.49% |       34446      6.32%     93.81% |       33746      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       544988                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          14      4.17%      4.17% |          14      4.17%      8.33% |          28      8.33%     16.67% |          28      8.33%     25.00% |          27      8.04%     33.04% |          28      8.33%     41.37% |          28      8.33%     49.70% |          28      8.33%     58.04% |          25      7.44%     65.48% |          25      7.44%     72.92% |          21      6.25%     79.17% |          14      4.17%     83.33% |          14      4.17%     87.50% |          14      4.17%     91.67% |          14      4.17%     95.83% |          14      4.17%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total          336                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          14      4.17%      4.17% |          14      4.17%      8.33% |          28      8.33%     16.67% |          28      8.33%     25.00% |          27      8.04%     33.04% |          28      8.33%     41.37% |          28      8.33%     49.70% |          28      8.33%     58.04% |          25      7.44%     65.48% |          25      7.44%     72.92% |          21      6.25%     79.17% |          14      4.17%     83.33% |          14      4.17%     87.50% |          14      4.17%     91.67% |          14      4.17%     95.83% |          14      4.17%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total          336                      

---------- End Simulation Statistics   ----------
