<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'" level="0">
<item name = "Date">Sun Sep 15 03:41:17 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_activities</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.570 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 0.420 us, 0.420 us, 42, 42, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_56_1">40, 40, 22, 1, 1, 20, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 17, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">19, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 606, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">19, 20, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_10s_16s_24_1_1_U1">mul_10s_16s_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U3">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U5">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U7">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U9">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U16">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U17">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_16s_24ns_24_4_1_U18">mac_muladd_10s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_16s_24ns_24_4_1_U8">mac_muladd_11s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_16s_24ns_24_4_1_U11">mac_muladd_11s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_16s_24ns_24_4_1_U12">mac_muladd_11s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_16s_24ns_24_4_1_U13">mac_muladd_11s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_16s_24ns_24_4_1_U15">mac_muladd_11s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U14">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U2">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U4">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U6">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U10">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_bias_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_bias_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_0_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_0_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_10_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_10_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 11, 1, 220</column>
<column name="layer1_weights_11_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_11_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 11, 1, 220</column>
<column name="layer1_weights_12_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_12_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 11, 1, 220</column>
<column name="layer1_weights_13_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_13_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 12, 1, 240</column>
<column name="layer1_weights_14_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_14_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 11, 1, 220</column>
<column name="layer1_weights_15_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_15_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_16_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_16_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_17_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_17_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_1_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_1_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 9, 1, 180</column>
<column name="layer1_weights_2_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_2_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_3_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_3_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 9, 1, 180</column>
<column name="layer1_weights_4_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_4_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_5_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_5_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 9, 1, 180</column>
<column name="layer1_weights_6_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_6_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_7_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_7_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 11, 1, 220</column>
<column name="layer1_weights_8_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_8_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 10, 1, 200</column>
<column name="layer1_weights_9_U">neural_network_Pipeline_VITIS_LOOP_56_1_layer1_weights_9_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 20, 9, 1, 180</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_fu_588_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln58_fu_1002_p2">+, 0, 0, 22, 15, 15</column>
<column name="sum_3_fu_996_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln14_fu_1008_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln56_fu_582_p2">icmp, 0, 0, 13, 5, 5</column>
<column name="layer1_output_d0">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 5, 10</column>
<column name="i_fu_130">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln58_reg_1561">15, 0, 15, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_130">5, 0, 5, 0</column>
<column name="layer1_weights_0_load_reg_1291">10, 0, 10, 0</column>
<column name="sext_ln61_10_cast_reg_1200">24, 0, 24, 0</column>
<column name="sext_ln61_11_cast_reg_1195">24, 0, 24, 0</column>
<column name="sext_ln61_12_cast_reg_1190">24, 0, 24, 0</column>
<column name="sext_ln61_13_cast_reg_1185">24, 0, 24, 0</column>
<column name="sext_ln61_14_cast_reg_1180">24, 0, 24, 0</column>
<column name="sext_ln61_15_cast_reg_1175">24, 0, 24, 0</column>
<column name="sext_ln61_16_cast_reg_1170">24, 0, 24, 0</column>
<column name="sext_ln61_17_cast_reg_1165">24, 0, 24, 0</column>
<column name="sext_ln61_1_cast_reg_1245">24, 0, 24, 0</column>
<column name="sext_ln61_2_cast_reg_1240">24, 0, 24, 0</column>
<column name="sext_ln61_3_cast_reg_1235">24, 0, 24, 0</column>
<column name="sext_ln61_4_cast_reg_1230">24, 0, 24, 0</column>
<column name="sext_ln61_5_cast_reg_1225">24, 0, 24, 0</column>
<column name="sext_ln61_6_cast_reg_1220">24, 0, 24, 0</column>
<column name="sext_ln61_7_cast_reg_1215">24, 0, 24, 0</column>
<column name="sext_ln61_8_cast_reg_1210">24, 0, 24, 0</column>
<column name="sext_ln61_9_cast_reg_1205">24, 0, 24, 0</column>
<column name="sext_ln61_cast_reg_1250">24, 0, 24, 0</column>
<column name="sum_3_reg_1556">16, 0, 16, 0</column>
<column name="tmp_3_reg_1306">16, 0, 16, 0</column>
<column name="zext_ln56_reg_1259">5, 0, 64, 59</column>
<column name="zext_ln56_reg_1259">64, 32, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_56_1, return value</column>
<column name="sext_ln61">in, 16, ap_none, sext_ln61, scalar</column>
<column name="sext_ln61_1">in, 16, ap_none, sext_ln61_1, scalar</column>
<column name="sext_ln61_2">in, 16, ap_none, sext_ln61_2, scalar</column>
<column name="sext_ln61_3">in, 16, ap_none, sext_ln61_3, scalar</column>
<column name="sext_ln61_4">in, 16, ap_none, sext_ln61_4, scalar</column>
<column name="sext_ln61_5">in, 16, ap_none, sext_ln61_5, scalar</column>
<column name="sext_ln61_6">in, 16, ap_none, sext_ln61_6, scalar</column>
<column name="sext_ln61_7">in, 16, ap_none, sext_ln61_7, scalar</column>
<column name="sext_ln61_8">in, 16, ap_none, sext_ln61_8, scalar</column>
<column name="sext_ln61_9">in, 16, ap_none, sext_ln61_9, scalar</column>
<column name="sext_ln61_10">in, 16, ap_none, sext_ln61_10, scalar</column>
<column name="sext_ln61_11">in, 16, ap_none, sext_ln61_11, scalar</column>
<column name="sext_ln61_12">in, 16, ap_none, sext_ln61_12, scalar</column>
<column name="sext_ln61_13">in, 16, ap_none, sext_ln61_13, scalar</column>
<column name="sext_ln61_14">in, 16, ap_none, sext_ln61_14, scalar</column>
<column name="sext_ln61_15">in, 16, ap_none, sext_ln61_15, scalar</column>
<column name="sext_ln61_16">in, 16, ap_none, sext_ln61_16, scalar</column>
<column name="sext_ln61_17">in, 16, ap_none, sext_ln61_17, scalar</column>
<column name="layer1_output_address0">out, 5, ap_memory, layer1_output, array</column>
<column name="layer1_output_ce0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_we0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_d0">out, 15, ap_memory, layer1_output, array</column>
</table>
</item>
</section>
</profile>
