QuestaSim qverilog 10.2c Compiler 2013.07 Jul 18 2013
qverilog -f 5-14_run.f 
-- Compiling module rotate_left_rfactor_times
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:/questa_sim_10.2c/win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.2c Unknown Platform Jul 18 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all 
# At   10ns: data_in=00001111  rfactor=4:  EXPECT: data_out = 11110000, ACTUAL: 11110000  OK
# At   20ns: data_in=11000101  rfactor=2:  EXPECT: data_out = 00010111, ACTUAL: 00010111  OK
# At   30ns: data_in=10000000  rfactor=7:  EXPECT: data_out = 01000000, ACTUAL: 01000000  OK
# ** Note: $finish    : 5-14_testbench.sv(35)
#    Time: 35 ns  Iteration: 0  Instance: /top/test
