Protel Design System Design Rule Check
PCB File : D:\Dropbox\0\Files\0clubs\TAUV\TAUV-Hardware\TAUV-Powerboard\TAUV-Powerboard.PcbDoc
Date     : 11/4/2019
Time     : 2:18:57 PM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=10mil) (Conductor Width=30mil) (Air Gap=6mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=400mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.571mil < 10mil) Between Pad C10-1(2890.118mil,3552.5mil) on Component Side And Pad C8-1(2888.561mil,3635mil) on Component Side [Top Solder] Mask Sliver [7.571mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.571mil < 10mil) Between Pad C10-2(2779.882mil,3552.5mil) on Component Side And Pad C8-2(2778.325mil,3635mil) on Component Side [Top Solder] Mask Sliver [7.571mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C1-1(2820.059mil,4057.5mil) on Component Side And Pad C3-1(2820.059mil,4007.5mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C1-2(2764.941mil,4057.5mil) on Component Side And Pad C3-2(2764.941mil,4007.5mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C15-1(2831.5mil,3285mil) on Component Side And Pad C18-1(2831.5mil,3235mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C15-2(2776.382mil,3285mil) on Component Side And Pad C18-2(2776.382mil,3235mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.843mil < 10mil) Between Pad C16-1(2703.779mil,3245.212mil) on Component Side And Pad R8-1(2703.779mil,3297.488mil) on Component Side [Top Solder] Mask Sliver [8.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.843mil < 10mil) Between Pad C16-2(2648.661mil,3245.212mil) on Component Side And Pad R8-2(2648.661mil,3297.488mil) on Component Side [Top Solder] Mask Sliver [8.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C17-1(3472.559mil,3240mil) on Component Side And Pad C21-1(3472.559mil,3190mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C17-2(3417.441mil,3240mil) on Component Side And Pad C21-2(3417.441mil,3190mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C20-1(3347.559mil,3200mil) on Component Side And Pad R9-1(3347.559mil,3250mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C20-2(3292.441mil,3200mil) on Component Side And Pad R9-2(3292.441mil,3250mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.571mil < 10mil) Between Pad C22-1(2978.612mil,2986.977mil) on Component Side And Pad C25-1(2978.612mil,2904.477mil) on Component Side [Top Solder] Mask Sliver [7.571mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.571mil < 10mil) Between Pad C22-2(3088.848mil,2986.977mil) on Component Side And Pad C25-2(3088.848mil,2904.477mil) on Component Side [Top Solder] Mask Sliver [7.571mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad C24-2(3550mil,2849.764mil) on Component Side And Pad C29-2(3539.882mil,2780mil) on Component Side [Top Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad C27-2(2808.823mil,2855mil) on Component Side And Pad C28-2(2758.941mil,2870mil) on Component Side [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C35-1(3889.733mil,2342.972mil) on Component Side And Pad C36-1(3939.733mil,2342.972mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C35-1(3889.733mil,2342.972mil) on Component Side And Pad R31-1(3839.733mil,2342.972mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C35-2(3889.733mil,2398.091mil) on Component Side And Pad C36-2(3939.733mil,2398.091mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C35-2(3889.733mil,2398.091mil) on Component Side And Pad R31-2(3839.733mil,2398.091mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C36-1(3939.733mil,2342.972mil) on Component Side And Pad R32-1(3989.733mil,2342.972mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C36-2(3939.733mil,2398.091mil) on Component Side And Pad R32-2(3989.733mil,2398.091mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C37-1(3319.941mil,2384.378mil) on Component Side And Pad C39-1(3319.941mil,2332.41mil) on Component Side [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad C37-1(3319.941mil,2384.378mil) on Component Side And Pad R26-1(3322.5mil,2431.819mil) on Component Side [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C37-2(3375.059mil,2384.378mil) on Component Side And Pad C39-2(3375.059mil,2332.41mil) on Component Side [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad C37-2(3375.059mil,2384.378mil) on Component Side And Pad R27-2(3372.5mil,2431.819mil) on Component Side [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.067mil < 10mil) Between Pad C4-1(3475.981mil,3917.5mil) on Component Side And Pad C6-1(3476.914mil,3865mil) on Component Side [Top Solder] Mask Sliver [9.067mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.067mil < 10mil) Between Pad C4-2(3420.863mil,3917.5mil) on Component Side And Pad C6-2(3421.796mil,3865mil) on Component Side [Top Solder] Mask Sliver [9.067mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Pad D12-1(4932.481mil,2235mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D10-2(5025mil,2295mil) on Component Side And Pad D12-2(5025mil,2235mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.677mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Pad D13-1(4932.481mil,2174.016mil) on Component Side [Top Solder] Mask Sliver [9.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.677mil < 10mil) Between Pad D12-2(5025mil,2235mil) on Component Side And Pad D13-2(5025mil,2174.016mil) on Component Side [Top Solder] Mask Sliver [9.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D15-1(1069.272mil,2001.28mil) on Component Side And Pad D15-1(1069.272mil,2073.72mil) on Component Side [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D16-1(1425mil,1987.559mil) on Component Side And Pad D16-1(1425mil,2060mil) on Component Side [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.418mil < 10mil) Between Pad D18-2(4933.74mil,1885mil) on Component Side And Pad R40-1(4875mil,1857.441mil) on Component Side [Top Solder] Mask Sliver [8.418mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.418mil < 10mil) Between Pad D18-2(4933.74mil,1885mil) on Component Side And Pad R40-2(4875mil,1912.559mil) on Component Side [Top Solder] Mask Sliver [8.418mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.455mil < 10mil) Between Pad D19-2(4933.74mil,1768.947mil) on Component Side And Pad R41-1(4875mil,1724.719mil) on Component Side [Top Solder] Mask Sliver [8.455mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.418mil < 10mil) Between Pad D19-2(4933.74mil,1768.947mil) on Component Side And Pad R41-2(4875mil,1779.837mil) on Component Side [Top Solder] Mask Sliver [8.418mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D20-2(4933.74mil,1640mil) on Component Side And Pad R42-1(4875mil,1607.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D20-2(4933.74mil,1640mil) on Component Side And Pad R42-2(4875mil,1662.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D2-1(888.779mil,3828.228mil) on Component Side And Pad D2-1(961.221mil,3828.228mil) on Component Side [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D21-2(4933.74mil,1515mil) on Component Side And Pad R43-1(4875mil,1487.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D21-2(4933.74mil,1515mil) on Component Side And Pad R43-2(4875mil,1542.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D22-2(4933.74mil,1390mil) on Component Side And Pad R44-1(4875mil,1362.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D22-2(4933.74mil,1390mil) on Component Side And Pad R44-2(4875mil,1417.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Pad D9-1(4932.481mil,2360mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D8-2(5025mil,2420mil) on Component Side And Pad D9-2(5025mil,2360mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.979mil < 10mil) Between Pad Q1-1(1868.484mil,4138.209mil) on Component Side And Pad R3-1(1793.419mil,4120.059mil) on Component Side [Top Solder] Mask Sliver [9.979mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.979mil < 10mil) Between Pad Q1-2(1868.484mil,4047.658mil) on Component Side And Pad R3-2(1793.419mil,4064.941mil) on Component Side [Top Solder] Mask Sliver [9.979mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R19-1(3780.953mil,2567.5mil) on Component Side And Pad R23-1(3780.953mil,2517.5mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R19-2(3836.071mil,2567.5mil) on Component Side And Pad R23-2(3836.071mil,2517.5mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R20-1(4111.071mil,2561.28mil) on Component Side And Pad R24-2(4111.071mil,2511.28mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R20-2(4055.953mil,2561.28mil) on Component Side And Pad R24-1(4055.953mil,2511.28mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R26-1(3322.5mil,2431.819mil) on Component Side And Pad R27-2(3372.5mil,2431.819mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R26-2(3322.5mil,2486.937mil) on Component Side And Pad R27-1(3372.5mil,2486.937mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-1(3102.815mil,2418.414mil) on Component Side And Pad U12-2(3102.815mil,2434.162mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-1(3102.815mil,2418.414mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-1(3102.815mil,2418.414mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-10(3020.137mil,2418.414mil) on Component Side And Pad U12-9(3020.137mil,2434.162mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-10(3020.137mil,2418.414mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-10(3020.137mil,2418.414mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-2(3102.815mil,2434.162mil) on Component Side And Pad U12-3(3102.815mil,2449.91mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-2(3102.815mil,2434.162mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-2(3102.815mil,2434.162mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-3(3102.815mil,2449.91mil) on Component Side And Pad U12-4(3102.815mil,2465.658mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-3(3102.815mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.812mil < 10mil) Between Pad U12-3(3102.815mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.812mil < 10mil) Between Pad U12-3(3102.815mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-4(3102.815mil,2465.658mil) on Component Side And Pad U12-5(3102.815mil,2481.406mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-4(3102.815mil,2465.658mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-4(3102.815mil,2465.658mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-5(3102.815mil,2481.406mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-5(3102.815mil,2481.406mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-6(3020.137mil,2481.406mil) on Component Side And Pad U12-7(3020.137mil,2465.658mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-6(3020.137mil,2481.406mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-6(3020.137mil,2481.406mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-7(3020.137mil,2465.658mil) on Component Side And Pad U12-8(3020.137mil,2449.91mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-7(3020.137mil,2465.658mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.195mil < 10mil) Between Pad U12-7(3020.137mil,2465.658mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.195mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.693mil < 10mil) Between Pad U12-8(3020.137mil,2449.91mil) on Component Side And Pad U12-9(3020.137mil,2434.162mil) on Component Side [Top Solder] Mask Sliver [6.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-8(3020.137mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.812mil < 10mil) Between Pad U12-8(3020.137mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.812mil < 10mil) Between Pad U12-8(3020.137mil,2449.91mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.059mil < 10mil) Between Pad U12-9(3020.137mil,2434.162mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.812mil < 10mil) Between Pad U12-9(3020.137mil,2434.162mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [7.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-1(2840.661mil,2645.664mil) on Component Side And Pad U7-2(2840.661mil,2620.073mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-2(2840.661mil,2620.073mil) on Component Side And Pad U7-3(2840.661mil,2594.483mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-4(2921.369mil,2594.483mil) on Component Side And Pad U7-5(2921.369mil,2620.073mil) on Component Side [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-5(2921.369mil,2620.073mil) on Component Side And Pad U7-6(2921.369mil,2645.664mil) on Component Side [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
Rule Violations :95

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mil < 10mil) Between Arc (3503.465mil,3122.284mil) on Top Overlay And Pad L4-1(3552.835mil,3135mil) on Component Side [Top Overlay] to [Top Solder] clearance [0.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2820.059mil,4057.5mil) on Component Side And Track (2790.531mil,4043.72mil)(2794.468mil,4043.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(2820.059mil,4057.5mil) on Component Side And Track (2790.531mil,4071.28mil)(2794.468mil,4071.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2764.941mil,4057.5mil) on Component Side And Track (2790.531mil,4043.72mil)(2794.468mil,4043.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2764.941mil,4057.5mil) on Component Side And Track (2790.531mil,4071.28mil)(2794.468mil,4071.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.331mil < 10mil) Between Pad C14-2(3457.264mil,3407.5mil) on Component Side And Text "C14" (3352.756mil,3395.451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2831.5mil,3285mil) on Component Side And Track (2801.972mil,3271.22mil)(2805.909mil,3271.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C15-1(2831.5mil,3285mil) on Component Side And Track (2801.972mil,3298.78mil)(2805.909mil,3298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad C15-2(2776.382mil,3285mil) on Component Side And Text "C18" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(2776.382mil,3285mil) on Component Side And Track (2801.972mil,3271.22mil)(2805.909mil,3271.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(2776.382mil,3285mil) on Component Side And Track (2801.972mil,3298.78mil)(2805.909mil,3298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.951mil < 10mil) Between Pad C16-1(2703.779mil,3245.212mil) on Component Side And Text "C18" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(2703.779mil,3245.212mil) on Component Side And Track (2674.252mil,3231.432mil)(2678.189mil,3231.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C16-1(2703.779mil,3245.212mil) on Component Side And Track (2674.252mil,3258.991mil)(2678.189mil,3258.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(2648.661mil,3245.212mil) on Component Side And Text "C16" (2575.787mil,3226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(2648.661mil,3245.212mil) on Component Side And Track (2674.252mil,3231.432mil)(2678.189mil,3231.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(2648.661mil,3245.212mil) on Component Side And Track (2674.252mil,3258.991mil)(2678.189mil,3258.991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.714mil < 10mil) Between Pad C17-1(3472.559mil,3240mil) on Component Side And Text "C17" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.714mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.392mil < 10mil) Between Pad C17-1(3472.559mil,3240mil) on Component Side And Text "C21" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3472.559mil,3240mil) on Component Side And Track (3443.031mil,3226.22mil)(3446.968mil,3226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C17-1(3472.559mil,3240mil) on Component Side And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 10mil) Between Pad C17-2(3417.441mil,3240mil) on Component Side And Text "C17" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3417.441mil,3240mil) on Component Side And Track (3443.031mil,3226.22mil)(3446.968mil,3226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3417.441mil,3240mil) on Component Side And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(2831.5mil,3235mil) on Component Side And Track (2801.972mil,3221.22mil)(2805.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C18-1(2831.5mil,3235mil) on Component Side And Track (2801.972mil,3248.78mil)(2805.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad C18-2(2776.382mil,3235mil) on Component Side And Text "C18" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(2776.382mil,3235mil) on Component Side And Track (2801.972mil,3221.22mil)(2805.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(2776.382mil,3235mil) on Component Side And Track (2801.972mil,3248.78mil)(2805.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.793mil < 10mil) Between Pad C19-1(737.5mil,3159.882mil) on Component Side And Text "C19" (792.5mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(737.5mil,3159.882mil) on Component Side And Track (723.721mil,3185.472mil)(723.721mil,3189.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(737.5mil,3159.882mil) on Component Side And Track (751.28mil,3185.472mil)(751.28mil,3189.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.793mil < 10mil) Between Pad C19-2(737.5mil,3215mil) on Component Side And Text "C19" (792.5mil,3150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(737.5mil,3215mil) on Component Side And Track (723.721mil,3185.472mil)(723.721mil,3189.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C19-2(737.5mil,3215mil) on Component Side And Track (751.28mil,3185.472mil)(751.28mil,3189.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(3347.559mil,3200mil) on Component Side And Track (3318.031mil,3186.22mil)(3321.968mil,3186.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C20-1(3347.559mil,3200mil) on Component Side And Track (3318.031mil,3213.78mil)(3321.968mil,3213.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(3292.441mil,3200mil) on Component Side And Text "C20" (3215mil,3185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(3292.441mil,3200mil) on Component Side And Track (3318.031mil,3186.22mil)(3321.968mil,3186.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(3292.441mil,3200mil) on Component Side And Track (3318.031mil,3213.78mil)(3321.968mil,3213.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(2702.5mil,4027.5mil) on Component Side And Track (2672.972mil,4013.72mil)(2676.909mil,4013.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(2702.5mil,4027.5mil) on Component Side And Track (2672.972mil,4041.28mil)(2676.909mil,4041.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.392mil < 10mil) Between Pad C21-1(3472.559mil,3190mil) on Component Side And Text "C21" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3472.559mil,3190mil) on Component Side And Track (3443.031mil,3176.22mil)(3446.968mil,3176.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C21-1(3472.559mil,3190mil) on Component Side And Track (3443.031mil,3203.78mil)(3446.968mil,3203.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3417.441mil,3190mil) on Component Side And Track (3443.031mil,3176.22mil)(3446.968mil,3176.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3417.441mil,3190mil) on Component Side And Track (3443.031mil,3203.78mil)(3446.968mil,3203.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(2647.382mil,4027.5mil) on Component Side And Track (2672.972mil,4013.72mil)(2676.909mil,4013.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(2647.382mil,4027.5mil) on Component Side And Track (2672.972mil,4041.28mil)(2676.909mil,4041.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(3550mil,2849.764mil) on Component Side And Text "C24" (3455mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-2(2808.823mil,2855mil) on Component Side And Text "C28" (2710mil,2809.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(2703.823mil,2870mil) on Component Side And Track (2729.413mil,2856.22mil)(2733.35mil,2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(2703.823mil,2870mil) on Component Side And Track (2729.413mil,2883.78mil)(2733.35mil,2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(2758.941mil,2870mil) on Component Side And Track (2729.413mil,2856.22mil)(2733.35mil,2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C28-2(2758.941mil,2870mil) on Component Side And Track (2729.413mil,2883.78mil)(2733.35mil,2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.381mil < 10mil) Between Pad C29-1(3650.118mil,2780mil) on Component Side And Text "C29" (3584.688mil,2712.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.381mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(2820.059mil,4007.5mil) on Component Side And Track (2790.531mil,3993.72mil)(2794.468mil,3993.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(2820.059mil,4007.5mil) on Component Side And Track (2790.531mil,4021.28mil)(2794.468mil,4021.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(2718.251mil,2651.569mil) on Component Side And Track (2747.779mil,2635.821mil)(2751.716mil,2635.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-1(2718.251mil,2651.569mil) on Component Side And Track (2747.779mil,2667.317mil)(2751.716mil,2667.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(2781.243mil,2651.569mil) on Component Side And Track (2747.779mil,2635.821mil)(2751.716mil,2635.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C31-2(2781.243mil,2651.569mil) on Component Side And Track (2747.779mil,2667.317mil)(2751.716mil,2667.317mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(2764.941mil,4007.5mil) on Component Side And Track (2790.531mil,3993.72mil)(2794.468mil,3993.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(2764.941mil,4007.5mil) on Component Side And Track (2790.531mil,4021.28mil)(2794.468mil,4021.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C32-1(4609.466mil,2510mil) on Component Side And Text "C32" (4615mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(4609.466mil,2510mil) on Component Side And Track (4635.057mil,2496.22mil)(4638.994mil,2496.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(4609.466mil,2510mil) on Component Side And Track (4635.057mil,2523.78mil)(4638.994mil,2523.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C32-2(4664.584mil,2510mil) on Component Side And Text "C32" (4615mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(4664.584mil,2510mil) on Component Side And Track (4635.057mil,2496.22mil)(4638.994mil,2496.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C32-2(4664.584mil,2510mil) on Component Side And Track (4635.057mil,2523.78mil)(4638.994mil,2523.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-1(3783.512mil,2410.059mil) on Component Side And Track (3769.733mil,2380.531mil)(3769.733mil,2384.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C34-1(3783.512mil,2410.059mil) on Component Side And Track (3797.292mil,2380.531mil)(3797.292mil,2384.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-2(3783.512mil,2354.941mil) on Component Side And Track (3769.733mil,2380.531mil)(3769.733mil,2384.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-2(3783.512mil,2354.941mil) on Component Side And Track (3797.292mil,2380.531mil)(3797.292mil,2384.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.703mil < 10mil) Between Pad C35-1(3889.733mil,2342.972mil) on Component Side And Text "C35" (3870mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-1(3889.733mil,2342.972mil) on Component Side And Track (3875.953mil,2368.563mil)(3875.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-1(3889.733mil,2342.972mil) on Component Side And Track (3903.512mil,2368.563mil)(3903.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.539mil < 10mil) Between Pad C35-2(3889.733mil,2398.091mil) on Component Side And Text "R31" (3825.953mil,2419.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-2(3889.733mil,2398.091mil) on Component Side And Track (3875.953mil,2368.563mil)(3875.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C35-2(3889.733mil,2398.091mil) on Component Side And Track (3903.512mil,2368.563mil)(3903.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.703mil < 10mil) Between Pad C36-1(3939.733mil,2342.972mil) on Component Side And Text "C35" (3870mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(3939.733mil,2342.972mil) on Component Side And Track (3925.953mil,2368.563mil)(3925.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-1(3939.733mil,2342.972mil) on Component Side And Track (3953.512mil,2368.563mil)(3953.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.539mil < 10mil) Between Pad C36-2(3939.733mil,2398.091mil) on Component Side And Text "C36" (3920mil,2419.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C36-2(3939.733mil,2398.091mil) on Component Side And Track (3925.953mil,2368.563mil)(3925.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C36-2(3939.733mil,2398.091mil) on Component Side And Track (3953.512mil,2368.563mil)(3953.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-1(3319.941mil,2384.378mil) on Component Side And Text "C37" (3227.071mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(3319.941mil,2384.378mil) on Component Side And Track (3345.532mil,2370.599mil)(3349.469mil,2370.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-1(3319.941mil,2384.378mil) on Component Side And Track (3345.532mil,2398.158mil)(3349.469mil,2398.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C37-2(3375.059mil,2384.378mil) on Component Side And Track (3345.532mil,2370.599mil)(3349.469mil,2370.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C37-2(3375.059mil,2384.378mil) on Component Side And Track (3345.532mil,2398.158mil)(3349.469mil,2398.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-1(3091.496mil,2359.236mil) on Component Side And Track (3058.031mil,2343.488mil)(3061.968mil,2343.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C38-1(3091.496mil,2359.236mil) on Component Side And Track (3058.031mil,2374.985mil)(3061.968mil,2374.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(3028.504mil,2359.236mil) on Component Side And Track (3058.031mil,2343.488mil)(3061.968mil,2343.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(3028.504mil,2359.236mil) on Component Side And Track (3058.031mil,2374.985mil)(3061.968mil,2374.985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.536mil < 10mil) Between Pad C39-1(3319.941mil,2332.41mil) on Component Side And Text "C39" (3221.152mil,2313.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(3319.941mil,2332.41mil) on Component Side And Track (3345.532mil,2318.63mil)(3349.469mil,2318.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-1(3319.941mil,2332.41mil) on Component Side And Track (3345.532mil,2346.189mil)(3349.469mil,2346.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(3375.059mil,2332.41mil) on Component Side And Track (3345.532mil,2318.63mil)(3349.469mil,2318.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C39-2(3375.059mil,2332.41mil) on Component Side And Track (3345.532mil,2346.189mil)(3349.469mil,2346.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-1(2544.291mil,2310mil) on Component Side And Track (2514.764mil,2296.22mil)(2518.701mil,2296.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C40-1(2544.291mil,2310mil) on Component Side And Track (2514.764mil,2323.78mil)(2518.701mil,2323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-2(2489.173mil,2310mil) on Component Side And Track (2514.764mil,2296.22mil)(2518.701mil,2296.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C40-2(2489.173mil,2310mil) on Component Side And Track (2514.764mil,2323.78mil)(2518.701mil,2323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3475.981mil,3917.5mil) on Component Side And Track (3446.454mil,3903.72mil)(3450.391mil,3903.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-1(3475.981mil,3917.5mil) on Component Side And Track (3446.454mil,3931.28mil)(3450.391mil,3931.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3420.863mil,3917.5mil) on Component Side And Track (3446.454mil,3903.72mil)(3450.391mil,3903.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3420.863mil,3917.5mil) on Component Side And Track (3446.454mil,3931.28mil)(3450.391mil,3931.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3345.059mil,3877.441mil) on Component Side And Text "U2" (3296mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3345.059mil,3877.441mil) on Component Side And Track (3315.531mil,3863.661mil)(3319.468mil,3863.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(3345.059mil,3877.441mil) on Component Side And Track (3315.531mil,3891.22mil)(3319.468mil,3891.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3289.941mil,3877.441mil) on Component Side And Text "U2" (3296mil,3862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3289.941mil,3877.441mil) on Component Side And Track (3315.531mil,3863.661mil)(3319.468mil,3863.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3289.941mil,3877.441mil) on Component Side And Track (3315.531mil,3891.22mil)(3319.468mil,3891.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3476.914mil,3865mil) on Component Side And Track (3447.387mil,3851.22mil)(3451.323mil,3851.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-1(3476.914mil,3865mil) on Component Side And Track (3447.387mil,3878.78mil)(3451.323mil,3878.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3421.796mil,3865mil) on Component Side And Track (3447.387mil,3851.22mil)(3451.323mil,3851.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3421.796mil,3865mil) on Component Side And Track (3447.387mil,3878.78mil)(3451.323mil,3878.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2263.504mil)(4899.74mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2263.504mil)(4927mil,2263.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2266.496mil)(4926.575mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2326.496mil)(4926.575mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2328.504mil)(4927mil,2328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4970.866mil,2277.283mil)(4986.614mil,2277.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(4932.481mil,2295mil) on Component Side And Track (4970.866mil,2312.716mil)(4986.614mil,2312.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D10-2(5025mil,2295mil) on Component Side And Text "D10" (5060mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5025mil,2295mil) on Component Side And Track (4970.866mil,2277.283mil)(4986.614mil,2277.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5025mil,2295mil) on Component Side And Track (4970.866mil,2312.716mil)(4986.614mil,2312.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-1(2739.642mil,4187.5mil) on Component Side And Track (2685.508mil,4169.783mil)(2701.256mil,4169.783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-1(2739.642mil,4187.5mil) on Component Side And Track (2685.508mil,4205.217mil)(2701.256mil,4205.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D1-1(2739.642mil,4187.5mil) on Component Side And Track (2745.122mil,4218.996mil)(2772.382mil,4218.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D1-1(2739.642mil,4187.5mil) on Component Side And Track (2745.547mil,4156.004mil)(2772.382mil,4156.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D1-1(2739.642mil,4187.5mil) on Component Side And Track (2772.382mil,4156.004mil)(2772.382mil,4218.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(893.76mil,2275mil) on Component Side And Track (839.626mil,2257.284mil)(855.374mil,2257.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(893.76mil,2275mil) on Component Side And Track (839.626mil,2292.717mil)(855.374mil,2292.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(893.76mil,2275mil) on Component Side And Track (899.24mil,2306.496mil)(926.5mil,2306.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(893.76mil,2275mil) on Component Side And Track (899.665mil,2243.504mil)(926.5mil,2243.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D11-1(893.76mil,2275mil) on Component Side And Track (926.5mil,2243.504mil)(926.5mil,2306.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(801.24mil,2275mil) on Component Side And Track (839.626mil,2257.284mil)(855.374mil,2257.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(801.24mil,2275mil) on Component Side And Track (839.626mil,2292.717mil)(855.374mil,2292.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(2647.122mil,4187.5mil) on Component Side And Track (2685.508mil,4169.783mil)(2701.256mil,4169.783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-2(2647.122mil,4187.5mil) on Component Side And Track (2685.508mil,4205.217mil)(2701.256mil,4205.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2142.52mil)(4899.74mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2203.504mil)(4927mil,2203.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2205.512mil)(4926.575mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2263.504mil)(4899.74mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2263.504mil)(4927mil,2263.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2266.496mil)(4926.575mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4970.866mil,2217.283mil)(4986.614mil,2217.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(4932.481mil,2235mil) on Component Side And Track (4970.866mil,2252.716mil)(4986.614mil,2252.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D12-2(5025mil,2235mil) on Component Side And Text "D12" (5060mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(5025mil,2235mil) on Component Side And Track (4970.866mil,2217.283mil)(4986.614mil,2217.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(5025mil,2235mil) on Component Side And Track (4970.866mil,2252.716mil)(4986.614mil,2252.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2141.496mil)(4926.575mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2142.52mil)(4899.74mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2142.52mil)(4927mil,2142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2203.504mil)(4927mil,2203.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2205.512mil)(4926.575mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4970.866mil,2156.299mil)(4986.614mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(4932.481mil,2174.016mil) on Component Side And Track (4970.866mil,2191.732mil)(4986.614mil,2191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D13-2(5025mil,2174.016mil) on Component Side And Text "D13" (5060mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(5025mil,2174.016mil) on Component Side And Track (4970.866mil,2156.299mil)(4986.614mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(5025mil,2174.016mil) on Component Side And Track (4970.866mil,2191.732mil)(4986.614mil,2191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2076.496mil)(4926.575mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2078.504mil)(4899.74mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2078.504mil)(4927mil,2078.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2141.496mil)(4926.575mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2142.52mil)(4927mil,2142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4970.866mil,2092.283mil)(4986.614mil,2092.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(4932.481mil,2110mil) on Component Side And Track (4970.866mil,2127.716mil)(4986.614mil,2127.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D14-2(5025mil,2110mil) on Component Side And Text "D14" (5060mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(5025mil,2110mil) on Component Side And Track (4970.866mil,2092.283mil)(4986.614mil,2092.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(5025mil,2110mil) on Component Side And Track (4970.866mil,2127.716mil)(4986.614mil,2127.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2013.504mil)(4899.74mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2013.504mil)(4927mil,2013.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2076.496mil)(4926.575mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2078.504mil)(4927mil,2078.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4970.866mil,2027.283mil)(4986.614mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-1(4932.481mil,2045mil) on Component Side And Track (4970.866mil,2062.716mil)(4986.614mil,2062.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D17-2(5025mil,2045mil) on Component Side And Text "D17" (5060mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-2(5025mil,2045mil) on Component Side And Track (4970.866mil,2027.283mil)(4986.614mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D17-2(5025mil,2045mil) on Component Side And Track (4970.866mil,2062.716mil)(4986.614mil,2062.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D18-1(5026.26mil,1885mil) on Component Side And Track (4972.126mil,1867.284mil)(4987.874mil,1867.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D18-1(5026.26mil,1885mil) on Component Side And Track (4972.126mil,1902.717mil)(4987.874mil,1902.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D18-1(5026.26mil,1885mil) on Component Side And Track (5031.74mil,1916.496mil)(5059mil,1916.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D18-1(5026.26mil,1885mil) on Component Side And Track (5032.165mil,1853.504mil)(5059mil,1853.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D18-1(5026.26mil,1885mil) on Component Side And Track (5059mil,1853.504mil)(5059mil,1916.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D18-2(4933.74mil,1885mil) on Component Side And Track (4972.126mil,1867.284mil)(4987.874mil,1867.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D18-2(4933.74mil,1885mil) on Component Side And Track (4972.126mil,1902.717mil)(4987.874mil,1902.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D19-1(5026.26mil,1768.947mil) on Component Side And Track (4972.126mil,1751.23mil)(4987.874mil,1751.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D19-1(5026.26mil,1768.947mil) on Component Side And Track (4972.126mil,1786.664mil)(4987.874mil,1786.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D19-1(5026.26mil,1768.947mil) on Component Side And Track (5031.74mil,1800.443mil)(5059mil,1800.443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D19-1(5026.26mil,1768.947mil) on Component Side And Track (5032.165mil,1737.451mil)(5059mil,1737.451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D19-1(5026.26mil,1768.947mil) on Component Side And Track (5059mil,1737.451mil)(5059mil,1800.443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D19-2(4933.74mil,1768.947mil) on Component Side And Track (4972.126mil,1751.23mil)(4987.874mil,1751.23mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D19-2(4933.74mil,1768.947mil) on Component Side And Track (4972.126mil,1786.664mil)(4987.874mil,1786.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D20-1(5026.26mil,1640mil) on Component Side And Track (4972.126mil,1622.284mil)(4987.874mil,1622.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D20-1(5026.26mil,1640mil) on Component Side And Track (4972.126mil,1657.717mil)(4987.874mil,1657.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D20-1(5026.26mil,1640mil) on Component Side And Track (5031.74mil,1671.496mil)(5059mil,1671.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D20-1(5026.26mil,1640mil) on Component Side And Track (5032.165mil,1608.504mil)(5059mil,1608.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D20-1(5026.26mil,1640mil) on Component Side And Track (5059mil,1608.504mil)(5059mil,1671.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D20-2(4933.74mil,1640mil) on Component Side And Track (4972.126mil,1622.284mil)(4987.874mil,1622.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D20-2(4933.74mil,1640mil) on Component Side And Track (4972.126mil,1657.717mil)(4987.874mil,1657.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D21-1(5026.26mil,1515mil) on Component Side And Track (4972.126mil,1497.284mil)(4987.874mil,1497.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D21-1(5026.26mil,1515mil) on Component Side And Track (4972.126mil,1532.717mil)(4987.874mil,1532.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D21-1(5026.26mil,1515mil) on Component Side And Track (5031.74mil,1546.496mil)(5059mil,1546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D21-1(5026.26mil,1515mil) on Component Side And Track (5032.165mil,1483.504mil)(5059mil,1483.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D21-1(5026.26mil,1515mil) on Component Side And Track (5059mil,1483.504mil)(5059mil,1546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D21-2(4933.74mil,1515mil) on Component Side And Track (4972.126mil,1497.284mil)(4987.874mil,1497.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D21-2(4933.74mil,1515mil) on Component Side And Track (4972.126mil,1532.717mil)(4987.874mil,1532.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D22-1(5026.26mil,1390mil) on Component Side And Track (4972.126mil,1372.284mil)(4987.874mil,1372.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D22-1(5026.26mil,1390mil) on Component Side And Track (4972.126mil,1407.717mil)(4987.874mil,1407.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D22-1(5026.26mil,1390mil) on Component Side And Track (5031.74mil,1421.496mil)(5059mil,1421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D22-1(5026.26mil,1390mil) on Component Side And Track (5032.165mil,1358.504mil)(5059mil,1358.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D22-1(5026.26mil,1390mil) on Component Side And Track (5059mil,1358.504mil)(5059mil,1421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D22-2(4933.74mil,1390mil) on Component Side And Track (4972.126mil,1372.284mil)(4987.874mil,1372.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D22-2(4933.74mil,1390mil) on Component Side And Track (4972.126mil,1407.717mil)(4987.874mil,1407.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(3196.281mil,2681.583mil) on Component Side And Track (3142.147mil,2663.867mil)(3157.895mil,2663.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(3196.281mil,2681.583mil) on Component Side And Track (3142.147mil,2699.3mil)(3157.895mil,2699.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(3196.281mil,2681.583mil) on Component Side And Track (3201.761mil,2713.079mil)(3229.021mil,2713.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(3196.281mil,2681.583mil) on Component Side And Track (3202.186mil,2650.087mil)(3229.021mil,2650.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D4-1(3196.281mil,2681.583mil) on Component Side And Track (3229.021mil,2650.087mil)(3229.021mil,2713.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(3103.761mil,2681.583mil) on Component Side And Track (3142.147mil,2663.867mil)(3157.895mil,2663.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(3103.761mil,2681.583mil) on Component Side And Track (3142.147mil,2699.3mil)(3157.895mil,2699.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(3492.626mil,2680.228mil) on Component Side And Track (3438.492mil,2662.511mil)(3454.24mil,2662.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(3492.626mil,2680.228mil) on Component Side And Track (3438.492mil,2697.944mil)(3454.24mil,2697.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(3492.626mil,2680.228mil) on Component Side And Track (3498.106mil,2711.724mil)(3525.366mil,2711.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(3492.626mil,2680.228mil) on Component Side And Track (3498.531mil,2648.732mil)(3525.366mil,2648.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D5-1(3492.626mil,2680.228mil) on Component Side And Track (3525.366mil,2648.732mil)(3525.366mil,2711.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(3400.106mil,2680.228mil) on Component Side And Track (3438.492mil,2662.511mil)(3454.24mil,2662.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(3400.106mil,2680.228mil) on Component Side And Track (3438.492mil,2697.944mil)(3454.24mil,2697.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2451.496mil)(4926.575mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2453.504mil)(4899.74mil,2516.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2453.504mil)(4927mil,2453.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2516.496mil)(4926.575mil,2516.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4970.866mil,2467.283mil)(4986.614mil,2467.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(4932.481mil,2485mil) on Component Side And Track (4970.866mil,2502.716mil)(4986.614mil,2502.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D7-2(5025mil,2485mil) on Component Side And Text "D7" (5060mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5025mil,2485mil) on Component Side And Track (4970.866mil,2467.283mil)(4986.614mil,2467.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5025mil,2485mil) on Component Side And Track (4970.866mil,2502.716mil)(4986.614mil,2502.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2328.504mil)(4899.74mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2388.504mil)(4899.74mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2388.504mil)(4927mil,2388.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2391.496mil)(4926.575mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2451.496mil)(4926.575mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2453.504mil)(4927mil,2453.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4970.866mil,2402.283mil)(4986.614mil,2402.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4932.481mil,2420mil) on Component Side And Track (4970.866mil,2437.716mil)(4986.614mil,2437.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D8-2(5025mil,2420mil) on Component Side And Text "D8" (5060mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(5025mil,2420mil) on Component Side And Track (4970.866mil,2402.283mil)(4986.614mil,2402.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(5025mil,2420mil) on Component Side And Track (4970.866mil,2437.716mil)(4986.614mil,2437.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2326.496mil)(4926.575mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2328.504mil)(4899.74mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2328.504mil)(4927mil,2328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2388.504mil)(4899.74mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2388.504mil)(4927mil,2388.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2391.496mil)(4926.575mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4970.866mil,2342.283mil)(4986.614mil,2342.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4970.866mil,2377.716mil)(4986.614mil,2377.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Text "D9" (5060mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Track (4970.866mil,2342.283mil)(4986.614mil,2342.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Track (4970.866mil,2377.716mil)(4986.614mil,2377.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3825mil) on Component Side And Track (3845mil,3810mil)(3920mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3825mil) on Component Side And Track (4010mil,3810mil)(4310mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,4065mil) on Component Side And Track (3845mil,4080mil)(3920mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,4065mil) on Component Side And Track (4010mil,4080mil)(4310mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3825mil) on Component Side And Track (4010mil,3810mil)(4310mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3825mil) on Component Side And Track (4400mil,3810mil)(4470mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,4065mil) on Component Side And Track (4010mil,4080mil)(4310mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,4065mil) on Component Side And Track (4400mil,4080mil)(4470mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3964.248mil,3450mil) on Component Side And Track (3844.248mil,3435mil)(3919.248mil,3435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3964.248mil,3450mil) on Component Side And Track (4009.248mil,3435mil)(4309.248mil,3435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3964.248mil,3690mil) on Component Side And Track (3844.248mil,3705mil)(3919.248mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3964.248mil,3690mil) on Component Side And Track (4009.248mil,3705mil)(4309.248mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4354.248mil,3450mil) on Component Side And Track (4009.248mil,3435mil)(4309.248mil,3435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4354.248mil,3450mil) on Component Side And Track (4399.248mil,3435mil)(4469.248mil,3435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4354.248mil,3690mil) on Component Side And Track (4009.248mil,3705mil)(4309.248mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4354.248mil,3690mil) on Component Side And Track (4399.248mil,3705mil)(4469.248mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(3965mil,3070mil) on Component Side And Track (3845mil,3055mil)(3920mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(3965mil,3070mil) on Component Side And Track (4010mil,3055mil)(4310mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(3965mil,3310mil) on Component Side And Track (3845mil,3325mil)(3920mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(3965mil,3310mil) on Component Side And Track (4010mil,3325mil)(4310mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4355mil,3070mil) on Component Side And Track (4010mil,3055mil)(4310mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4355mil,3070mil) on Component Side And Track (4400mil,3055mil)(4470mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4355mil,3310mil) on Component Side And Track (4010mil,3325mil)(4310mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4355mil,3310mil) on Component Side And Track (4400mil,3325mil)(4470mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F4-1(3970mil,2680mil) on Component Side And Text "D6" (3893.512mil,2595.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-1(3970mil,2680mil) on Component Side And Track (3850mil,2665mil)(3925mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-1(3970mil,2680mil) on Component Side And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-1(3970mil,2920mil) on Component Side And Track (3850mil,2935mil)(3925mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-1(3970mil,2920mil) on Component Side And Track (4015mil,2935mil)(4315mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-2(4360mil,2680mil) on Component Side And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-2(4360mil,2680mil) on Component Side And Track (4405mil,2665mil)(4475mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-2(4360mil,2920mil) on Component Side And Track (4015mil,2935mil)(4315mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F4-2(4360mil,2920mil) on Component Side And Track (4405mil,2935mil)(4475mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L3-1(2919.689mil,3170mil) on Component Side And Track (2887.209mil,3042.047mil)(2887.209mil,3095.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L3-1(2919.689mil,3170mil) on Component Side And Track (2887.209mil,3244.803mil)(2887.209mil,3297.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad L3-2(3138.193mil,3170mil) on Component Side And Track (3170.673mil,3042.047mil)(3170.673mil,3095.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L3-2(3138.193mil,3170mil) on Component Side And Track (3170.673mil,3244.803mil)(3170.673mil,3297.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.067mil < 10mil) Between Pad L4-1(3552.835mil,3135mil) on Component Side And Text "C21" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.234mil < 10mil) Between Pad P2-1(1250mil,3222.5mil) on Multi-Layer And Track (1151.262mil,3026.238mil)(1348.738mil,3026.238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.637mil < 10mil) Between Pad P3-2(4782.126mil,3194.095mil) on Multi-Layer And Text "VThrst" (4457.5mil,3162.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.637mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.153mil < 10mil) Between Pad Q3-3(3753.111mil,2633.924mil) on Component Side And Text "R19" (3778.512mil,2597.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.427mil < 10mil) Between Pad Q4-1(3212.465mil,2537.134mil) on Component Side And Text "Q4" (3197.5mil,2482.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.427mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.885mil < 10mil) Between Pad Q4-3(3249.867mil,2615.874mil) on Component Side And Text "R16" (3275mil,2618.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2608.745mil,3107.441mil) on Component Side And Text "R10" (2622.721mil,3016.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(2608.745mil,3107.441mil) on Component Side And Track (2594.966mil,3133.032mil)(2594.966mil,3136.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(2608.745mil,3107.441mil) on Component Side And Track (2622.525mil,3133.032mil)(2622.525mil,3136.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(2608.745mil,3162.559mil) on Component Side And Track (2594.966mil,3133.032mil)(2594.966mil,3136.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10-2(2608.745mil,3162.559mil) on Component Side And Track (2622.525mil,3133.032mil)(2622.525mil,3136.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(2567.559mil,4185mil) on Component Side And Track (2538.032mil,4171.22mil)(2541.968mil,4171.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R1-1(2567.559mil,4185mil) on Component Side And Track (2538.032mil,4198.78mil)(2541.968mil,4198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3260mil,3062.441mil) on Component Side And Track (3246.22mil,3088.032mil)(3246.22mil,3091.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3260mil,3062.441mil) on Component Side And Track (3273.78mil,3088.032mil)(3273.78mil,3091.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3260mil,3117.559mil) on Component Side And Track (3246.22mil,3088.032mil)(3246.22mil,3091.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R11-2(3260mil,3117.559mil) on Component Side And Track (3273.78mil,3088.032mil)(3273.78mil,3091.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(2512.441mil,4185mil) on Component Side And Track (2538.032mil,4171.22mil)(2541.968mil,4171.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(2512.441mil,4185mil) on Component Side And Track (2538.032mil,4198.78mil)(2541.968mil,4198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(957.5mil,2926.496mil) on Component Side And Track (941.752mil,2893.032mil)(941.752mil,2896.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R12-1(957.5mil,2926.496mil) on Component Side And Track (973.248mil,2893.032mil)(973.248mil,2896.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(957.5mil,2863.504mil) on Component Side And Track (941.752mil,2893.032mil)(941.752mil,2896.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(957.5mil,2863.504mil) on Component Side And Track (973.248mil,2893.032mil)(973.248mil,2896.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(1655mil,2820mil) on Component Side And Text "A" (1822.5mil,2722.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.697mil < 10mil) Between Pad R15-1(3779.829mil,2800mil) on Component Side And Text "R15" (3839.733mil,2753.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(3779.829mil,2800mil) on Component Side And Track (3746.365mil,2784.252mil)(3750.302mil,2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R15-1(3779.829mil,2800mil) on Component Side And Track (3746.365mil,2815.748mil)(3750.302mil,2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3716.837mil,2800mil) on Component Side And Track (3746.365mil,2784.252mil)(3750.302mil,2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3716.837mil,2800mil) on Component Side And Track (3746.365mil,2815.748mil)(3750.302mil,2815.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3267.429mil,2681.583mil) on Component Side And Track (3296.956mil,2665.835mil)(3300.894mil,2665.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3267.429mil,2681.583mil) on Component Side And Track (3296.956mil,2697.331mil)(3300.894mil,2697.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(3330.421mil,2681.583mil) on Component Side And Track (3296.956mil,2665.835mil)(3300.894mil,2665.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R16-2(3330.421mil,2681.583mil) on Component Side And Track (3296.956mil,2697.331mil)(3300.894mil,2697.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(3564.929mil,2678.629mil) on Component Side And Track (3594.456mil,2662.881mil)(3598.394mil,2662.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(3564.929mil,2678.629mil) on Component Side And Track (3594.456mil,2694.377mil)(3598.394mil,2694.377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(3627.921mil,2678.629mil) on Component Side And Track (3594.456mil,2662.881mil)(3598.394mil,2662.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R17-2(3627.921mil,2678.629mil) on Component Side And Track (3594.456mil,2694.377mil)(3598.394mil,2694.377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(2615.504mil,2588.577mil) on Component Side And Track (2599.756mil,2618.105mil)(2599.756mil,2622.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(2615.504mil,2588.577mil) on Component Side And Track (2631.252mil,2618.105mil)(2631.252mil,2622.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(2615.504mil,2651.569mil) on Component Side And Track (2599.756mil,2618.105mil)(2599.756mil,2622.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R18-2(2615.504mil,2651.569mil) on Component Side And Track (2631.252mil,2618.105mil)(2631.252mil,2622.042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R19-1(3780.953mil,2567.5mil) on Component Side And Text "R19" (3778.512mil,2597.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(3780.953mil,2567.5mil) on Component Side And Track (3806.544mil,2553.72mil)(3810.481mil,2553.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(3780.953mil,2567.5mil) on Component Side And Track (3806.544mil,2581.28mil)(3810.481mil,2581.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R19-2(3836.071mil,2567.5mil) on Component Side And Text "R19" (3778.512mil,2597.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(3836.071mil,2567.5mil) on Component Side And Track (3806.544mil,2553.72mil)(3810.481mil,2553.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R19-2(3836.071mil,2567.5mil) on Component Side And Track (3806.544mil,2581.28mil)(3810.481mil,2581.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(4111.071mil,2561.28mil) on Component Side And Track (4081.544mil,2547.5mil)(4085.481mil,2547.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R20-1(4111.071mil,2561.28mil) on Component Side And Track (4081.544mil,2575.059mil)(4085.481mil,2575.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(4055.953mil,2561.28mil) on Component Side And Track (4081.544mil,2547.5mil)(4085.481mil,2547.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(4055.953mil,2561.28mil) on Component Side And Track (4081.544mil,2575.059mil)(4085.481mil,2575.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(2701.5mil,4082.5mil) on Component Side And Track (2671.972mil,4068.72mil)(2675.909mil,4068.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2-1(2701.5mil,4082.5mil) on Component Side And Track (2671.972mil,4096.28mil)(2675.909mil,4096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(3091.496mil,2552.5mil) on Component Side And Track (3058.031mil,2536.752mil)(3061.968mil,2536.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R21-1(3091.496mil,2552.5mil) on Component Side And Track (3058.031mil,2568.248mil)(3061.968mil,2568.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(3028.504mil,2552.5mil) on Component Side And Track (3058.031mil,2536.752mil)(3061.968mil,2536.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(3028.504mil,2552.5mil) on Component Side And Track (3058.031mil,2568.248mil)(3061.968mil,2568.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(2646.382mil,4082.5mil) on Component Side And Track (2671.972mil,4068.72mil)(2675.909mil,4068.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(2646.382mil,4082.5mil) on Component Side And Track (2671.972mil,4096.28mil)(2675.909mil,4096.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(2846.443mil,2533.947mil) on Component Side And Track (2875.97mil,2518.199mil)(2879.907mil,2518.199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(2846.443mil,2533.947mil) on Component Side And Track (2875.97mil,2549.695mil)(2879.907mil,2549.695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(2909.435mil,2533.947mil) on Component Side And Track (2875.97mil,2518.199mil)(2879.907mil,2518.199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R22-2(2909.435mil,2533.947mil) on Component Side And Track (2875.97mil,2549.695mil)(2879.907mil,2549.695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad R23-1(3780.953mil,2517.5mil) on Component Side And Text "R23" (3769.733mil,2457.382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(3780.953mil,2517.5mil) on Component Side And Track (3806.544mil,2503.72mil)(3810.481mil,2503.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(3780.953mil,2517.5mil) on Component Side And Track (3806.544mil,2531.28mil)(3810.481mil,2531.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad R23-2(3836.071mil,2517.5mil) on Component Side And Text "R23" (3769.733mil,2457.382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(3836.071mil,2517.5mil) on Component Side And Track (3806.544mil,2503.72mil)(3810.481mil,2503.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R23-2(3836.071mil,2517.5mil) on Component Side And Track (3806.544mil,2531.28mil)(3810.481mil,2531.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(4055.953mil,2511.28mil) on Component Side And Track (4081.544mil,2497.5mil)(4085.481mil,2497.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(4055.953mil,2511.28mil) on Component Side And Track (4081.544mil,2525.059mil)(4085.481mil,2525.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(4111.071mil,2511.28mil) on Component Side And Track (4081.544mil,2497.5mil)(4085.481mil,2497.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R24-2(4111.071mil,2511.28mil) on Component Side And Track (4081.544mil,2525.059mil)(4085.481mil,2525.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R25-1(4806.181mil,2485mil) on Component Side And Text "R25" (4700mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(4806.181mil,2485mil) on Component Side And Track (4831.772mil,2471.22mil)(4835.709mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(4806.181mil,2485mil) on Component Side And Track (4831.772mil,2498.78mil)(4835.709mil,2498.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(4861.3mil,2485mil) on Component Side And Track (4831.772mil,2471.22mil)(4835.709mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R25-2(4861.3mil,2485mil) on Component Side And Track (4831.772mil,2498.78mil)(4835.709mil,2498.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R25-2(4861.3mil,2485mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(3322.5mil,2431.819mil) on Component Side And Track (3308.72mil,2457.41mil)(3308.72mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(3322.5mil,2431.819mil) on Component Side And Track (3336.28mil,2457.41mil)(3336.28mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(3322.5mil,2486.937mil) on Component Side And Track (3308.72mil,2457.41mil)(3308.72mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R26-2(3322.5mil,2486.937mil) on Component Side And Track (3336.28mil,2457.41mil)(3336.28mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(3372.5mil,2486.937mil) on Component Side And Track (3358.72mil,2457.41mil)(3358.72mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R27-1(3372.5mil,2486.937mil) on Component Side And Track (3386.28mil,2457.41mil)(3386.28mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(3372.5mil,2431.819mil) on Component Side And Track (3358.72mil,2457.41mil)(3358.72mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(3372.5mil,2431.819mil) on Component Side And Track (3386.28mil,2457.41mil)(3386.28mil,2461.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(4055.953mil,2456.28mil) on Component Side And Track (4081.544mil,2442.5mil)(4085.481mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(4055.953mil,2456.28mil) on Component Side And Track (4081.544mil,2470.059mil)(4085.481mil,2470.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(4111.071mil,2456.28mil) on Component Side And Track (4081.544mil,2442.5mil)(4085.481mil,2442.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R28-2(4111.071mil,2456.28mil) on Component Side And Track (4081.544mil,2470.059mil)(4085.481mil,2470.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R29-1(4806.181mil,2420mil) on Component Side And Text "R29" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(4806.181mil,2420mil) on Component Side And Track (4831.772mil,2406.22mil)(4835.709mil,2406.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(4806.181mil,2420mil) on Component Side And Track (4831.772mil,2433.78mil)(4835.709mil,2433.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(4861.3mil,2420mil) on Component Side And Track (4831.772mil,2406.22mil)(4835.709mil,2406.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R29-2(4861.3mil,2420mil) on Component Side And Track (4831.772mil,2433.78mil)(4835.709mil,2433.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R29-2(4861.3mil,2420mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.573mil < 10mil) Between Pad R30-1(4111.071mil,2401.28mil) on Component Side And Text "R28" (4103.512mil,2342.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(4111.071mil,2401.28mil) on Component Side And Track (4081.544mil,2387.5mil)(4085.481mil,2387.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R30-1(4111.071mil,2401.28mil) on Component Side And Track (4081.544mil,2415.059mil)(4085.481mil,2415.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.589mil < 10mil) Between Pad R30-2(4055.953mil,2401.28mil) on Component Side And Text "R32" (4047.5mil,2292.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(4055.953mil,2401.28mil) on Component Side And Track (4081.544mil,2387.5mil)(4085.481mil,2387.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(4055.953mil,2401.28mil) on Component Side And Track (4081.544mil,2415.059mil)(4085.481mil,2415.059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(1793.419mil,4120.059mil) on Component Side And Track (1779.639mil,4090.531mil)(1779.639mil,4094.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3-1(1793.419mil,4120.059mil) on Component Side And Track (1807.198mil,4090.531mil)(1807.198mil,4094.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.632mil < 10mil) Between Pad R31-1(3839.733mil,2342.972mil) on Component Side And Text "C34" (3769.733mil,2295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(3839.733mil,2342.972mil) on Component Side And Track (3825.953mil,2368.563mil)(3825.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(3839.733mil,2342.972mil) on Component Side And Track (3853.512mil,2368.563mil)(3853.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.539mil < 10mil) Between Pad R31-2(3839.733mil,2398.091mil) on Component Side And Text "R31" (3825.953mil,2419.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(3839.733mil,2398.091mil) on Component Side And Track (3825.953mil,2368.563mil)(3825.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R31-2(3839.733mil,2398.091mil) on Component Side And Track (3853.512mil,2368.563mil)(3853.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(1793.419mil,4064.941mil) on Component Side And Track (1779.639mil,4090.531mil)(1779.639mil,4094.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(1793.419mil,4064.941mil) on Component Side And Track (1807.198mil,4090.531mil)(1807.198mil,4094.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad R32-1(3989.733mil,2342.972mil) on Component Side And Text "R32" (4047.5mil,2292.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(3989.733mil,2342.972mil) on Component Side And Track (3975.953mil,2368.563mil)(3975.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(3989.733mil,2342.972mil) on Component Side And Track (4003.512mil,2368.563mil)(4003.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.539mil < 10mil) Between Pad R32-2(3989.733mil,2398.091mil) on Component Side And Text "C36" (3920mil,2419.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(3989.733mil,2398.091mil) on Component Side And Track (3975.953mil,2368.563mil)(3975.953mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R32-2(3989.733mil,2398.091mil) on Component Side And Track (4003.512mil,2368.563mil)(4003.512mil,2372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Track (4831.772mil,2346.22mil)(4835.709mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Track (4831.772mil,2373.78mil)(4835.709mil,2373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4831.772mil,2346.22mil)(4835.709mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4831.772mil,2373.78mil)(4835.709mil,2373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R34-1(4806.181mil,2295mil) on Component Side And Text "R34" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(4806.181mil,2295mil) on Component Side And Track (4831.772mil,2281.22mil)(4835.709mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(4806.181mil,2295mil) on Component Side And Track (4831.772mil,2308.78mil)(4835.709mil,2308.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(4861.3mil,2295mil) on Component Side And Track (4831.772mil,2281.22mil)(4835.709mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R34-2(4861.3mil,2295mil) on Component Side And Track (4831.772mil,2308.78mil)(4835.709mil,2308.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R34-2(4861.3mil,2295mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(4806.181mil,2235mil) on Component Side And Track (4831.772mil,2221.22mil)(4835.709mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(4806.181mil,2235mil) on Component Side And Track (4831.772mil,2248.78mil)(4835.709mil,2248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(4861.3mil,2235mil) on Component Side And Track (4831.772mil,2221.22mil)(4835.709mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R35-2(4861.3mil,2235mil) on Component Side And Track (4831.772mil,2248.78mil)(4835.709mil,2248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R35-2(4861.3mil,2235mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(801.189mil,2202.5mil) on Component Side And Track (826.78mil,2188.72mil)(830.717mil,2188.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(801.189mil,2202.5mil) on Component Side And Track (826.78mil,2216.28mil)(830.717mil,2216.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(856.308mil,2202.5mil) on Component Side And Track (826.78mil,2188.72mil)(830.717mil,2188.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R36-2(856.308mil,2202.5mil) on Component Side And Track (826.78mil,2216.28mil)(830.717mil,2216.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(4806.181mil,2175mil) on Component Side And Track (4831.772mil,2161.22mil)(4835.709mil,2161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(4806.181mil,2175mil) on Component Side And Track (4831.772mil,2188.78mil)(4835.709mil,2188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(4861.3mil,2175mil) on Component Side And Track (4831.772mil,2161.22mil)(4835.709mil,2161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R37-2(4861.3mil,2175mil) on Component Side And Track (4831.772mil,2188.78mil)(4835.709mil,2188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R37-2(4861.3mil,2175mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4806.181mil,2110mil) on Component Side And Track (4831.772mil,2096.22mil)(4835.709mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4806.181mil,2110mil) on Component Side And Track (4831.772mil,2123.78mil)(4835.709mil,2123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(4861.3mil,2110mil) on Component Side And Track (4831.772mil,2096.22mil)(4835.709mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R38-2(4861.3mil,2110mil) on Component Side And Track (4831.772mil,2123.78mil)(4835.709mil,2123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R38-2(4861.3mil,2110mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4806.181mil,2045mil) on Component Side And Track (4831.772mil,2031.22mil)(4835.709mil,2031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4806.181mil,2045mil) on Component Side And Track (4831.772mil,2058.78mil)(4835.709mil,2058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(4861.3mil,2045mil) on Component Side And Track (4831.772mil,2031.22mil)(4835.709mil,2031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R39-2(4861.3mil,2045mil) on Component Side And Track (4831.772mil,2058.78mil)(4835.709mil,2058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R39-2(4861.3mil,2045mil) on Component Side And Track (4888.78mil,1965.407mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(4875mil,1857.441mil) on Component Side And Track (4861.22mil,1883.032mil)(4861.22mil,1886.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(4875mil,1857.441mil) on Component Side And Track (4888.779mil,1883.032mil)(4888.779mil,1886.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(4875mil,1912.559mil) on Component Side And Track (4861.22mil,1883.032mil)(4861.22mil,1886.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R40-2(4875mil,1912.559mil) on Component Side And Track (4888.779mil,1883.032mil)(4888.779mil,1886.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(3345.059mil,3932.559mil) on Component Side And Track (3315.532mil,3918.78mil)(3319.468mil,3918.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R4-1(3345.059mil,3932.559mil) on Component Side And Track (3315.532mil,3946.339mil)(3319.468mil,3946.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(4875mil,1724.719mil) on Component Side And Text "R41" (4817.5mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4875mil,1724.719mil) on Component Side And Track (4861.22mil,1750.309mil)(4861.22mil,1754.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4875mil,1724.719mil) on Component Side And Track (4888.779mil,1750.309mil)(4888.779mil,1754.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.327mil < 10mil) Between Pad R41-2(4875mil,1779.837mil) on Component Side And Text "R40" (4810.709mil,1800.443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(4875mil,1779.837mil) on Component Side And Track (4861.22mil,1750.309mil)(4861.22mil,1754.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R41-2(4875mil,1779.837mil) on Component Side And Track (4888.779mil,1750.309mil)(4888.779mil,1754.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3289.941mil,3932.559mil) on Component Side And Track (3315.532mil,3918.78mil)(3319.468mil,3918.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3289.941mil,3932.559mil) on Component Side And Track (3315.532mil,3946.339mil)(3319.468mil,3946.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.171mil < 10mil) Between Pad R42-1(4875mil,1607.441mil) on Component Side And Text "R42" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(4875mil,1607.441mil) on Component Side And Track (4861.22mil,1633.032mil)(4861.22mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(4875mil,1607.441mil) on Component Side And Track (4888.78mil,1633.032mil)(4888.78mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad R42-2(4875mil,1662.559mil) on Component Side And Text "R41" (4817.5mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(4875mil,1662.559mil) on Component Side And Track (4861.22mil,1633.032mil)(4861.22mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R42-2(4875mil,1662.559mil) on Component Side And Track (4888.78mil,1633.032mil)(4888.78mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.171mil < 10mil) Between Pad R43-1(4875mil,1487.441mil) on Component Side And Text "R43" (4817.5mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(4875mil,1487.441mil) on Component Side And Track (4861.22mil,1513.032mil)(4861.22mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(4875mil,1487.441mil) on Component Side And Track (4888.78mil,1513.032mil)(4888.78mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.161mil < 10mil) Between Pad R43-2(4875mil,1542.559mil) on Component Side And Text "R42" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(4875mil,1542.559mil) on Component Side And Track (4861.22mil,1513.032mil)(4861.22mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R43-2(4875mil,1542.559mil) on Component Side And Track (4888.78mil,1513.032mil)(4888.78mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.316mil < 10mil) Between Pad R44-1(4875mil,1362.441mil) on Component Side And Text "R44" (4810.709mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.316mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(4875mil,1362.441mil) on Component Side And Track (4861.22mil,1388.032mil)(4861.22mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(4875mil,1362.441mil) on Component Side And Track (4888.78mil,1388.032mil)(4888.78mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad R44-2(4875mil,1417.559mil) on Component Side And Text "R43" (4817.5mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(4875mil,1417.559mil) on Component Side And Track (4861.22mil,1388.032mil)(4861.22mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R44-2(4875mil,1417.559mil) on Component Side And Track (4888.78mil,1388.032mil)(4888.78mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(2591.13mil,3877.441mil) on Component Side And Track (2577.351mil,3903.032mil)(2577.351mil,3906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(2591.13mil,3877.441mil) on Component Side And Track (2604.91mil,3903.032mil)(2604.91mil,3906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(2591.13mil,3932.559mil) on Component Side And Track (2577.351mil,3903.032mil)(2577.351mil,3906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R5-2(2591.13mil,3932.559mil) on Component Side And Track (2604.91mil,3903.032mil)(2604.91mil,3906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.04mil < 10mil) Between Pad R6-1(3246.756mil,3740mil) on Component Side And Text "R6" (3217.5mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(3246.756mil,3740mil) on Component Side And Track (3232.977mil,3765.59mil)(3232.977mil,3769.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(3246.756mil,3740mil) on Component Side And Track (3260.536mil,3765.59mil)(3260.536mil,3769.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(3246.756mil,3795.118mil) on Component Side And Track (3232.977mil,3765.59mil)(3232.977mil,3769.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6-2(3246.756mil,3795.118mil) on Component Side And Track (3260.536mil,3765.59mil)(3260.536mil,3769.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(1790.572mil,3825.599mil) on Component Side And Track (1776.793mil,3796.071mil)(1776.793mil,3800.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7-1(1790.572mil,3825.599mil) on Component Side And Track (1804.352mil,3796.071mil)(1804.352mil,3800.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(1790.572mil,3770.481mil) on Component Side And Track (1776.793mil,3796.071mil)(1776.793mil,3800.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(1790.572mil,3770.481mil) on Component Side And Track (1804.352mil,3796.071mil)(1804.352mil,3800.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.951mil < 10mil) Between Pad R8-1(2703.779mil,3297.488mil) on Component Side And Text "C18" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(2703.779mil,3297.488mil) on Component Side And Track (2674.252mil,3283.709mil)(2678.189mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8-1(2703.779mil,3297.488mil) on Component Side And Track (2674.252mil,3311.268mil)(2678.189mil,3311.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.611mil < 10mil) Between Pad R8-2(2648.661mil,3297.488mil) on Component Side And Text "R8" (2575.787mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(2648.661mil,3297.488mil) on Component Side And Track (2674.252mil,3283.709mil)(2678.189mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(2648.661mil,3297.488mil) on Component Side And Track (2674.252mil,3311.268mil)(2678.189mil,3311.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(3347.559mil,3250mil) on Component Side And Track (3318.032mil,3236.22mil)(3321.968mil,3236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9-1(3347.559mil,3250mil) on Component Side And Track (3318.032mil,3263.78mil)(3321.968mil,3263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(3292.441mil,3250mil) on Component Side And Track (3318.032mil,3236.22mil)(3321.968mil,3236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(3292.441mil,3250mil) on Component Side And Track (3318.032mil,3263.78mil)(3321.968mil,3263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.901mil < 10mil) Between Pad TP10-1(4795mil,1390mil) on Multi-Layer And Text "R44" (4810.709mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Pad TP5-1(4795mil,1756.108mil) on Multi-Layer And Text "R40" (4810.709mil,1800.443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.487mil < 10mil) Between Pad TP5-1(4795mil,1756.108mil) on Multi-Layer And Text "R41" (4817.5mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.6mil < 10mil) Between Pad TP6-1(4795mil,1635mil) on Multi-Layer And Text "R42" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP7-1(1185mil,1535mil) on Multi-Layer And Text "TP9" (1140mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.356mil < 10mil) Between Pad TP8-1(4795mil,1515mil) on Multi-Layer And Text "R42" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.755mil < 10mil) Between Pad TP8-1(4795mil,1515mil) on Multi-Layer And Text "R43" (4817.5mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.755mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.831mil < 10mil) Between Pad U10-1(3468.512mil,2514.772mil) on Component Side And Text "*" (3446.012mil,2523.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.242mil < 10mil) Between Pad U13-10(4666.142mil,2349.41mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.242mil < 10mil) Between Pad U13-11(4666.142mil,2375mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.242mil < 10mil) Between Pad U13-12(4666.142mil,2400.591mil) on Component Side And Text "R29" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad U13-13(4666.142mil,2426.181mil) on Component Side And Text "R29" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.104mil < 10mil) Between Pad U13-14(4666.142mil,2451.772mil) on Component Side And Text "R29" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.748mil < 10mil) Between Pad U13-8(4666.142mil,2298.228mil) on Component Side And Text "R34" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.559mil < 10mil) Between Pad U13-9(4666.142mil,2323.819mil) on Component Side And Text "R34" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.559mil]
Rule Violations :527

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2733.268mil,2334.567mil) on Top Overlay And Text "U11" (2701.697mil,2293.887mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3977.882mil,2450.697mil) on Top Overlay And Text "C36" (3920mil,2419.91mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.126mil < 10mil) Between Arc (4433.858mil,2482.284mil) on Top Overlay And Text "U13" (4445mil,2496.504mil) on Top Overlay Silk Text to Silk Clearance [9.126mil]
   Violation between Silk To Silk Clearance Constraint: (3.433mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1946.129mil) on Top Overlay Silk Text to Silk Clearance [3.433mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1946.129mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (9.883mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1946.129mil) on Top Overlay Silk Text to Silk Clearance [9.883mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1946.129mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1946.129mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.931mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "Tom Scherlis September 2019" (2380mil,2118.669mil) on Top Overlay Silk Text to Silk Clearance [8.931mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "Tom Scherlis September 2019" (2380mil,2118.669mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "Tom Scherlis September 2019" (2380mil,2118.669mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "Tom Scherlis September 2019" (2380mil,2118.669mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.729mil < 10mil) Between Text "*" (3446.012mil,2523.772mil) on Top Overlay And Track (3486.012mil,2534.872mil)(3486.012mil,2543.5mil) on Top Overlay Silk Text to Silk Clearance [2.729mil]
   Violation between Silk To Silk Clearance Constraint: (4.003mil < 10mil) Between Text "*" (3446.012mil,2523.772mil) on Top Overlay And Track (3486.012mil,2543.5mil)(3673.012mil,2543.5mil) on Top Overlay Silk Text to Silk Clearance [4.003mil]
   Violation between Silk To Silk Clearance Constraint: (5.189mil < 10mil) Between Text "C17" (3400mil,3265mil) on Top Overlay And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay Silk Text to Silk Clearance [5.189mil]
   Violation between Silk To Silk Clearance Constraint: (4.803mil < 10mil) Between Text "C19" (792.5mil,3150mil) on Top Overlay And Track (751.28mil,3185.472mil)(751.28mil,3189.41mil) on Top Overlay Silk Text to Silk Clearance [4.803mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C23" (3610mil,3038mil) on Top Overlay And Track (3542.992mil,3032.638mil)(3739.843mil,3032.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.381mil < 10mil) Between Text "C29" (3584.688mil,2712.664mil) on Top Overlay And Track (3573.346mil,2750.472mil)(3616.653mil,2750.472mil) on Top Overlay Silk Text to Silk Clearance [1.381mil]
   Violation between Silk To Silk Clearance Constraint: (6.838mil < 10mil) Between Text "D6" (3893.512mil,2595.5mil) on Top Overlay And Track (3912.922mil,2556.996mil)(3912.922mil,2582.98mil) on Top Overlay Silk Text to Silk Clearance [6.838mil]
   Violation between Silk To Silk Clearance Constraint: (6.083mil < 10mil) Between Text "D6" (3893.512mil,2595.5mil) on Top Overlay And Track (3912.922mil,2582.98mil)(3945.008mil,2582.98mil) on Top Overlay Silk Text to Silk Clearance [6.083mil]
   Violation between Silk To Silk Clearance Constraint: (6.135mil < 10mil) Between Text "k" (1915mil,1946.129mil) on Top Overlay And Text "Tom Scherlis September 2019" (2380mil,2118.669mil) on Top Overlay Silk Text to Silk Clearance [6.135mil]
   Violation between Silk To Silk Clearance Constraint: (9.014mil < 10mil) Between Text "KILL" (3270mil,2713.079mil) on Top Overlay And Track (3498.106mil,2711.724mil)(3525.366mil,2711.724mil) on Top Overlay Silk Text to Silk Clearance [9.014mil]
   Violation between Silk To Silk Clearance Constraint: (6.73mil < 10mil) Between Text "KILL" (3270mil,2713.079mil) on Top Overlay And Track (3525.366mil,2648.732mil)(3525.366mil,2711.724mil) on Top Overlay Silk Text to Silk Clearance [6.73mil]
   Violation between Silk To Silk Clearance Constraint: (7.587mil < 10mil) Between Text "OCP" (3026.067mil,2713.079mil) on Top Overlay And Track (3201.761mil,2713.079mil)(3229.021mil,2713.079mil) on Top Overlay Silk Text to Silk Clearance [7.587mil]
   Violation between Silk To Silk Clearance Constraint: (8.512mil < 10mil) Between Text "Q3" (3672.77mil,2605mil) on Top Overlay And Track (3695.631mil,2647.704mil)(3695.631mil,2679.79mil) on Top Overlay Silk Text to Silk Clearance [8.512mil]
   Violation between Silk To Silk Clearance Constraint: (6.276mil < 10mil) Between Text "Q3" (3672.77mil,2605mil) on Top Overlay And Track (3695.631mil,2647.704mil)(3721.615mil,2647.704mil) on Top Overlay Silk Text to Silk Clearance [6.276mil]
   Violation between Silk To Silk Clearance Constraint: (2.767mil < 10mil) Between Text "R15" (3839.733mil,2753.425mil) on Top Overlay And Track (3850mil,2665mil)(3850mil,2935mil) on Top Overlay Silk Text to Silk Clearance [2.767mil]
   Violation between Silk To Silk Clearance Constraint: (9.573mil < 10mil) Between Text "R16" (3275mil,2618.105mil) on Top Overlay And Track (3281.363mil,2602.094mil)(3307.347mil,2602.094mil) on Top Overlay Silk Text to Silk Clearance [9.573mil]
   Violation between Silk To Silk Clearance Constraint: (9.573mil < 10mil) Between Text "R16" (3275mil,2618.105mil) on Top Overlay And Track (3307.347mil,2570.008mil)(3307.347mil,2602.094mil) on Top Overlay Silk Text to Silk Clearance [9.573mil]
   Violation between Silk To Silk Clearance Constraint: (9.783mil < 10mil) Between Text "R19" (3778.512mil,2597.5mil) on Top Overlay And Track (3806.544mil,2581.28mil)(3810.481mil,2581.28mil) on Top Overlay Silk Text to Silk Clearance [9.783mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "R20" (4068.512mil,2632.5mil) on Top Overlay And Text "R24" (4068.512mil,2592.5mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4068.512mil,2632.5mil) on Top Overlay And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.482mil < 10mil) Between Text "R23" (3769.733mil,2457.382mil) on Top Overlay And Text "R31" (3825.953mil,2419.91mil) on Top Overlay Silk Text to Silk Clearance [2.482mil]
   Violation between Silk To Silk Clearance Constraint: (9.911mil < 10mil) Between Text "R23" (3769.733mil,2457.382mil) on Top Overlay And Track (3806.544mil,2503.72mil)(3810.481mil,2503.72mil) on Top Overlay Silk Text to Silk Clearance [9.911mil]
   Violation between Silk To Silk Clearance Constraint: (3.465mil < 10mil) Between Text "R26" (3349.899mil,2517.5mil) on Top Overlay And Text "R27" (3388.355mil,2517.5mil) on Top Overlay Silk Text to Silk Clearance [3.465mil]
   Violation between Silk To Silk Clearance Constraint: (6.948mil < 10mil) Between Text "R26" (3349.899mil,2517.5mil) on Top Overlay And Track (3281.363mil,2602.094mil)(3307.347mil,2602.094mil) on Top Overlay Silk Text to Silk Clearance [6.948mil]
   Violation between Silk To Silk Clearance Constraint: (6.125mil < 10mil) Between Text "R26" (3349.899mil,2517.5mil) on Top Overlay And Track (3307.347mil,2570.008mil)(3307.347mil,2602.094mil) on Top Overlay Silk Text to Silk Clearance [6.125mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "R28" (4103.512mil,2342.5mil) on Top Overlay And Text "R30" (4103.512mil,2302.5mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.603mil < 10mil) Between Text "R32" (4047.5mil,2292.5mil) on Top Overlay And Track (4003.512mil,2368.563mil)(4003.512mil,2372.5mil) on Top Overlay Silk Text to Silk Clearance [7.603mil]
   Violation between Silk To Silk Clearance Constraint: (9.04mil < 10mil) Between Text "R6" (3217.5mil,3730mil) on Top Overlay And Track (3232.977mil,3765.59mil)(3232.977mil,3769.528mil) on Top Overlay Silk Text to Silk Clearance [9.04mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "TP2" (4198mil,2622.5mil) on Top Overlay And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (7.996mil < 10mil) Between Text "U10" (3498.106mil,2556.996mil) on Top Overlay And Track (3486.012mil,2543.5mil)(3673.012mil,2543.5mil) on Top Overlay Silk Text to Silk Clearance [7.996mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3296mil,3862mil) on Top Overlay And Track (3315.531mil,3863.661mil)(3319.468mil,3863.661mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (3296mil,3862mil) on Top Overlay And Track (3315.531mil,3891.22mil)(3319.468mil,3891.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.063mil < 10mil) Between Text "U4" (2915mil,2980mil) on Top Overlay And Track (2887.209mil,3042.047mil)(3170.673mil,3042.047mil) on Top Overlay Silk Text to Silk Clearance [7.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.973mil < 10mil) Between Text "U7" (2870mil,2679.79mil) on Top Overlay And Track (2869.204mil,2663.38mil)(2892.826mil,2663.38mil) on Top Overlay Silk Text to Silk Clearance [9.973mil]
   Violation between Silk To Silk Clearance Constraint: (7.383mil < 10mil) Between Text "VThrst" (4457.5mil,3162.5mil) on Top Overlay And Track (4470mil,3055mil)(4470mil,3325mil) on Top Overlay Silk Text to Silk Clearance [7.383mil]
Rule Violations :47

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=10000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 669
Waived Violations : 0
Time Elapsed        : 00:00:02