Analysis & Synthesis report for MiniProject
Tue May 18 07:44:03 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue May 18 07:44:03 2021           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; MiniProject                                 ;
; Top-level Entity Name       ; flappy_bird                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; flappy_bird        ; MiniProject        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue May 18 07:43:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sprites/title_rom.v
    Info (12023): Found entity 1: title_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/score_rom.v
    Info (12023): Found entity 1: score_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v
    Info (12023): Found entity 1: pipe_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/pause_rom.v
    Info (12023): Found entity 1: pause_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v
    Info (12023): Found entity 1: numbers_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/medals_rom.v
    Info (12023): Found entity 1: medals_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v
    Info (12023): Found entity 1: game_over_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/floor_rom.v
    Info (12023): Found entity 1: floor_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v
    Info (12023): Found entity 1: flap_3_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v
    Info (12023): Found entity 1: flap_2_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v
    Info (12023): Found entity 1: flap_1_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprites/background_rom.v
    Info (12023): Found entity 1: background_rom File: C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_gen.v
    Info (12023): Found entity 1: vga_gen File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_filter.v
    Info (12023): Found entity 1: key_filter File: C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file image_renderer.v
    Info (12023): Found entity 1: image_renderer File: C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_input.v
    Info (12023): Found entity 1: keyboard_input File: C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bird_physics.v
    Info (12023): Found entity 1: bird_physics File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_fsm.v
    Info (12023): Found entity 1: game_FSM File: C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file collision_detection.v
    Info (12023): Found entity 1: collision_detection File: C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v Line: 1
Warning (10463): Verilog HDL Declaration warning at pipes.v(13): "rand" is SystemVerilog-2005 keyword File: C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pipes.v
    Info (12023): Found entity 1: pipes File: C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_number_generator.v
    Info (12023): Found entity 1: random_number_generator File: C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_generator.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file flappy_bird.v
    Info (12023): Found entity 1: flappy_bird File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_counter.v
    Info (12023): Found entity 1: score_counter File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2BCD File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v Line: 15
Info (12127): Elaborating entity "flappy_bird" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at flappy_bird.v(161): truncated value with size 32 to match size of target (10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 161
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:VGA" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 19
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:GAME" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 22
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:FLOOR" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 25
Info (12128): Elaborating entity "vga_gen" for hierarchy "vga_gen:vga" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 49
Warning (10230): Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 35
Warning (10230): Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 48
Warning (10230): Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 60
Warning (10230): Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 61
Warning (10230): Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v Line: 62
Info (12128): Elaborating entity "keyboard_input" for hierarchy "keyboard_input:kb" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 59
Info (12128): Elaborating entity "key_filter" for hierarchy "keyboard_input:kb|key_filter:p_edgeF" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v Line: 51
Info (12128): Elaborating entity "game_FSM" for hierarchy "game_FSM:FSM" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 69
Info (10264): Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot File: C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v Line: 20
Info (12128): Elaborating entity "bird_physics" for hierarchy "bird_physics:phys" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 81
Warning (10230): Verilog HDL assignment warning at bird_physics.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 38
Warning (10230): Verilog HDL assignment warning at bird_physics.v(42): truncated value with size 32 to match size of target (16) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 42
Warning (10230): Verilog HDL assignment warning at bird_physics.v(44): truncated value with size 32 to match size of target (16) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 44
Info (10264): Verilog HDL Case Statement information at bird_physics.v(31): all case item expressions in this case statement are onehot File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 31
Info (10264): Verilog HDL Case Statement information at bird_physics.v(62): all case item expressions in this case statement are onehot File: C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v Line: 62
Info (12128): Elaborating entity "collision_detection" for hierarchy "collision_detection:coll" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 101
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:pipe_shift" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 120
Info (10264): Verilog HDL Case Statement information at pipes.v(47): all case item expressions in this case statement are onehot File: C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v Line: 47
Info (12128): Elaborating entity "random_number_generator" for hierarchy "pipes:pipe_shift|random_number_generator:rand" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v Line: 13
Info (12128): Elaborating entity "score_counter" for hierarchy "score_counter:scr" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 128
Info (10041): Inferred latch for "hiscore[0]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[1]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[2]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[3]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[4]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[5]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[6]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[7]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[8]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[9]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[10]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[11]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[12]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[13]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[14]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[15]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[16]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[17]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[18]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[19]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[20]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[21]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[22]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[23]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[24]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[25]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[26]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[27]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[28]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[29]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[30]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Info (10041): Inferred latch for "hiscore[31]" at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Error (10028): Can't resolve multiple constant drivers for net "hiscore[31]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10029): Constant driver at score_counter.v(10) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 10
Error (10028): Can't resolve multiple constant drivers for net "hiscore[30]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[29]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[28]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[27]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[26]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[25]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[24]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[23]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[22]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[21]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[20]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[19]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[18]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[17]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[16]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[15]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (10028): Can't resolve multiple constant drivers for net "hiscore[14]" at score_counter.v(8) File: C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v Line: 8
Error (12152): Can't elaborate user hierarchy "score_counter:scr" File: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v Line: 128
Info (144001): Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 11 warnings
    Error: Peak virtual memory: 4850 megabytes
    Error: Processing ended: Tue May 18 07:44:03 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg.


