`timescale 1ns / 1ps

module topModule(
input wire signed [31:0] BRAM_num,
input wire signed [31:0] DSP_num,
input wire signed [31:0] LUT_num,
input wire signed [31:0] FF_num
);


            
endmodule
