.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UART_1_TXInternalInterrupt */
.set UART_1_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_TXInternalInterrupt__INTC_MASK, 0x04
.set UART_1_TXInternalInterrupt__INTC_NUMBER, 2
.set UART_1_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_1_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LIN_1_UART_BUART */
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set LIN_1_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set LIN_1_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set LIN_1_UART_BUART_sRX_RxSts__3__POS, 3
.set LIN_1_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set LIN_1_UART_BUART_sRX_RxSts__4__POS, 4
.set LIN_1_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set LIN_1_UART_BUART_sRX_RxSts__5__POS, 5
.set LIN_1_UART_BUART_sRX_RxSts__MASK, 0x38
.set LIN_1_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LIN_1_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set LIN_1_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set LIN_1_UART_BUART_sTX_TxSts__0__POS, 0
.set LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LIN_1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set LIN_1_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set LIN_1_UART_BUART_sTX_TxSts__1__POS, 1
.set LIN_1_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set LIN_1_UART_BUART_sTX_TxSts__2__POS, 2
.set LIN_1_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set LIN_1_UART_BUART_sTX_TxSts__3__POS, 3
.set LIN_1_UART_BUART_sTX_TxSts__MASK, 0x0F
.set LIN_1_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LIN_1_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* LIN_1_BLIN_ISR */
.set LIN_1_BLIN_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LIN_1_BLIN_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LIN_1_BLIN_ISR__INTC_MASK, 0x01
.set LIN_1_BLIN_ISR__INTC_NUMBER, 0
.set LIN_1_BLIN_ISR__INTC_PRIOR_NUM, 7
.set LIN_1_BLIN_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set LIN_1_BLIN_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LIN_1_BLIN_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LIN_1_UART_ISR */
.set LIN_1_UART_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LIN_1_UART_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LIN_1_UART_ISR__INTC_MASK, 0x02
.set LIN_1_UART_ISR__INTC_NUMBER, 1
.set LIN_1_UART_ISR__INTC_PRIOR_NUM, 7
.set LIN_1_UART_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set LIN_1_UART_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LIN_1_UART_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LIN_1_IntClk */
.set LIN_1_IntClk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set LIN_1_IntClk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set LIN_1_IntClk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set LIN_1_IntClk__CFG2_SRC_SEL_MASK, 0x07
.set LIN_1_IntClk__INDEX, 0x02
.set LIN_1_IntClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LIN_1_IntClk__PM_ACT_MSK, 0x04
.set LIN_1_IntClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LIN_1_IntClk__PM_STBY_MSK, 0x04

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB11_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB11_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB11_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB11_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB11_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB11_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set PWM_2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_2_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* UART_1_BUART */
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1

/* LIN_1_bLIN */
.set LIN_1_bLIN_CtrlReg__0__MASK, 0x01
.set LIN_1_bLIN_CtrlReg__0__POS, 0
.set LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set LIN_1_bLIN_CtrlReg__1__MASK, 0x02
.set LIN_1_bLIN_CtrlReg__1__POS, 1
.set LIN_1_bLIN_CtrlReg__2__MASK, 0x04
.set LIN_1_bLIN_CtrlReg__2__POS, 2
.set LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set LIN_1_bLIN_CtrlReg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set LIN_1_bLIN_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set LIN_1_bLIN_CtrlReg__COUNT_REG, CYREG_B0_UDB06_CTL
.set LIN_1_bLIN_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set LIN_1_bLIN_CtrlReg__MASK, 0x07
.set LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LIN_1_bLIN_CtrlReg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG, CYREG_B1_UDB06_A0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG, CYREG_B1_UDB06_A1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG, CYREG_B1_UDB06_D0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG, CYREG_B1_UDB06_D1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG, CYREG_B1_UDB06_F0
.set LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG, CYREG_B1_UDB06_F1
.set LIN_1_bLIN_LINDp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set LIN_1_bLIN_LINDp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set LIN_1_bLIN_LINDp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set LIN_1_bLIN_LINDp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set LIN_1_bLIN_LINDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LIN_1_bLIN_LINDp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set LIN_1_bLIN_LINDp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set LIN_1_bLIN_LINDp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set LIN_1_bLIN_LINDp_u0__A0_REG, CYREG_B0_UDB05_A0
.set LIN_1_bLIN_LINDp_u0__A1_REG, CYREG_B0_UDB05_A1
.set LIN_1_bLIN_LINDp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set LIN_1_bLIN_LINDp_u0__D0_REG, CYREG_B0_UDB05_D0
.set LIN_1_bLIN_LINDp_u0__D1_REG, CYREG_B0_UDB05_D1
.set LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LIN_1_bLIN_LINDp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set LIN_1_bLIN_LINDp_u0__F0_REG, CYREG_B0_UDB05_F0
.set LIN_1_bLIN_LINDp_u0__F1_REG, CYREG_B0_UDB05_F1
.set LIN_1_bLIN_StsReg__0__MASK, 0x01
.set LIN_1_bLIN_StsReg__0__POS, 0
.set LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set LIN_1_bLIN_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set LIN_1_bLIN_StsReg__1__MASK, 0x02
.set LIN_1_bLIN_StsReg__1__POS, 1
.set LIN_1_bLIN_StsReg__2__MASK, 0x04
.set LIN_1_bLIN_StsReg__2__POS, 2
.set LIN_1_bLIN_StsReg__3__MASK, 0x08
.set LIN_1_bLIN_StsReg__3__POS, 3
.set LIN_1_bLIN_StsReg__MASK, 0x0F
.set LIN_1_bLIN_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set LIN_1_bLIN_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LIN_1_bLIN_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set LIN_1_bLIN_StsReg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set LIN_1_bLIN_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set LIN_1_bLIN_StsReg__STATUS_REG, CYREG_B0_UDB06_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* L_RXD_1 */
.set L_RXD_1__0__MASK, 0x80
.set L_RXD_1__0__PC, CYREG_PRT3_PC7
.set L_RXD_1__0__PORT, 3
.set L_RXD_1__0__SHIFT, 7
.set L_RXD_1__AG, CYREG_PRT3_AG
.set L_RXD_1__AMUX, CYREG_PRT3_AMUX
.set L_RXD_1__BIE, CYREG_PRT3_BIE
.set L_RXD_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set L_RXD_1__BYP, CYREG_PRT3_BYP
.set L_RXD_1__CTL, CYREG_PRT3_CTL
.set L_RXD_1__DM0, CYREG_PRT3_DM0
.set L_RXD_1__DM1, CYREG_PRT3_DM1
.set L_RXD_1__DM2, CYREG_PRT3_DM2
.set L_RXD_1__DR, CYREG_PRT3_DR
.set L_RXD_1__INP_DIS, CYREG_PRT3_INP_DIS
.set L_RXD_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set L_RXD_1__LCD_EN, CYREG_PRT3_LCD_EN
.set L_RXD_1__MASK, 0x80
.set L_RXD_1__PORT, 3
.set L_RXD_1__PRT, CYREG_PRT3_PRT
.set L_RXD_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set L_RXD_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set L_RXD_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set L_RXD_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set L_RXD_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set L_RXD_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set L_RXD_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set L_RXD_1__PS, CYREG_PRT3_PS
.set L_RXD_1__SHIFT, 7
.set L_RXD_1__SLW, CYREG_PRT3_SLW

/* L_TXD_1 */
.set L_TXD_1__0__MASK, 0x01
.set L_TXD_1__0__PC, CYREG_PRT12_PC0
.set L_TXD_1__0__PORT, 12
.set L_TXD_1__0__SHIFT, 0
.set L_TXD_1__AG, CYREG_PRT12_AG
.set L_TXD_1__BIE, CYREG_PRT12_BIE
.set L_TXD_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set L_TXD_1__BYP, CYREG_PRT12_BYP
.set L_TXD_1__DM0, CYREG_PRT12_DM0
.set L_TXD_1__DM1, CYREG_PRT12_DM1
.set L_TXD_1__DM2, CYREG_PRT12_DM2
.set L_TXD_1__DR, CYREG_PRT12_DR
.set L_TXD_1__INP_DIS, CYREG_PRT12_INP_DIS
.set L_TXD_1__MASK, 0x01
.set L_TXD_1__PORT, 12
.set L_TXD_1__PRT, CYREG_PRT12_PRT
.set L_TXD_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set L_TXD_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set L_TXD_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set L_TXD_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set L_TXD_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set L_TXD_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set L_TXD_1__PS, CYREG_PRT12_PS
.set L_TXD_1__SHIFT, 0
.set L_TXD_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set L_TXD_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set L_TXD_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set L_TXD_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set L_TXD_1__SLW, CYREG_PRT12_SLW

/* Pin_1 */
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT5_PC6
.set Pin_1__0__PORT, 5
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT5_AG
.set Pin_1__AMUX, CYREG_PRT5_AMUX
.set Pin_1__BIE, CYREG_PRT5_BIE
.set Pin_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_1__BYP, CYREG_PRT5_BYP
.set Pin_1__CTL, CYREG_PRT5_CTL
.set Pin_1__DM0, CYREG_PRT5_DM0
.set Pin_1__DM1, CYREG_PRT5_DM1
.set Pin_1__DM2, CYREG_PRT5_DM2
.set Pin_1__DR, CYREG_PRT5_DR
.set Pin_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 5
.set Pin_1__PRT, CYREG_PRT5_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_1__PS, CYREG_PRT5_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT5_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x10
.set Pin_2__0__PC, CYREG_PRT5_PC4
.set Pin_2__0__PORT, 5
.set Pin_2__0__SHIFT, 4
.set Pin_2__AG, CYREG_PRT5_AG
.set Pin_2__AMUX, CYREG_PRT5_AMUX
.set Pin_2__BIE, CYREG_PRT5_BIE
.set Pin_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_2__BYP, CYREG_PRT5_BYP
.set Pin_2__CTL, CYREG_PRT5_CTL
.set Pin_2__DM0, CYREG_PRT5_DM0
.set Pin_2__DM1, CYREG_PRT5_DM1
.set Pin_2__DM2, CYREG_PRT5_DM2
.set Pin_2__DR, CYREG_PRT5_DR
.set Pin_2__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_2__MASK, 0x10
.set Pin_2__PORT, 5
.set Pin_2__PRT, CYREG_PRT5_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_2__PS, CYREG_PRT5_PS
.set Pin_2__SHIFT, 4
.set Pin_2__SLW, CYREG_PRT5_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x20
.set Pin_3__0__PC, CYREG_PRT5_PC5
.set Pin_3__0__PORT, 5
.set Pin_3__0__SHIFT, 5
.set Pin_3__AG, CYREG_PRT5_AG
.set Pin_3__AMUX, CYREG_PRT5_AMUX
.set Pin_3__BIE, CYREG_PRT5_BIE
.set Pin_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_3__BYP, CYREG_PRT5_BYP
.set Pin_3__CTL, CYREG_PRT5_CTL
.set Pin_3__DM0, CYREG_PRT5_DM0
.set Pin_3__DM1, CYREG_PRT5_DM1
.set Pin_3__DM2, CYREG_PRT5_DM2
.set Pin_3__DR, CYREG_PRT5_DR
.set Pin_3__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_3__MASK, 0x20
.set Pin_3__PORT, 5
.set Pin_3__PRT, CYREG_PRT5_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_3__PS, CYREG_PRT5_PS
.set Pin_3__SHIFT, 5
.set Pin_3__SLW, CYREG_PRT5_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x80
.set Pin_4__0__PC, CYREG_PRT5_PC7
.set Pin_4__0__PORT, 5
.set Pin_4__0__SHIFT, 7
.set Pin_4__AG, CYREG_PRT5_AG
.set Pin_4__AMUX, CYREG_PRT5_AMUX
.set Pin_4__BIE, CYREG_PRT5_BIE
.set Pin_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_4__BYP, CYREG_PRT5_BYP
.set Pin_4__CTL, CYREG_PRT5_CTL
.set Pin_4__DM0, CYREG_PRT5_DM0
.set Pin_4__DM1, CYREG_PRT5_DM1
.set Pin_4__DM2, CYREG_PRT5_DM2
.set Pin_4__DR, CYREG_PRT5_DR
.set Pin_4__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_4__MASK, 0x80
.set Pin_4__PORT, 5
.set Pin_4__PRT, CYREG_PRT5_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_4__PS, CYREG_PRT5_PS
.set Pin_4__SHIFT, 7
.set Pin_4__SLW, CYREG_PRT5_SLW

/* Pin_5 */
.set Pin_5__0__MASK, 0x40
.set Pin_5__0__PC, CYREG_PRT4_PC6
.set Pin_5__0__PORT, 4
.set Pin_5__0__SHIFT, 6
.set Pin_5__AG, CYREG_PRT4_AG
.set Pin_5__AMUX, CYREG_PRT4_AMUX
.set Pin_5__BIE, CYREG_PRT4_BIE
.set Pin_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_5__BYP, CYREG_PRT4_BYP
.set Pin_5__CTL, CYREG_PRT4_CTL
.set Pin_5__DM0, CYREG_PRT4_DM0
.set Pin_5__DM1, CYREG_PRT4_DM1
.set Pin_5__DM2, CYREG_PRT4_DM2
.set Pin_5__DR, CYREG_PRT4_DR
.set Pin_5__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_5__MASK, 0x40
.set Pin_5__PORT, 4
.set Pin_5__PRT, CYREG_PRT4_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_5__PS, CYREG_PRT4_PS
.set Pin_5__SHIFT, 6
.set Pin_5__SLW, CYREG_PRT4_SLW

/* Pin_6 */
.set Pin_6__0__MASK, 0x10
.set Pin_6__0__PC, CYREG_PRT4_PC4
.set Pin_6__0__PORT, 4
.set Pin_6__0__SHIFT, 4
.set Pin_6__AG, CYREG_PRT4_AG
.set Pin_6__AMUX, CYREG_PRT4_AMUX
.set Pin_6__BIE, CYREG_PRT4_BIE
.set Pin_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_6__BYP, CYREG_PRT4_BYP
.set Pin_6__CTL, CYREG_PRT4_CTL
.set Pin_6__DM0, CYREG_PRT4_DM0
.set Pin_6__DM1, CYREG_PRT4_DM1
.set Pin_6__DM2, CYREG_PRT4_DM2
.set Pin_6__DR, CYREG_PRT4_DR
.set Pin_6__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_6__MASK, 0x10
.set Pin_6__PORT, 4
.set Pin_6__PRT, CYREG_PRT4_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_6__PS, CYREG_PRT4_PS
.set Pin_6__SHIFT, 4
.set Pin_6__SLW, CYREG_PRT4_SLW

/* Pin_7 */
.set Pin_7__0__MASK, 0x04
.set Pin_7__0__PC, CYREG_PRT4_PC2
.set Pin_7__0__PORT, 4
.set Pin_7__0__SHIFT, 2
.set Pin_7__AG, CYREG_PRT4_AG
.set Pin_7__AMUX, CYREG_PRT4_AMUX
.set Pin_7__BIE, CYREG_PRT4_BIE
.set Pin_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_7__BYP, CYREG_PRT4_BYP
.set Pin_7__CTL, CYREG_PRT4_CTL
.set Pin_7__DM0, CYREG_PRT4_DM0
.set Pin_7__DM1, CYREG_PRT4_DM1
.set Pin_7__DM2, CYREG_PRT4_DM2
.set Pin_7__DR, CYREG_PRT4_DR
.set Pin_7__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_7__MASK, 0x04
.set Pin_7__PORT, 4
.set Pin_7__PRT, CYREG_PRT4_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_7__PS, CYREG_PRT4_PS
.set Pin_7__SHIFT, 2
.set Pin_7__SLW, CYREG_PRT4_SLW

/* Pin_8 */
.set Pin_8__0__MASK, 0x01
.set Pin_8__0__PC, CYREG_PRT4_PC0
.set Pin_8__0__PORT, 4
.set Pin_8__0__SHIFT, 0
.set Pin_8__AG, CYREG_PRT4_AG
.set Pin_8__AMUX, CYREG_PRT4_AMUX
.set Pin_8__BIE, CYREG_PRT4_BIE
.set Pin_8__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_8__BYP, CYREG_PRT4_BYP
.set Pin_8__CTL, CYREG_PRT4_CTL
.set Pin_8__DM0, CYREG_PRT4_DM0
.set Pin_8__DM1, CYREG_PRT4_DM1
.set Pin_8__DM2, CYREG_PRT4_DM2
.set Pin_8__DR, CYREG_PRT4_DR
.set Pin_8__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_8__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_8__MASK, 0x01
.set Pin_8__PORT, 4
.set Pin_8__PRT, CYREG_PRT4_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_8__PS, CYREG_PRT4_PS
.set Pin_8__SHIFT, 0
.set Pin_8__SLW, CYREG_PRT4_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x40
.set Tx_1__0__PC, CYREG_PRT0_PC6
.set Tx_1__0__PORT, 0
.set Tx_1__0__SHIFT, 6
.set Tx_1__AG, CYREG_PRT0_AG
.set Tx_1__AMUX, CYREG_PRT0_AMUX
.set Tx_1__BIE, CYREG_PRT0_BIE
.set Tx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_1__BYP, CYREG_PRT0_BYP
.set Tx_1__CTL, CYREG_PRT0_CTL
.set Tx_1__DM0, CYREG_PRT0_DM0
.set Tx_1__DM1, CYREG_PRT0_DM1
.set Tx_1__DM2, CYREG_PRT0_DM2
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_1__MASK, 0x40
.set Tx_1__PORT, 0
.set Tx_1__PRT, CYREG_PRT0_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 6
.set Tx_1__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
