{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543654122706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543654122707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  1 14:18:42 2018 " "Processing started: Sat Dec  1 14:18:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543654122707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1543654122707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2 --analyze_file=\"/home/aniket/Aniket/Micro-Project 2/i3reg.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2 --analyze_file=\"/home/aniket/Aniket/Micro-Project 2/i3reg.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1543654122707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1543654122882 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or a string literal, or \"all\" inst_dec.vhd(23) " "VHDL syntax error at inst_dec.vhd(23) near text \")\";  expecting an identifier, or a string literal, or \"all\"" {  } { { "inst_dec.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/inst_dec.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134750 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "i3__control DUT.vhd(70) " "VHDL syntax error at DUT.vhd(70): i3__control is an illegal identifier in VHDL" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 70 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier DUT.vhd(440) " "VHDL syntax error at DUT.vhd(440) near text \"begin\";  expecting an identifier" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 440 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(448) " "VHDL syntax error at DUT.vhd(448) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 448 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(449) " "VHDL syntax error at DUT.vhd(449) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 449 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(450) " "VHDL syntax error at DUT.vhd(450) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 450 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(450) " "VHDL syntax error at DUT.vhd(450) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 450 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134751 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(451) " "VHDL syntax error at DUT.vhd(451) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 451 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(455) " "VHDL syntax error at DUT.vhd(455) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 455 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(455) " "VHDL syntax error at DUT.vhd(455) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 455 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(456) " "VHDL syntax error at DUT.vhd(456) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 456 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(457) " "VHDL syntax error at DUT.vhd(457) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 457 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting an identifier DUT.vhd(457) " "VHDL syntax error at DUT.vhd(457) near text \",\";  expecting an identifier" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 457 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(457) " "VHDL syntax error at DUT.vhd(457) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 457 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(461) " "VHDL syntax error at DUT.vhd(461) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 461 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(461) " "VHDL syntax error at DUT.vhd(461) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 461 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(464) " "VHDL syntax error at DUT.vhd(464) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 464 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(464) " "VHDL syntax error at DUT.vhd(464) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 464 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" DUT.vhd(467) " "VHDL syntax error at DUT.vhd(467) near text \"(\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 467 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" DUT.vhd(467) " "VHDL syntax error at DUT.vhd(467) near text \")\";  expecting \":\", or \",\"" {  } { { "DUT.vhd" "" { Text "/home/aniket/Aniket/Micro-Project 2/DUT.vhd" 467 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1543654134752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 20 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1544 " "Peak virtual memory: 1544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543654134803 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  1 14:18:54 2018 " "Processing ended: Sat Dec  1 14:18:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543654134803 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543654134803 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543654134803 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1543654134803 ""}
