[2025-09-18 06:51:47] START suite=qualcomm_srv trace=srv780_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2788950 heartbeat IPC: 3.586 cumulative IPC: 3.586 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5355979 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5355979 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5355980 heartbeat IPC: 3.896 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 14820308 heartbeat IPC: 1.057 cumulative IPC: 1.057 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 24098302 heartbeat IPC: 1.078 cumulative IPC: 1.067 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 33439820 heartbeat IPC: 1.07 cumulative IPC: 1.068 (Simulation time: 00 hr 04 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000015 cycles: 42762510 heartbeat IPC: 1.073 cumulative IPC: 1.069 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 52024736 heartbeat IPC: 1.08 cumulative IPC: 1.071 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 61277086 heartbeat IPC: 1.081 cumulative IPC: 1.073 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 70499518 heartbeat IPC: 1.084 cumulative IPC: 1.075 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 79696101 heartbeat IPC: 1.087 cumulative IPC: 1.076 (Simulation time: 00 hr 10 min 54 sec)
Heartbeat CPU 0 instructions: 110000029 cycles: 88943029 heartbeat IPC: 1.081 cumulative IPC: 1.077 (Simulation time: 00 hr 12 min 01 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 92797565 cumulative IPC: 1.078 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92797565 cumulative IPC: 1.078 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 100000001 cycles: 92797565
CPU 0 Branch Prediction Accuracy: 92.28% MPKI: 13.83 Average ROB Occupancy at Mispredict: 29.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06812
BRANCH_INDIRECT: 0.3368
BRANCH_CONDITIONAL: 12.16
BRANCH_DIRECT_CALL: 0.4023
BRANCH_INDIRECT_CALL: 0.4853
BRANCH_RETURN: 0.3805


====Backend Stall Breakdown====
ROB_STALL: 138259
LQ_STALL: 0
SQ_STALL: 814869


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 144.3377
REPLAY_LOAD: 57.867374
NON_REPLAY_LOAD: 23.972195

== Total ==
ADDR_TRANS: 44023
REPLAY_LOAD: 21816
NON_REPLAY_LOAD: 72420

== Counts ==
ADDR_TRANS: 305
REPLAY_LOAD: 377
NON_REPLAY_LOAD: 3021

cpu0->cpu0_STLB TOTAL        ACCESS:    2101843 HIT:    2074653 MISS:      27190 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2101843 HIT:    2074653 MISS:      27190 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9651396 HIT:    8550188 MISS:    1101208 MSHR_MERGE:      67264
cpu0->cpu0_L2C LOAD         ACCESS:    7544351 HIT:    6695022 MISS:     849329 MSHR_MERGE:       2842
cpu0->cpu0_L2C RFO          ACCESS:     587694 HIT:     496055 MISS:      91639 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     331054 HIT:     232146 MISS:      98908 MSHR_MERGE:      64422
cpu0->cpu0_L2C WRITE        ACCESS:    1126560 HIT:    1113226 MISS:      13334 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61737 HIT:      13739 MISS:      47998 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     279023 ISSUED:     215313 USEFUL:       3632 USELESS:       8641
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15287955 HIT:    7626015 MISS:    7661940 MSHR_MERGE:    1905958
cpu0->cpu0_L1I LOAD         ACCESS:   15287955 HIT:    7626015 MISS:    7661940 MSHR_MERGE:    1905958
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30556544 HIT:   26182622 MISS:    4373922 MSHR_MERGE:    1797913
cpu0->cpu0_L1D LOAD         ACCESS:   16590952 HIT:   14262510 MISS:    2328442 MSHR_MERGE:     540073
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     462392 HIT:     233711 MISS:     228681 MSHR_MERGE:      90474
cpu0->cpu0_L1D WRITE        ACCESS:   13436367 HIT:   11681427 MISS:    1754940 MSHR_MERGE:    1167244
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66833 HIT:       4974 MISS:      61859 MSHR_MERGE:        122
cpu0->cpu0_L1D PREFETCH REQUESTED:     671238 ISSUED:     462392 USEFUL:      34824 USELESS:      49270
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12560965 HIT:   10426418 MISS:    2134547 MSHR_MERGE:    1077890
cpu0->cpu0_ITLB LOAD         ACCESS:   12560965 HIT:   10426418 MISS:    2134547 MSHR_MERGE:    1077890
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.32 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28581634 HIT:   27171598 MISS:    1410036 MSHR_MERGE:     364850
cpu0->cpu0_DTLB LOAD         ACCESS:   28581634 HIT:   27171598 MISS:    1410036 MSHR_MERGE:     364850
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.106 cycles
cpu0->LLC TOTAL        ACCESS:    1192169 HIT:    1098212 MISS:      93957 MSHR_MERGE:       3275
cpu0->LLC LOAD         ACCESS:     846483 HIT:     791436 MISS:      55047 MSHR_MERGE:         54
cpu0->LLC RFO          ACCESS:      91639 HIT:      86697 MISS:       4942 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      34486 HIT:      17750 MISS:      16736 MSHR_MERGE:       3221
cpu0->LLC WRITE        ACCESS:     171563 HIT:     171142 MISS:        421 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47998 HIT:      31187 MISS:      16811 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.14 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1105
  ROW_BUFFER_MISS:      89154
  AVG DBUS CONGESTED CYCLE: 3.929
Channel 0 WQ ROW_BUFFER_HIT:        674
  ROW_BUFFER_MISS:       5087
  FULL:          0
Channel 0 REFRESHES ISSUED:       7733

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518550       546767        86604         8907
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1299         3312         1673
  STLB miss resolved @ L2C                0          632         2780         6222         4357
  STLB miss resolved @ LLC                0           64         5439        16972        11262
  STLB miss resolved @ MEM                0            1         2470         9509        12704

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197117        57524      1398884       152736          439
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1244          670           48
  STLB miss resolved @ L2C                0          580         3020         1203           44
  STLB miss resolved @ LLC                0           93         2385         2261           88
  STLB miss resolved @ MEM                0            0          551          556          180
[2025-09-18 07:04:55] END   suite=qualcomm_srv trace=srv780_ap (rc=0)
