<?xml version="1.0" encoding="UTF-8"?>
<attn_node name="OMI_DL_FIR" model_ec="EXPLORER_11,EXPLORER_20" reg_type="SCOM">

    <local_fir name="OMI_DL_FIR" config="W">
        <instance reg_inst="0" addr="0x08012800" />
        <action attn_type="UCS" config="00" />
        <action attn_type="RE"  config="01" />
        <action attn_type="HA"  config="10" />
    </local_fir>

    <register name="CMN_CONFIG">
        <instance reg_inst="0" addr="0x0801280E" />
    </register>

    <register name="PMU_CNTR">
        <instance reg_inst="0" addr="0x0801280F" />
    </register>

    <register name="OMI_DL_CONFIG0">
        <instance reg_inst="0" addr="0x08012810" />
    </register>

    <register name="OMI_DL_CONFIG1">
        <instance reg_inst="0" addr="0x08012811" />
    </register>

    <register name="OMI_DL_ERR_MASK">
        <instance reg_inst="0" addr="0x08012812" />
    </register>

    <register name="OMI_DL_ERR_RPT">
        <instance reg_inst="0" addr="0x08012813" />
    </register>

    <register name="OMI_DL_ERR_CAPTURE">
        <instance reg_inst="0" addr="0x08012814" />
    </register>

    <register name="OMI_DL_EDPL_MAX_COUNT">
        <instance reg_inst="0" addr="0x08012815" />
    </register>

    <register name="OMI_DL_STATUS">
        <instance reg_inst="0" addr="0x08012816" />
    </register>

    <register name="OMI_DL_TRAINING_STATUS">
        <instance reg_inst="0" addr="0x08012817" />
    </register>

    <register name="OMI_DL_DLX_CONFIG">
        <instance reg_inst="0" addr="0x08012818" />
    </register>

    <register name="OMI_DL_DLX_INFO">
        <instance reg_inst="0" addr="0x08012819" />
    </register>

    <register name="OMI_DL_ERR_ACTION">
        <instance reg_inst="0" addr="0x0801281D" />
    </register>

    <register name="OMI_DL_DEBUG_AID">
        <instance reg_inst="0" addr="0x0801281E" />
    </register>

    <register name="OMI_DL_CYA_BITS">
        <instance reg_inst="0" addr="0x0801281F" />
    </register>

    <capture_group node_inst="0">
        <capture_register reg_name="CMN_CONFIG"             reg_inst="0" />
        <capture_register reg_name="PMU_CNTR"               reg_inst="0" />
        <capture_register reg_name="OMI_DL_CONFIG0"         reg_inst="0" />
        <capture_register reg_name="OMI_DL_CONFIG1"         reg_inst="0" />
        <capture_register reg_name="OMI_DL_ERR_MASK"        reg_inst="0" />
        <capture_register reg_name="OMI_DL_ERR_RPT"         reg_inst="0" />
        <capture_register reg_name="OMI_DL_ERR_CAPTURE"     reg_inst="0" />
        <capture_register reg_name="OMI_DL_EDPL_MAX_COUNT"  reg_inst="0" />
        <capture_register reg_name="OMI_DL_STATUS"          reg_inst="0" />
        <capture_register reg_name="OMI_DL_TRAINING_STATUS" reg_inst="0" />
        <capture_register reg_name="OMI_DL_DLX_CONFIG"      reg_inst="0" />
        <capture_register reg_name="OMI_DL_DLX_INFO"        reg_inst="0" />
        <capture_register reg_name="OMI_DL_ERR_ACTION"      reg_inst="0" />
        <capture_register reg_name="OMI_DL_DEBUG_AID"       reg_inst="0" />
        <capture_register reg_name="OMI_DL_CYA_BITS"        reg_inst="0" />
    </capture_group>

    <bit pos= "0" child_node="OMI_DL_ERR_RPT" node_inst="0">OMI-DL0 fatal error</bit>
    <bit pos= "1">OMI-DL0 UE on data flit</bit>
    <bit pos= "2">OMI-DL0 CE on TL flit</bit>
    <bit pos= "3">OMI-DL0 detected a CRC error</bit>
    <bit pos= "4">OMI-DL0 received a nack</bit>
    <bit pos= "5">OMI-DL0 running in degraded mode</bit>
    <bit pos= "6">OMI-DL0 parity error detection on a lane</bit>
    <bit pos= "7">OMI-DL0 retrained due to no forward progress</bit>
    <bit pos= "8">OMI-DL0 remote side initiated a retrain</bit>
    <bit pos= "9">OMI-DL0 retrain due to internal error or software</bit>
    <bit pos="10">OMI-DL0 threshold reached</bit>
    <bit pos="11">OMI-DL0 trained</bit>
    <bit pos="12">OMI-DL0 endpoint error bit 0</bit>
    <bit pos="13">OMI-DL0 endpoint error bit 1</bit>
    <bit pos="14">OMI-DL0 endpoint error bit 2</bit>
    <bit pos="15">OMI-DL0 endpoint error bit 3</bit>
    <bit pos="16">OMI-DL0 endpoint error bit 4</bit>
    <bit pos="17">OMI-DL0 endpoint error bit 5</bit>
    <bit pos="18">OMI-DL0 endpoint error bit 6</bit>
    <bit pos="19">OMI-DL0 endpoint error bit 7</bit>
    <bit pos="20:39">OMI-DL1</bit>
    <bit pos="40:59">OMI-DL2</bit>
    <bit pos="60">Performance monitor wrapped</bit>
    <bit pos="61">reserved</bit>
    <bit pos="62">LFIR internal parity error</bit>
    <bit pos="63">SCOM Satellite Error</bit>

</attn_node>
