0.6
2019.1
May 24 2019
15:06:07
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/ipshared/fdfd/sim/FullAdder.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/sim/Adder_4bit_FullAdder_0_7.v,,FullAdder,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/sim/bcdAdder_Adder_4bit_0_0.v,1615347910,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_1/sim/bcdAdder_Adder_4bit_0_1.v,,bcdAdder_Adder_4bit_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/sim/Adder_4bit_FullAdder_0_7.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_8/sim/Adder_4bit_FullAdder_0_8.v,,Adder_4bit_FullAdder_0_7,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v,,FullAdder_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v,,FullAdder_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v,,FullAdder_util_vector_logic_0_2,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v,,FullAdder_util_vector_logic_0_3,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/ipshared/fdfd/sim/FullAdder.v,,FullAdder_util_vector_logic_0_4,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_0_8/sim/Adder_4bit_FullAdder_0_8.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_1_3/sim/Adder_4bit_FullAdder_1_3.v,,Adder_4bit_FullAdder_0_8,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_1_3/sim/Adder_4bit_FullAdder_1_3.v,1615347911,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_2_3/sim/Adder_4bit_FullAdder_2_3.v,,Adder_4bit_FullAdder_1_3,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/src/Adder_4bit_FullAdder_2_3/sim/Adder_4bit_FullAdder_2_3.v,1615347912,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ipshared/b6f5/sim/Adder_4bit.v,,Adder_4bit_FullAdder_2_3,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_1/sim/bcdAdder_Adder_4bit_0_1.v,1615347913,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_0/sim/bcdAdder_util_vector_logic_0_0.v,,bcdAdder_Adder_4bit_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_0/sim/bcdAdder_util_vector_logic_0_0.v,1615347915,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_1/sim/bcdAdder_util_vector_logic_0_1.v,,bcdAdder_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_0_1/sim/bcdAdder_util_vector_logic_0_1.v,1615347915,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_1_0/sim/bcdAdder_util_vector_logic_1_0.v,,bcdAdder_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_1_0/sim/bcdAdder_util_vector_logic_1_0.v,1615347915,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_2_0/sim/bcdAdder_util_vector_logic_2_0.v,,bcdAdder_util_vector_logic_1_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_util_vector_logic_2_0/sim/bcdAdder_util_vector_logic_2_0.v,1615347915,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_xlconstant_0_0/sim/bcdAdder_xlconstant_0_0.v,,bcdAdder_util_vector_logic_2_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_xlconstant_0_0/sim/bcdAdder_xlconstant_0_0.v,1615347915,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/sim/bcdAdder.v,,bcdAdder_xlconstant_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ipshared/b6f5/sim/Adder_4bit.v,1615347910,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/ip/bcdAdder_Adder_4bit_0_0/sim/bcdAdder_Adder_4bit_0_0.v,,Adder_4bit,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.ip_user_files/bd/bcdAdder/sim/bcdAdder.v,1615347909,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/bcdAdder/hdl/bcdAdder_wrapper.v,,bcdAdder,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.sim/sim_1/behav/xsim/glbl.v,1615315357,verilog,,,,glbl,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/adder4bittest.v,1615349255,verilog,,,,adder4bittest,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/bcdtest.v,1615315358,verilog,,,,bcdtest,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/testbench.v,1615322189,verilog,,,,testbench,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/Adder_4bit/hdl/Adder_4bit_wrapper.v,1615345310,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/adder4bittest.v,,Adder_4bit_wrapper,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/bcdAdder/hdl/bcdAdder_wrapper.v,1615347909,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/bcdtest.v,,bcdAdder_wrapper,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/hdl/mod11_wrapper.v,1615348390,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sim_1/new/testbench.v,,mod11_wrapper,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_Adder_4bit_0_0/sim/mod11_Adder_4bit_0_0.v,1615348403,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_Adder_4bit_0_1/sim/mod11_Adder_4bit_0_1.v,,mod11_Adder_4bit_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_Adder_4bit_0_1/sim/mod11_Adder_4bit_0_1.v,1615348406,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_xlconstant_0_0/sim/mod11_xlconstant_0_0.v,,mod11_Adder_4bit_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_bcdAdder_0_0/sim/mod11_bcdAdder_0_0.v,1615348390,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_bcdAdder_0_1/sim/mod11_bcdAdder_0_1.v,,mod11_bcdAdder_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_bcdAdder_0_1/sim/mod11_bcdAdder_0_1.v,1615348397,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_Adder_4bit_0_0/sim/mod11_Adder_4bit_0_0.v,,mod11_bcdAdder_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_0/sim/mod11_util_vector_logic_0_0.v,1615348408,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_1/sim/mod11_util_vector_logic_0_1.v,,mod11_util_vector_logic_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_1/sim/mod11_util_vector_logic_0_1.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_1_0/sim/mod11_util_vector_logic_1_0.v,,mod11_util_vector_logic_0_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_1_0/sim/mod11_util_vector_logic_1_0.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_2_0/sim/mod11_util_vector_logic_2_0.v,,mod11_util_vector_logic_1_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_1_1/sim/mod11_util_vector_logic_1_1.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_4_0/sim/mod11_util_vector_logic_4_0.v,,mod11_util_vector_logic_1_1,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_2_0/sim/mod11_util_vector_logic_2_0.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_1_1/sim/mod11_util_vector_logic_1_1.v,,mod11_util_vector_logic_2_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_4_0/sim/mod11_util_vector_logic_4_0.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_0/sim/mod11_util_vector_logic_5_0.v,,mod11_util_vector_logic_4_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_5_0/sim/mod11_util_vector_logic_5_0.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_6_0/sim/mod11_util_vector_logic_6_0.v,,mod11_util_vector_logic_5_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_6_0/sim/mod11_util_vector_logic_6_0.v,1615348409,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/sim/mod11.v,,mod11_util_vector_logic_6_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_xlconstant_0_0/sim/mod11_xlconstant_0_0.v,1615348408,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/ip/mod11_util_vector_logic_0_0/sim/mod11_util_vector_logic_0_0.v,,mod11_xlconstant_0_0,,,,,,,,
D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/sim/mod11.v,1615348390,verilog,,D:/dsdlab-spring2021/exp1/mod11/mod11.srcs/sources_1/bd/mod11/hdl/mod11_wrapper.v,,mod11,,,,,,,,
