

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu May  9 12:58:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+-----+----------+----------+
    |      Latency      |    Interval    | Pipeline |
    |   min  |    max   | min |    max   |   Type   |
    +--------+----------+-----+----------+----------+
    |  737962|  85650345|  161|  85649698| dataflow |
    +--------+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-------------------+-----+----------+-----+----------+---------+
        |                    |                   |     Latency    |    Interval    | Pipeline|
        |      Instance      |       Module      | min |    max   | min |    max   |   Type  |
        +--------------------+-------------------+-----+----------+-----+----------+---------+
        |Conv_16_26_32_3_U0  |Conv_16_26_32_3_s  |  159|  76283701|  159|  76283701|   none  |
        |FC_1152_128_U0      |FC_1152_128_s      |  159|  18874748|  159|  18874748|   none  |
        |Pool_32_24_4_U0     |Pool_32_24_4_s     |  159|   5999234|  159|   5999234|   none  |
        |Conv_1_28_16_3_U0   |Conv_1_28_16_3_s   |  155|  85649697|  155|  85649697|   none  |
        |FC_128_10_U0        |FC_128_10_s        |  159|    180348|  159|    180348|   none  |
        |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |   28|    147474|   28|    147474|   none  |
        |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |  160|    147472|  160|    147472|   none  |
        +--------------------+-------------------+-----+----------+-----+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |       53|      -|     566|   1618|
|Instance         |      104|     55|   12448|  12394|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      157|     55|   13014|  14012|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       56|     25|      12|     26|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-------------------+---------+-------+------+------+
    |      Instance      |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+-------------------+---------+-------+------+------+
    |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |        0|     12|   911|   576|
    |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |        0|     12|   836|   403|
    |Conv_16_26_32_3_U0  |Conv_16_26_32_3_s  |        0|      7|  3280|  6619|
    |Conv_1_28_16_3_U0   |Conv_1_28_16_3_s   |        0|      6|  1758|  1300|
    |FC_1152_128_U0      |FC_1152_128_s      |       72|      6|  3322|  1235|
    |FC_128_10_U0        |FC_128_10_s        |        8|      6|  1212|  1061|
    |Pool_32_24_4_U0     |Pool_32_24_4_s     |       24|      6|  1129|  1200|
    +--------------------+-------------------+---------+-------+------+------+
    |Total               |                   |      104|     55| 12448| 12394|
    +--------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+-----+-------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT | Depth | Bits| Size:D*B|
    +-----------------+---------+-----+-----+-------+-----+---------+
    |connect_0_V_V_U  |        1|   51|   87|   1000|   16|    16000|
    |connect_1_V_V_U  |       16|  151|  502|  12000|   16|   192000|
    |connect_2_V_V_U  |       32|  224|  805|  20000|   16|   320000|
    |connect_3_V_V_U  |        2|   55|  106|   1500|   16|    24000|
    |connect_4_V_V_U  |        1|   46|   68|    500|   16|     8000|
    |connect_5_V_V_U  |        1|   39|   50|    100|   16|     1600|
    +-----------------+---------+-----+-----+-------+-----+---------+
    |Total            |       53|  566| 1618|  35100|   96|   561600|
    +-----------------+---------+-----+-----+-------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|stream_in_TDATA    |  in |   16|     axis     |  stream_in_V_data_V |    pointer   |
|stream_in_TLAST    |  in |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_in_TVALID   |  in |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_in_TREADY   | out |    1|     axis     |   stream_in_V_last  |    pointer   |
|stream_out_TDATA   | out |   16|     axis     | stream_out_V_data_V |    pointer   |
|stream_out_TLAST   | out |    1|     axis     |  stream_out_V_last  |    pointer   |
|stream_out_TVALID  | out |    1|     axis     |  stream_out_V_last  |    pointer   |
|stream_out_TREADY  |  in |    1|     axis     |  stream_out_V_last  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_none |         cnn         | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |         cnn         | return value |
+-------------------+-----+-----+--------------+---------------------+--------------+

