// Seed: 222005057
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  ;
  assign module_1.id_6 = 0;
  logic id_4 = -1;
endmodule
module module_0 #(
    parameter id_2 = 32'd24,
    parameter id_3 = 32'd57
) (
    input wire module_1,
    output supply1 id_1,
    input supply1 _id_2,
    input supply0 _id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_5 = id_2;
  logic [-1 : id_3] id_8;
  assign id_5 = id_8;
  parameter id_9 = -1'h0;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  assign id_8 = -1;
  wire ["" : id_2] id_10;
endmodule
