{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525981662987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525981663049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:47:42 2018 " "Processing started: Thu May 10 14:47:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525981663049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981663049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Top_Module -c Project_Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Top_Module -c Project_Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981663052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525981665533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525981665533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer_digit2.v(13) " "Verilog HDL information at timer_digit2.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../src/timer_digit2.v" "" { Text "C:/ADD_Project/src/timer_digit2.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981694100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/timer_digit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/timer_digit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_digit2 " "Found entity 1: timer_digit2" {  } { { "../src/timer_digit2.v" "" { Text "C:/ADD_Project/src/timer_digit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/timer_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/timer_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_digit " "Found entity 1: timer_digit" {  } { { "../src/timer_digit.v" "" { Text "C:/ADD_Project/src/timer_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/two_digit_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/two_digit_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_digit_timer " "Found entity 1: two_digit_timer" {  } { { "../src/two_digit_timer.v" "" { Text "C:/ADD_Project/src/two_digit_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694489 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ten_counter.v(6) " "Verilog HDL information at ten_counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../src/ten_counter.v" "" { Text "C:/ADD_Project/src/ten_counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981694524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/ten_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/ten_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ten_counter " "Found entity 1: ten_counter" {  } { { "../src/ten_counter.v" "" { Text "C:/ADD_Project/src/ten_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/reconfig_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/reconfig_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reconfig_timer " "Found entity 1: Reconfig_timer" {  } { { "../src/Reconfig_timer.v" "" { Text "C:/ADD_Project/src/Reconfig_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reconfig_count.v(7) " "Verilog HDL information at reconfig_count.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../src/reconfig_count.v" "" { Text "C:/ADD_Project/src/reconfig_count.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981694580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/reconfig_count.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/reconfig_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_count " "Found entity 1: reconfig_count" {  } { { "../src/reconfig_count.v" "" { Text "C:/ADD_Project/src/reconfig_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR.v(10) " "Verilog HDL information at LFSR.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../src/LFSR.v" "" { Text "C:/ADD_Project/src/LFSR.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981694627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../src/LFSR.v" "" { Text "C:/ADD_Project/src/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/score_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/score_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_table " "Found entity 1: score_table" {  } { { "../src/score_table.v" "" { Text "C:/ADD_Project/src/score_table.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694658 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_conv.v(9) " "Verilog HDL information at score_conv.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../src/score_conv.v" "" { Text "C:/ADD_Project/src/score_conv.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981694676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/score_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/score_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_conv " "Found entity 1: score_conv" {  } { { "../src/score_conv.v" "" { Text "C:/ADD_Project/src/score_conv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/score_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/score_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_controller " "Found entity 1: score_controller" {  } { { "../src/score_controller.v" "" { Text "C:/ADD_Project/src/score_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/seven_seg5.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/seven_seg5.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg5 " "Found entity 1: seven_seg5" {  } { { "../src/seven_seg5.v" "" { Text "C:/ADD_Project/src/seven_seg5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/load_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/load_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_register " "Found entity 1: load_register" {  } { { "../src/load_register.v" "" { Text "C:/ADD_Project/src/load_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/shift_reg_28.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/shift_reg_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_28 " "Found entity 1: shift_reg_28" {  } { { "../src/shift_reg_28.v" "" { Text "C:/ADD_Project/src/shift_reg_28.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Reg " "Found entity 1: Shift_Reg" {  } { { "../src/Shift_Reg.v" "" { Text "C:/ADD_Project/src/Shift_Reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../src/seven_seg.v" "" { Text "C:/ADD_Project/src/seven_seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rsg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rsg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSG " "Found entity 1: RSG" {  } { { "../src/RSG.v" "" { Text "C:/ADD_Project/src/RSG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_user_id_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_User_ID_Top_Module " "Found entity 1: ROM_User_ID_Top_Module" {  } { { "../src/ROM_User_ID_Top_Module.v" "" { Text "C:/ADD_Project/src/ROM_User_ID_Top_Module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_user_id_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_User_ID_Module " "Found entity 1: ROM_User_ID_Module" {  } { { "../src/ROM_User_ID_Module.v" "" { Text "C:/ADD_Project/src/ROM_User_ID_Module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_user_id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_User_ID_Control " "Found entity 1: ROM_User_ID_Control" {  } { { "../src/ROM_User_ID_Control.v" "" { Text "C:/ADD_Project/src/ROM_User_ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981694990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981694990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_seq " "Found entity 1: ROM_seq" {  } { { "../src/ROM_seq.v" "" { Text "C:/ADD_Project/src/ROM_seq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_password_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Password_Top_Module " "Found entity 1: ROM_Password_Top_Module" {  } { { "../src/ROM_Password_Top_Module.v" "" { Text "C:/ADD_Project/src/ROM_Password_Top_Module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_password_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Password_Module " "Found entity 1: ROM_Password_Module" {  } { { "../src/ROM_Password_Module.v" "" { Text "C:/ADD_Project/src/ROM_Password_Module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM_Password_Control.v(18) " "Verilog HDL information at ROM_Password_Control.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../src/ROM_Password_Control.v" "" { Text "C:/ADD_Project/src/ROM_Password_Control.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981695110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rom_password_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Password_Control " "Found entity 1: ROM_Password_Control" {  } { { "../src/ROM_Password_Control.v" "" { Text "C:/ADD_Project/src/ROM_Password_Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/rng.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG " "Found entity 1: RNG" {  } { { "../src/RNG.v" "" { Text "C:/ADD_Project/src/RNG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/result_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/result_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_comp " "Found entity 1: result_comp" {  } { { "../src/result_comp.v" "" { Text "C:/ADD_Project/src/result_comp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/random_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/random_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random_seq " "Found entity 1: Random_seq" {  } { { "../src/Random_seq.v" "" { Text "C:/ADD_Project/src/Random_seq.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/ram_password_reset_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/ram_password_reset_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Password_Reset_Top_Module " "Found entity 1: RAM_Password_Reset_Top_Module" {  } { { "../src/RAM_Password_Reset_Top_Module.v" "" { Text "C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/ram_password_reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/ram_password_reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Password_Reset_Module " "Found entity 1: RAM_Password_Reset_Module" {  } { { "../src/RAM_Password_Reset_Module.v" "" { Text "C:/ADD_Project/src/RAM_Password_Reset_Module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/ram_access_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/ram_access_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_access_control " "Found entity 1: RAM_access_control" {  } { { "../src/RAM_access_control.v" "" { Text "C:/ADD_Project/src/RAM_access_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/project_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/project_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_Top_Module " "Found entity 1: Project_Top_Module" {  } { { "../src/Project_Top_Module.v" "" { Text "C:/ADD_Project/src/Project_Top_Module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/level_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/level_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_top_module " "Found entity 1: level_top_module" {  } { { "../src/level_top_module.v" "" { Text "C:/ADD_Project/src/level_top_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/level_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/level_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_table " "Found entity 1: level_table" {  } { { "../src/level_table.v" "" { Text "C:/ADD_Project/src/level_table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/level_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/level_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Level_Controller " "Found entity 1: Level_Controller" {  } { { "../src/Level_Controller.v" "" { Text "C:/ADD_Project/src/Level_Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/game_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/game_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_module " "Found entity 1: game_module" {  } { { "../src/game_module.v" "" { Text "C:/ADD_Project/src/game_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_Bit_Binary_Counter.v(11) " "Verilog HDL information at four_Bit_Binary_Counter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../src/four_Bit_Binary_Counter.v" "" { Text "C:/ADD_Project/src/four_Bit_Binary_Counter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525981695725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/four_bit_binary_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/four_bit_binary_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_Bit_Binary_Counter " "Found entity 1: four_Bit_Binary_Counter" {  } { { "../src/four_Bit_Binary_Counter.v" "" { Text "C:/ADD_Project/src/four_Bit_Binary_Counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/comparision.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/comparision.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparision " "Found entity 1: Comparision" {  } { { "../src/Comparision.v" "" { Text "C:/ADD_Project/src/Comparision.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../src/button_shaper.v" "" { Text "C:/ADD_Project/src/button_shaper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_project/src/button_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_project/src/button_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Inverter " "Found entity 1: Button_Inverter" {  } { { "../src/Button_Inverter.v" "" { Text "C:/ADD_Project/src/Button_Inverter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695823 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/ADD_Project/syn/ROM_User_ID_Module.v C:/ADD_Project/src/ROM_User_ID_Module.v " "File \"C:/ADD_Project/syn/ROM_User_ID_Module.v\" is a duplicate of already analyzed file \"C:/ADD_Project/src/ROM_User_ID_Module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1525981695832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_user_id_module.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_user_id_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/ADD_Project/syn/ROM_Password_Module.v C:/ADD_Project/src/ROM_Password_Module.v " "File \"C:/ADD_Project/syn/ROM_Password_Module.v\" is a duplicate of already analyzed file \"C:/ADD_Project/src/ROM_Password_Module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1525981695841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_password_module.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_password_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695842 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/ADD_Project/syn/RAM_Password_Reset_Module.v C:/ADD_Project/src/RAM_Password_Reset_Module.v " "File \"C:/ADD_Project/syn/RAM_Password_Reset_Module.v\" is a duplicate of already analyzed file \"C:/ADD_Project/src/RAM_Password_Reset_Module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1525981695850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_password_reset_module.v 0 0 " "Found 0 design units, including 0 entities, in source file ram_password_reset_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695851 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/ADD_Project/syn/level_table.v C:/ADD_Project/src/level_table.v " "File \"C:/ADD_Project/syn/level_table.v\" is a duplicate of already analyzed file \"C:/ADD_Project/src/level_table.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1525981695861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_table.v 0 0 " "Found 0 design units, including 0 entities, in source file level_table.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695862 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/ADD_Project/syn/ROM_seq.v C:/ADD_Project/src/ROM_seq.v " "File \"C:/ADD_Project/syn/ROM_seq.v\" is a duplicate of already analyzed file \"C:/ADD_Project/src/ROM_seq.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1525981695872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_seq.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_seq.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_score_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_score_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_score_module " "Found entity 1: RAM_score_module" {  } { { "RAM_score_module.v" "" { Text "C:/ADD_Project/syn/RAM_score_module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981695893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981695893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Top_Module " "Elaborating entity \"Project_Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525981697597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:b1 " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:b1\"" {  } { { "../src/Project_Top_Module.v" "b1" { Text "C:/ADD_Project/src/Project_Top_Module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981698172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_User_ID_Top_Module ROM_User_ID_Top_Module:rom_user2 " "Elaborating entity \"ROM_User_ID_Top_Module\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\"" {  } { { "../src/Project_Top_Module.v" "rom_user2" { Text "C:/ADD_Project/src/Project_Top_Module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981698362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Reg ROM_User_ID_Top_Module:rom_user2\|Shift_Reg:shift1 " "Elaborating entity \"Shift_Reg\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\|Shift_Reg:shift1\"" {  } { { "../src/ROM_User_ID_Top_Module.v" "shift1" { Text "C:/ADD_Project/src/ROM_User_ID_Top_Module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981698407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_User_ID_Control ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Control:ROM_user_control1 " "Elaborating entity \"ROM_User_ID_Control\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Control:ROM_user_control1\"" {  } { { "../src/ROM_User_ID_Top_Module.v" "ROM_user_control1" { Text "C:/ADD_Project/src/ROM_User_ID_Top_Module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981698476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_User_ID_Module ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1 " "Elaborating entity \"ROM_User_ID_Module\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\"" {  } { { "../src/ROM_User_ID_Top_Module.v" "ROM_User_1" { Text "C:/ADD_Project/src/ROM_User_ID_Top_Module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981698525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_User_ID_Module.v" "altsyncram_component" { Text "C:/ADD_Project/src/ROM_User_ID_Module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981700332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_User_ID_Module.v" "" { Text "C:/ADD_Project/src/ROM_User_ID_Module.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981700343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_User_ID_mif.mif " "Parameter \"init_file\" = \"ROM_User_ID_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981700386 ""}  } { { "../src/ROM_User_ID_Module.v" "" { Text "C:/ADD_Project/src/ROM_User_ID_Module.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981700386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3a1 " "Found entity 1: altsyncram_n3a1" {  } { { "db/altsyncram_n3a1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_n3a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981700927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981700927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3a1 ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component\|altsyncram_n3a1:auto_generated " "Elaborating entity \"altsyncram_n3a1\" for hierarchy \"ROM_User_ID_Top_Module:rom_user2\|ROM_User_ID_Module:ROM_User_1\|altsyncram:altsyncram_component\|altsyncram_n3a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981700935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Password_Top_Module ROM_Password_Top_Module:rom_pass2 " "Elaborating entity \"ROM_Password_Top_Module\" for hierarchy \"ROM_Password_Top_Module:rom_pass2\"" {  } { { "../src/Project_Top_Module.v" "rom_pass2" { Text "C:/ADD_Project/src/Project_Top_Module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981701163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Password_Control ROM_Password_Top_Module:rom_pass2\|ROM_Password_Control:ROM_Password_control1 " "Elaborating entity \"ROM_Password_Control\" for hierarchy \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Control:ROM_Password_control1\"" {  } { { "../src/ROM_Password_Top_Module.v" "ROM_Password_control1" { Text "C:/ADD_Project/src/ROM_Password_Top_Module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981701229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Password_Module ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1 " "Elaborating entity \"ROM_Password_Module\" for hierarchy \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\"" {  } { { "../src/ROM_Password_Top_Module.v" "ROM_Password1" { Text "C:/ADD_Project/src/ROM_Password_Top_Module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981701324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_Password_Module.v" "altsyncram_component" { Text "C:/ADD_Project/src/ROM_Password_Module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_Password_Module.v" "" { Text "C:/ADD_Project/src/ROM_Password_Module.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_Password_mif.mif " "Parameter \"init_file\" = \"ROM_Password_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702115 ""}  } { { "../src/ROM_Password_Module.v" "" { Text "C:/ADD_Project/src/ROM_Password_Module.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981702115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7a1 " "Found entity 1: altsyncram_v7a1" {  } { { "db/altsyncram_v7a1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_v7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981702279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981702279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7a1 ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component\|altsyncram_v7a1:auto_generated " "Elaborating entity \"altsyncram_v7a1\" for hierarchy \"ROM_Password_Top_Module:rom_pass2\|ROM_Password_Module:ROM_Password1\|altsyncram:altsyncram_component\|altsyncram_v7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Password_Reset_Top_Module RAM_Password_Reset_Top_Module:ram_pass2 " "Elaborating entity \"RAM_Password_Reset_Top_Module\" for hierarchy \"RAM_Password_Reset_Top_Module:ram_pass2\"" {  } { { "../src/Project_Top_Module.v" "ram_pass2" { Text "C:/ADD_Project/src/Project_Top_Module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_access_control RAM_Password_Reset_Top_Module:ram_pass2\|RAM_access_control:RAM_control1 " "Elaborating entity \"RAM_access_control\" for hierarchy \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_access_control:RAM_control1\"" {  } { { "../src/RAM_Password_Reset_Top_Module.v" "RAM_control1" { Text "C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Password_Reset_Module RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1 " "Elaborating entity \"RAM_Password_Reset_Module\" for hierarchy \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\"" {  } { { "../src/RAM_Password_Reset_Top_Module.v" "RAM_module1" { Text "C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM_Password_Reset_Module.v" "altsyncram_component" { Text "C:/ADD_Project/src/RAM_Password_Reset_Module.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM_Password_Reset_Module.v" "" { Text "C:/ADD_Project/src/RAM_Password_Reset_Module.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_mif.mif " "Parameter \"init_file\" = \"RAM_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981702735 ""}  } { { "../src/RAM_Password_Reset_Module.v" "" { Text "C:/ADD_Project/src/RAM_Password_Reset_Module.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981702735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhh1 " "Found entity 1: altsyncram_fhh1" {  } { { "db/altsyncram_fhh1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_fhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981702913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981702913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhh1 RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component\|altsyncram_fhh1:auto_generated " "Elaborating entity \"altsyncram_fhh1\" for hierarchy \"RAM_Password_Reset_Top_Module:ram_pass2\|RAM_Password_Reset_Module:RAM_module1\|altsyncram:altsyncram_component\|altsyncram_fhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981702922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_module game_module:gameleveltest " "Elaborating entity \"game_module\" for hierarchy \"game_module:gameleveltest\"" {  } { { "../src/Project_Top_Module.v" "gameleveltest" { Text "C:/ADD_Project/src/Project_Top_Module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSG game_module:gameleveltest\|RSG:rsg2 " "Elaborating entity \"RSG\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\"" {  } { { "../src/game_module.v" "rsg2" { Text "C:/ADD_Project/src/game_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG game_module:gameleveltest\|RSG:rsg2\|RNG:rn1 " "Elaborating entity \"RNG\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|RNG:rn1\"" {  } { { "../src/RSG.v" "rn1" { Text "C:/ADD_Project/src/RSG.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Inverter game_module:gameleveltest\|RSG:rsg2\|RNG:rn1\|Button_Inverter:button_inv1 " "Elaborating entity \"Button_Inverter\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|RNG:rn1\|Button_Inverter:button_inv1\"" {  } { { "../src/RNG.v" "button_inv1" { Text "C:/ADD_Project/src/RNG.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_Bit_Binary_Counter game_module:gameleveltest\|RSG:rsg2\|RNG:rn1\|four_Bit_Binary_Counter:binary_counter1 " "Elaborating entity \"four_Bit_Binary_Counter\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|RNG:rn1\|four_Bit_Binary_Counter:binary_counter1\"" {  } { { "../src/RNG.v" "binary_counter1" { Text "C:/ADD_Project/src/RNG.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random_seq game_module:gameleveltest\|RSG:rsg2\|Random_seq:rs1 " "Elaborating entity \"Random_seq\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|Random_seq:rs1\"" {  } { { "../src/RSG.v" "rs1" { Text "C:/ADD_Project/src/RSG.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_seq game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1 " "Elaborating entity \"ROM_seq\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\"" {  } { { "../src/RSG.v" "romseq1" { Text "C:/ADD_Project/src/RSG.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_seq.v" "altsyncram_component" { Text "C:/ADD_Project/src/ROM_seq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_seq.v" "" { Text "C:/ADD_Project/src/ROM_seq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component " "Instantiated megafunction \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_sequence_mif.mif " "Parameter \"init_file\" = \"ROM_sequence_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981703583 ""}  } { { "../src/ROM_seq.v" "" { Text "C:/ADD_Project/src/ROM_seq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981703583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27a1 " "Found entity 1: altsyncram_27a1" {  } { { "db/altsyncram_27a1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_27a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981703718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981703718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27a1 game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\|altsyncram_27a1:auto_generated " "Elaborating entity \"altsyncram_27a1\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\|altsyncram_27a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_28 game_module:gameleveltest\|RSG:rsg2\|shift_reg_28:shl28 " "Elaborating entity \"shift_reg_28\" for hierarchy \"game_module:gameleveltest\|RSG:rsg2\|shift_reg_28:shl28\"" {  } { { "../src/RSG.v" "shl28" { Text "C:/ADD_Project/src/RSG.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparision game_module:gameleveltest\|Comparision:comp1 " "Elaborating entity \"Comparision\" for hierarchy \"game_module:gameleveltest\|Comparision:comp1\"" {  } { { "../src/game_module.v" "comp1" { Text "C:/ADD_Project/src/game_module.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_comp game_module:gameleveltest\|Comparision:comp1\|result_comp:res1 " "Elaborating entity \"result_comp\" for hierarchy \"game_module:gameleveltest\|Comparision:comp1\|result_comp:res1\"" {  } { { "../src/Comparision.v" "res1" { Text "C:/ADD_Project/src/Comparision.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981703927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_register game_module:gameleveltest\|Comparision:comp1\|load_register:loadinst " "Elaborating entity \"load_register\" for hierarchy \"game_module:gameleveltest\|Comparision:comp1\|load_register:loadinst\"" {  } { { "../src/Comparision.v" "loadinst" { Text "C:/ADD_Project/src/Comparision.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reconfig_timer game_module:gameleveltest\|Reconfig_timer:reconfig_inst " "Elaborating entity \"Reconfig_timer\" for hierarchy \"game_module:gameleveltest\|Reconfig_timer:reconfig_inst\"" {  } { { "../src/game_module.v" "reconfig_inst" { Text "C:/ADD_Project/src/game_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|LFSR:lfsr1 " "Elaborating entity \"LFSR\" for hierarchy \"game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|LFSR:lfsr1\"" {  } { { "../src/Reconfig_timer.v" "lfsr1" { Text "C:/ADD_Project/src/Reconfig_timer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_counter game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|ten_counter:tencount1 " "Elaborating entity \"ten_counter\" for hierarchy \"game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|ten_counter:tencount1\"" {  } { { "../src/Reconfig_timer.v" "tencount1" { Text "C:/ADD_Project/src/Reconfig_timer.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_count game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|reconfig_count:recnfigcnt " "Elaborating entity \"reconfig_count\" for hierarchy \"game_module:gameleveltest\|Reconfig_timer:reconfig_inst\|reconfig_count:recnfigcnt\"" {  } { { "../src/Reconfig_timer.v" "recnfigcnt" { Text "C:/ADD_Project/src/Reconfig_timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_top_module level_top_module:levelgametest " "Elaborating entity \"level_top_module\" for hierarchy \"level_top_module:levelgametest\"" {  } { { "../src/Project_Top_Module.v" "levelgametest" { Text "C:/ADD_Project/src/Project_Top_Module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level_Controller level_top_module:levelgametest\|Level_Controller:level_con1 " "Elaborating entity \"Level_Controller\" for hierarchy \"level_top_module:levelgametest\|Level_Controller:level_con1\"" {  } { { "../src/level_top_module.v" "level_con1" { Text "C:/ADD_Project/src/level_top_module.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_table level_top_module:levelgametest\|level_table:level_tab1 " "Elaborating entity \"level_table\" for hierarchy \"level_top_module:levelgametest\|level_table:level_tab1\"" {  } { { "../src/level_top_module.v" "level_tab1" { Text "C:/ADD_Project/src/level_top_module.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981704944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component\"" {  } { { "../src/level_table.v" "altsyncram_component" { Text "C:/ADD_Project/src/level_table.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component\"" {  } { { "../src/level_table.v" "" { Text "C:/ADD_Project/src/level_table.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component " "Instantiated megafunction \"level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file level_table_mif.mif " "Parameter \"init_file\" = \"level_table_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705050 ""}  } { { "../src/level_table.v" "" { Text "C:/ADD_Project/src/level_table.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981705050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9i1 " "Found entity 1: altsyncram_q9i1" {  } { { "db/altsyncram_q9i1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_q9i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981705210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981705210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9i1 level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component\|altsyncram_q9i1:auto_generated " "Elaborating entity \"altsyncram_q9i1\" for hierarchy \"level_top_module:levelgametest\|level_table:level_tab1\|altsyncram:altsyncram_component\|altsyncram_q9i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_digit_timer two_digit_timer:twodigtimeinst " "Elaborating entity \"two_digit_timer\" for hierarchy \"two_digit_timer:twodigtimeinst\"" {  } { { "../src/Project_Top_Module.v" "twodigtimeinst" { Text "C:/ADD_Project/src/Project_Top_Module.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_digit2 two_digit_timer:twodigtimeinst\|timer_digit2:timedig11 " "Elaborating entity \"timer_digit2\" for hierarchy \"two_digit_timer:twodigtimeinst\|timer_digit2:timedig11\"" {  } { { "../src/two_digit_timer.v" "timedig11" { Text "C:/ADD_Project/src/two_digit_timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_table score_table:scoreinsttop " "Elaborating entity \"score_table\" for hierarchy \"score_table:scoreinsttop\"" {  } { { "../src/Project_Top_Module.v" "scoreinsttop" { Text "C:/ADD_Project/src/Project_Top_Module.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_controller score_table:scoreinsttop\|score_controller:scorecont1 " "Elaborating entity \"score_controller\" for hierarchy \"score_table:scoreinsttop\|score_controller:scorecont1\"" {  } { { "../src/score_table.v" "scorecont1" { Text "C:/ADD_Project/src/score_table.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_score_module score_table:scoreinsttop\|RAM_score_module:ramscore1 " "Elaborating entity \"RAM_score_module\" for hierarchy \"score_table:scoreinsttop\|RAM_score_module:ramscore1\"" {  } { { "../src/score_table.v" "ramscore1" { Text "C:/ADD_Project/src/score_table.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component\"" {  } { { "RAM_score_module.v" "altsyncram_component" { Text "C:/ADD_Project/syn/RAM_score_module.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component\"" {  } { { "RAM_score_module.v" "" { Text "C:/ADD_Project/syn/RAM_score_module.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_score.mif " "Parameter \"init_file\" = \"RAM_score.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525981705525 ""}  } { { "RAM_score_module.v" "" { Text "C:/ADD_Project/syn/RAM_score_module.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525981705525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmh1 " "Found entity 1: altsyncram_vmh1" {  } { { "db/altsyncram_vmh1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_vmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525981705662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981705662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmh1 score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated " "Elaborating entity \"altsyncram_vmh1\" for hierarchy \"score_table:scoreinsttop\|RAM_score_module:ramscore1\|altsyncram:altsyncram_component\|altsyncram_vmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_conv score_table:scoreinsttop\|score_conv:scon1 " "Elaborating entity \"score_conv\" for hierarchy \"score_table:scoreinsttop\|score_conv:scon1\"" {  } { { "../src/score_table.v" "scon1" { Text "C:/ADD_Project/src/score_table.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg5 seven_seg5:sevenseg_inst " "Elaborating entity \"seven_seg5\" for hierarchy \"seven_seg5:sevenseg_inst\"" {  } { { "../src/Project_Top_Module.v" "sevenseg_inst" { Text "C:/ADD_Project/src/Project_Top_Module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:sevenseg_level_inst " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:sevenseg_level_inst\"" {  } { { "../src/Project_Top_Module.v" "sevenseg_level_inst" { Text "C:/ADD_Project/src/Project_Top_Module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981705768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\|altsyncram_27a1:auto_generated\|q_a\[4\] " "Synthesized away node \"game_module:gameleveltest\|RSG:rsg2\|ROM_seq:romseq1\|altsyncram:altsyncram_component\|altsyncram_27a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_27a1.tdf" "" { Text "C:/ADD_Project/syn/db/altsyncram_27a1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/ROM_seq.v" "" { Text "C:/ADD_Project/src/ROM_seq.v" 81 0 0 } } { "../src/RSG.v" "" { Text "C:/ADD_Project/src/RSG.v" 23 0 0 } } { "../src/game_module.v" "" { Text "C:/ADD_Project/src/game_module.v" 22 0 0 } } { "../src/Project_Top_Module.v" "" { Text "C:/ADD_Project/src/Project_Top_Module.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525981706843 "|Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525981706843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525981706843 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_table:scoreinsttop\|score_conv:scon1\|Ram0 " "RAM logic \"score_table:scoreinsttop\|score_conv:scon1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../src/score_conv.v" "Ram0" { Text "C:/ADD_Project/src/score_conv.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1525981708066 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525981708066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525981710303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "../src/Project_Top_Module.v" "" { Text "C:/ADD_Project/src/Project_Top_Module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525981711061 "|Project_Top_Module|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525981711061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525981711476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525981714852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ADD_Project/syn/output_files/Project_Top_Module.map.smsg " "Generated suppressed messages file C:/ADD_Project/syn/output_files/Project_Top_Module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981717253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525981718564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525981718564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1021 " "Implemented 1021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525981720951 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525981720951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525981720951 ""} { "Info" "ICUT_CUT_TM_RAMS" "61 " "Implemented 61 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525981720951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525981720951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525981721011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:48:41 2018 " "Processing ended: Thu May 10 14:48:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525981721011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525981721011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525981721011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525981721011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525981729461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525981729470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:48:45 2018 " "Processing started: Thu May 10 14:48:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525981729470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525981729470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project_Top_Module -c Project_Top_Module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project_Top_Module -c Project_Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525981729470 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525981732148 ""}
{ "Info" "0" "" "Project  = Project_Top_Module" {  } {  } 0 0 "Project  = Project_Top_Module" 0 0 "Fitter" 0 0 1525981732259 ""}
{ "Info" "0" "" "Revision = Project_Top_Module" {  } {  } 0 0 "Revision = Project_Top_Module" 0 0 "Fitter" 0 0 1525981732261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525981732545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525981732545 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project_Top_Module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project_Top_Module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525981732673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525981733015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525981733015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525981735286 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525981735661 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525981737319 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525981737319 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525981737495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525981737495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525981737495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525981737495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525981737495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525981737495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525981737645 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525981738149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Top_Module.sdc " "Synopsys Design Constraints File file not found: 'Project_Top_Module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525981742415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525981742433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525981742465 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1525981742467 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525981742485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525981742705 ""}  } { { "../src/Project_Top_Module.v" "" { Text "C:/ADD_Project/src/Project_Top_Module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/ADD_Project/syn/" { { 0 { 0 ""} 0 2597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525981742705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525981743872 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525981743875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525981743876 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525981743881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525981743886 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525981743891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525981743891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525981743895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525981743897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525981743900 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525981743900 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525981744652 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525981744856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525981752038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525981753468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525981754149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525981761782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525981761782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525981762810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/ADD_Project/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525981770720 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525981770720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525981773762 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525981773762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525981773770 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.77 " "Total time spent on timing analysis during the Fitter is 1.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525981774248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525981774345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525981775153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525981775156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525981775729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525981776829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ADD_Project/syn/output_files/Project_Top_Module.fit.smsg " "Generated suppressed messages file C:/ADD_Project/syn/output_files/Project_Top_Module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525981778386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1356 " "Peak virtual memory: 1356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525981779554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:49:39 2018 " "Processing ended: Thu May 10 14:49:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525981779554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525981779554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525981779554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525981779554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525981783681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525981783691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:49:43 2018 " "Processing started: Thu May 10 14:49:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525981783691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525981783691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project_Top_Module -c Project_Top_Module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project_Top_Module -c Project_Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525981783691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525981784500 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525981789464 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525981789664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525981792997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:49:52 2018 " "Processing ended: Thu May 10 14:49:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525981792997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525981792997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525981792997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525981792997 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525981794008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525981795725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525981795733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 14:49:54 2018 " "Processing started: Thu May 10 14:49:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525981795733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981795733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project_Top_Module -c Project_Top_Module " "Command: quartus_sta Project_Top_Module -c Project_Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981795733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525981796149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981797148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981797148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981797248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981797248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_Top_Module.sdc " "Synopsys Design Constraints File file not found: 'Project_Top_Module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798209 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525981798215 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798237 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525981798263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525981798314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525981798476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.435 " "Worst-case setup slack is -4.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.435            -939.108 clock  " "   -4.435            -939.108 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clock  " "    0.324               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -794.544 clock  " "   -3.000            -794.544 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981798555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.210 ns " "Worst Case Available Settling Time: 0.210 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981798743 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798743 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525981798784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981798844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981799840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525981800087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.961 " "Worst-case setup slack is -3.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961            -809.741 clock  " "   -3.961            -809.741 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clock  " "    0.329               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -791.332 clock  " "   -3.000            -791.332 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800254 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.265 ns " "Worst Case Available Settling Time: 0.265 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981800376 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800376 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525981800395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525981800637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.650 " "Worst-case setup slack is -1.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.650            -216.799 clock  " "   -1.650            -216.799 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clock  " "    0.123               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -577.367 clock  " "   -3.000            -577.367 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525981800892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981800892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.572 ns " "Worst Case Available Settling Time: 0.572 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525981801032 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981801032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981802033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981802036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525981802345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 14:50:02 2018 " "Processing ended: Thu May 10 14:50:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525981802345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525981802345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525981802345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981802345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525981803256 ""}
