/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2025 MediaTek Inc.
 */
#ifndef __MTK_DISP_VDISP_AO_REG_H__
#define __MTK_DISP_VDISP_AO_REG_H__

#include "mtk_disp_vdisp_ao.h"


/* MT6991 */
#define DISP_REG_VDISP_AO_INT_SEL_G0_MT6991		(0x0020)
	#define CPU_INTSEL_BIT_00		REG_FLD_MSB_LSB(7, 0)	//GIC:450
	#define CPU_INTSEL_BIT_01		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_02		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_03		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G1_MT6991		(0x0024)
	#define CPU_INTSEL_BIT_04		REG_FLD_MSB_LSB(7, 0)	//GIC:454
	#define CPU_INTSEL_BIT_05		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_06		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_07		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G2_MT6991		(0x0028)
	#define CPU_INTSEL_BIT_08		REG_FLD_MSB_LSB(7, 0)	//GIC:458
	#define CPU_INTSEL_BIT_09		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_10		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_11		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G3_MT6991		(0x002C)
	#define CPU_INTSEL_BIT_12		REG_FLD_MSB_LSB(7, 0)	//GIC:462
	#define CPU_INTSEL_BIT_13		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_14		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_15		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G4_MT6991		(0x0030)
	#define CPU_INTSEL_BIT_16		REG_FLD_MSB_LSB(7, 0)	//GIC:466
	#define CPU_INTSEL_BIT_17		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_18		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_19		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G5_MT6991		(0x0034)
	#define CPU_INTSEL_BIT_20		REG_FLD_MSB_LSB(7, 0)	//GIC:470
	#define CPU_INTSEL_BIT_21		REG_FLD_MSB_LSB(15, 8)
	#define CPU_INTSEL_BIT_22		REG_FLD_MSB_LSB(23, 16)
	#define CPU_INTSEL_BIT_23		REG_FLD_MSB_LSB(31, 24)
#define DISP_REG_VDISP_AO_INT_SEL_G6_MT6991		(0x0038)
	#define CPU_INTSEL_BIT_24		REG_FLD_MSB_LSB(7, 0)	//GIC:474
	#define CPU_INTSEL_BIT_25		REG_FLD_MSB_LSB(15, 8)

//#define VDISP_AO_SELECTED_DISP_DSI0				  BIT(0)	// 8'd53
//#define VDISP_AO_SELECTED_DISP1_MUTEX0			  BIT(1)	// 8'd41
//#define VDISP_AO_SELECTED_OVL0_EXDMA2			  BIT(2)	// 8'd148

#define	IRQ_TABLE_DISP_DSI0_MT6991			(0x35)	//450
#define	IRQ_TABLE_DISP_DISP1_MUTEX0_MT6991	(0x29)	//451
#define	IRQ_TABLE_DISP_OVL0_BWM0_MT6991	(0x94)	//452
#define IRQ_TABLE_DISP_DISP1_WDMA1_MT6991	(0x45)  //453
#define IRQ_TABLE_DISP_OVL1_WDMA0_MT6991	(0xDE)  //454
#define	IRQ_TABLE_DISP_DSI1_MT6991		(0x36)	//455
#define	IRQ_TABLE_DISP_DSI2_MT6991		(0x37)	//456
#define	IRQ_TABLE_DISP_Y2R_MT6991			(36)	//457

#define	IRQ_TABLE_DISP_MDP_RDMA0			(27)	//458
#define IRQ_TABLE_DISP_OVL_WDMA0_MT6991	    (0xAE)  //459
#define	IRQ_TABLE_DISP_DP_INTF0_MT6991		(43)	//460
#define	IRQ_TABLE_DISP_DVO0_MT6991		(56)	//461

#define IRQ_TABLE_DISP_DISP1_WDMA4_MT6991	(72)  //462

#define	IRQ_TABLE_DISP_DP_INTF1_MT6991		(44)	//464

#define IRQ_TABLE_MDP0_MUTEX0_MT6991           (80)    //465
#define IRQ_TABLE_MDP0_RROT0_MT6991            (94)    //466
#define IRQ_TABLE_MDP1_MUTEX0_MT6991           (112)   //467
#define IRQ_TABLE_MDP1_RROT0_MT6991            (126)   //468

#define IRQ_TABLE_DISP_DITHER2_MT6991          (39)    //469
#define IRQ_TABLE_DISP_DITHER1_MT6991          (22)    //470
#define IRQ_TABLE_DISP_DITHER0_MT6991          (21)    //471
#define IRQ_TABLE_DISP_CHIST1_MT6991           (18)    //472
#define IRQ_TABLE_DISP_CHIST0_MT6991           (17)    //473
#define IRQ_TABLE_DISP_AAL1_MT6991             (8)     //474
#define IRQ_TABLE_DISP_AAL0_MT6991             (7)     //475

/* MT6993 */
#define CPU_INTSEL_BIT_MT6993_L		REG_FLD_MSB_LSB(8, 0)
#define CPU_INTSEL_BIT_MT6993_H		REG_FLD_MSB_LSB(24, 16)

#define IRQ_TABLE_DISP_UNDEFINED				(0)
#define IRQ_TABLE_DISP_DISP1_DSI0_MT6993		(257)
#define IRQ_TABLE_DISP_DISP1_MUTEX_MT6993		(256)
#define IRQ_TABLE_DISP_DISP1_WDMA1_MT6993		(261)
#define IRQ_TABLE_DISP_MML2_MUTEX0_MT6993		(83)
#define IRQ_TABLE_DISP_MML2_RROT0_MT6993		(88)
#define IRQ_TABLE_DISP_MML2_RROT1_MT6993		(91)
#define IRQ_TABLE_DISP_PERI_DSI_LPC0_MT6993		(312)
#define IRQ_TABLE_DISP_PERI_FIFO_MON0_MT6993	(317)
#define IRQ_TABLE_DISP_PERI_DISP_DPC0_MT6993	(304)
#define IRQ_TABLE_DISP_DISP1_DVO_MT6993			(286)

/* PQ */
#define IRQ_TABLE_DISP0B_DITHER0_MT6993         (235)    //471 -> BIT14
#define IRQ_TABLE_DISP0A_DITHER0_MT6993         (212)    //470 -> BIT13
#define IRQ_TABLE_DISP0B_DITHER1_MT6993         (236)    //473 -> BIT16
#define IRQ_TABLE_DISP0A_DITHER1_MT6993         (213)    //472 -> BIT15
#define IRQ_TABLE_DISP1A_CHIST1_MT6993          (253)    //475 -> BIT18
#define IRQ_TABLE_DISP1A_CHIST0_MT6993          (252)    //474 -> BIT17
#define IRQ_TABLE_DISP0B_AAL0_MT6993            (229)    //477 -> BIT20
#define IRQ_TABLE_DISP0A_AAL0_MT6993            (206)    //476 -> BIT19

static struct mtk_vdisp_ao_irq_cfg mt6993_irq_cfg[36] = {
/* IRQ_SYNC_ID	address offset	value*/
/*442,BIT00*/	{0x14, 0, IRQ_TABLE_DISP_DISP1_DSI0_MT6993,},
/*443,BIT01*/	{0x14, 16, IRQ_TABLE_DISP_DISP1_MUTEX_MT6993,},
/*444,BIT02*/	{0x18, 0, IRQ_TABLE_DISP_DISP1_WDMA1_MT6993,},
/*445,BIT03*/	{0x18, 16, IRQ_TABLE_DISP_MML2_MUTEX0_MT6993,},
/*446,BIT04*/	{0x1C, 0, IRQ_TABLE_DISP_MML2_RROT0_MT6993,},
/*447,BIT05*/	{0x1C, 16, IRQ_TABLE_DISP_MML2_RROT1_MT6993,},
/*448,BIT06*/	{0x20, 0, IRQ_TABLE_DISP_PERI_DSI_LPC0_MT6993,},
/*449,BIT07*/	{0x20, 16, IRQ_TABLE_DISP_PERI_FIFO_MON0_MT6993,},
/*450,BIT08*/	{0x24, 0, IRQ_TABLE_DISP_PERI_DISP_DPC0_MT6993,},
/*451,BIT09*/	{0x24, 16, IRQ_TABLE_DISP_DISP1_DVO_MT6993,},
/*452,BIT10*/	{0x28, 0, 0,},
/*453,BIT11*/	{0x28, 16, 0,},
/*454,BIT12*/	{0x2C, 0, 0,},
/*455,BIT13*/	{0x2C, 16, 0,},
/*456,BIT14*/	{0x30, 0, 0,},
/*457,BIT15*/	{0x30, 16, 0,},
/*458,BIT16*/	{0x34, 0, 0,},
/*459,BIT17*/	{0x34, 16, 0,},
/*460,BIT18*/	{0x38, 0, 0,},
/*461,BIT19*/	{0x38, 16, 0,},
/*462,BIT20*/	{0x3C, 0, 0,},
/*463,BIT21*/	{0x3C, 16, 0,},
/*464,BIT22*/	{0x40, 0, 0,},
/*465,BIT23*/	{0x40, 16, 0,},
/*466,BIT24*/	{0x44, 0, 0,},
/*467,BIT25*/	{0x44, 16, 0,},
/*468,BIT26*/	{0x48, 0, 0,},
/*469,BIT27*/	{0x48, 16, 0,},
/*470,BIT28*/	{0x4C, 0, IRQ_TABLE_DISP0A_DITHER0_MT6993,},
/*471,BIT29*/	{0x4C, 16, IRQ_TABLE_DISP0B_DITHER0_MT6993,},
/*472,BIT30*/	{0x50, 0, IRQ_TABLE_DISP0A_DITHER1_MT6993,},
/*473,BIT31*/	{0x50, 16, IRQ_TABLE_DISP0B_DITHER1_MT6993,},
/*474,BIT32*/	{0x54, 0, IRQ_TABLE_DISP1A_CHIST0_MT6993,},
/*475,BIT33*/	{0x54, 16, IRQ_TABLE_DISP1A_CHIST1_MT6993,},
/*476,BIT34*/	{0x58, 0, IRQ_TABLE_DISP0A_AAL0_MT6993,},
/*477,BIT35*/	{0x58, 16, IRQ_TABLE_DISP0B_AAL0_MT6993,},
};

#define DISP_REG_VDISP_AO_MMQOS_SUBCOM0_MT6993 0x700
#define DISP_REG_VDISP_AO_MMQOS_SUBCOM1_MT6993 0x704
#define DISP_REG_VDISP_AO_MMQOS_SUBCOM2_MT6993 0x708
#define DISP_REG_VDISP_AO_MMQOS_SUBCOM3_MT6993 0x70C
#define FLD_MMQOS_EN_W			REG_FLD_MSB_LSB(0, 0)
#define FLD_MMQOS_EN_R			REG_FLD_MSB_LSB(4, 4)
#define FLD_MMQOS_NORMAL_W		REG_FLD_MSB_LSB(11, 8)
#define FLD_MMQOS_NORMAL_R		REG_FLD_MSB_LSB(15, 12)
#define FLD_MMQOS_PREULTRA_W	REG_FLD_MSB_LSB(19, 16)
#define FLD_MMQOS_PREULTRA_R	REG_FLD_MSB_LSB(23, 20)
#define FLD_MMQOS_ULTRA_W		REG_FLD_MSB_LSB(27, 24)
#define FLD_MMQOS_ULTRA_R		REG_FLD_MSB_LSB(31, 28)

#endif
