; operand: REG0, REG1, REG2
; live REGS: REG0, REG1, REG2
; Temporary REGS: REG3
slli REG3, REG1, 2
add REG0, REG3, REG2
