$date
	Tue Apr 23 00:50:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 3 $ opcode [2:0] $end
$scope module uut $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 3 ' opcode [2:0] $end
$var reg 8 ( Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 (
b0 '
b11 &
b1011 %
b0 $
b11 #
b1011 "
b1110 !
$end
#100
