Selecting top level module And_Gate
@N: CG364 :"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/And_Gate/src/And_Gate.v":1:7:1:14|Synthesizing module And_Gate in library work.

