# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.000256 512 3 1210 71936 2.36598 1.77053 62.9895 52.3859 119.624 119.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1860 0.000256 512 3 1210 71936 2.37229 1.76787 59.853 52.4319 116.54 116.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1860 0.000256 512 3 1210 71936 2.36368 1.76915 59.0821 52.4359 115.77 115.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1860 0.000256 512 3 1210 71936 2.2361 1.76602 193.888 52.4295 250.435 250.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.000256 512 3 1210 72288 2.38128 1.77971 78.0892 52.5787 134.942 135.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1860 0.000256 512 3 1210 72288 2.37907 1.77971 75.7475 52.5475 132.565 132.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1860 0.000256 512 3 1210 72288 2.38246 1.78176 75.0387 52.5496 131.866 131.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1860 0.000256 512 3 1210 72288 2.33472 1.77766 145.66 52.583 202.467 202.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.000256 512 3 1210 72000 2.34973 1.76742 81.5699 52.3694 138.171 138.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1860 0.000256 512 3 1210 72000 2.35312 1.77158 77.9481 52.3643 134.548 134.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1860 0.000256 512 3 1210 72000 2.34947 1.76538 77.3501 52.3942 133.974 134.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1860 0.000256 512 3 1210 72000 2.23098 1.76835 180.566 52.3659 237.039 237.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.000256 512 3 1210 72192 2.3664 1.77562 75.299 52.5315 132.088 132.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1860 0.000256 512 3 1210 72192 2.35952 1.77302 73.5131 52.5476 130.309 130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1860 0.000256 512 3 1210 72192 2.36282 1.77165 72.1554 52.5402 128.94 129.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1860 0.000256 512 3 1210 72192 2.23283 1.77741 191.635 52.5308 248.286 248.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.000256 512 3 1210 72000 2.39635 1.77834 76.4179 52.5722 133.285 133.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1860 0.000256 512 3 1210 72000 2.40253 1.77962 74.7 52.5293 131.524 131.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1860 0.000256 512 3 1210 72000 2.3951 1.78304 73.3203 52.5668 130.179 130.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1860 0.000256 512 3 1210 72000 2.26246 1.77818 190.95 52.5671 247.666 247.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.000256 512 3 1210 72128 2.36611 1.7721 78.2087 52.5482 135.004 135.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1860 0.000256 512 3 1210 72128 2.36336 1.77302 74.9796 52.5543 131.783 131.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1860 0.000256 512 3 1210 72128 2.36173 1.77277 74.2722 52.5045 131.025 131.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1860 0.000256 512 3 1210 72128 2.37002 1.77498 107.012 52.5443 163.82 163.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.000256 512 3 1210 72000 2.37392 1.77162 79.2535 52.385 135.894 135.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1860 0.000256 512 3 1210 72000 2.37542 1.77152 75.1452 52.3861 131.791 131.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1860 0.000256 512 3 1210 72000 2.37814 1.77149 74.19 52.4288 130.884 130.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1860 0.000256 512 3 1210 72000 2.37923 1.77466 105.012 52.3831 161.662 161.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.000256 512 3 1210 71680 2.37555 1.77037 77.011 52.4302 133.7 133.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1860 0.000256 512 3 1210 71680 2.36941 1.77008 72.6818 52.4169 129.355 129.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1860 0.000256 512 3 1210 71680 2.37341 1.77034 71.9306 52.4391 128.626 128.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1860 0.000256 512 3 1210 71680 2.3759 1.7729 101.261 52.4318 157.954 158.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.000256 512 3 1210 71424 2.36829 1.77101 76.2172 52.3467 132.816 132.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1860 0.000256 512 3 1210 71424 2.36608 1.76659 71.9289 52.3456 128.523 128.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1860 0.000256 512 3 1210 71424 2.37037 1.76854 69.8528 52.3383 126.439 126.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.000256 512 3 1210 71200 2.38368 1.77286 82.5435 52.3694 139.185 139.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1860 0.000256 512 3 1210 71200 2.3831 1.77152 78.3013 52.3633 134.933 135.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1860 0.000256 512 3 1210 71200 2.37789 1.77786 77.17 52.3314 133.77 133.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.000256 512 3 1210 71680 2.37514 1.77085 93.9389 52.5279 150.726 150.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1860 0.000256 512 3 1210 71680 2.37459 1.77347 80.6209 52.5176 137.403 137.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1860 0.000256 512 3 1210 71680 2.3751 1.77283 77.3214 52.5563 134.137 134.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 0.000256 512 3 1215 72320 2.36512 1.77354 65.195 52.5836 122.031 122.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1860 0.000256 512 3 1215 72320 2.3624 1.77152 62.3834 52.5801 119.209 119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1860 0.000256 512 3 1215 72320 2.36518 1.77357 61.1736 52.5888 118.014 118.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1860 0.000256 512 3 1215 72320 2.24 1.77309 192.22 52.5419 248.886 248.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.000256 512 3 1215 72320 2.38541 1.77818 66.0453 52.5928 122.914 123.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1860 0.000256 512 3 1215 72320 2.38061 1.78298 62.986 52.5438 119.808 119.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1860 0.000256 512 3 1215 72320 2.38173 1.77914 62.182 52.5512 119.009 119.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1860 0.000256 512 3 1215 72320 2.24928 1.77971 198.708 52.5805 255.425 255.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.000256 512 3 1215 72192 2.36797 1.77357 66.2036 52.5053 122.965 123.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1860 0.000256 512 3 1215 72192 2.36141 1.77363 63.0807 52.9636 120.3 120.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1860 0.000256 512 3 1215 72192 2.36448 1.77152 61.437 52.509 118.192 118.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1860 0.000256 512 3 1215 72192 2.32803 1.7713 136.411 52.4983 193.121 193.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.000256 512 3 1215 72128 2.38045 1.77562 66.7606 52.5142 123.542 123.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1860 0.000256 512 3 1215 72128 2.37843 1.77306 63.4615 52.5047 120.231 120.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1860 0.000256 512 3 1215 72128 2.38592 1.7751 62.0574 52.5173 118.85 118.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1860 0.000256 512 3 1215 72128 2.25178 1.77373 169.262 52.4668 225.866 225.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.000256 512 3 1215 71936 2.36819 1.76899 67.1908 52.3972 123.834 123.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1860 0.000256 512 3 1215 71936 2.36742 1.77136 63.3601 52.3974 120.008 120.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1860 0.000256 512 3 1215 71936 2.37027 1.76947 62.0301 52.4338 118.715 118.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1860 0.000256 512 3 1215 71936 2.23632 1.76947 183.658 52.397 240.171 240.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.000256 512 3 1215 72288 2.38291 1.77766 79.1492 52.5904 136.011 136.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1860 0.000256 512 3 1215 72288 2.38003 1.77562 76.4538 52.5419 133.266 133.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1860 0.000256 512 3 1215 72288 2.38166 1.77955 75.1886 52.5901 132.058 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1860 0.000256 512 3 1215 72288 2.38531 1.77766 109.317 52.5848 166.179 166.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.000256 512 3 1215 72000 2.35427 1.76762 77.2442 52.4004 133.881 133.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1860 0.000256 512 3 1215 72000 2.35299 1.77062 74.3043 52.3934 130.94 131.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1860 0.000256 512 3 1215 72000 2.35658 1.76742 73.2297 52.3464 129.818 129.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1860 0.000256 512 3 1215 72000 2.36166 1.76874 104.055 52.3565 160.659 160.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.000256 512 3 1215 72192 2.36717 1.77139 82.5019 52.4955 139.247 139.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1860 0.000256 512 3 1215 72192 2.36243 1.7711 75.6157 52.5393 132.404 132.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1860 0.000256 512 3 1215 72192 2.36048 1.76986 73.2299 52.541 130.012 130.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1860 0.000256 512 3 1215 72192 2.36339 1.77005 125.219 52.5431 182.011 182.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.000256 512 3 1215 72000 2.39885 1.77818 83.8817 52.5291 140.7 140.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1860 0.000256 512 3 1215 72000 2.38966 1.77616 76.075 52.5306 132.883 132.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1860 0.000256 512 3 1215 72000 2.39411 1.78195 74.7121 52.5684 131.567 131.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1860 0.000256 512 3 1215 72000 2.40042 1.77798 125.63 52.5803 182.501 182.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.000256 512 3 1215 72128 2.36701 1.77194 82.4577 52.5056 139.216 139.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1860 0.000256 512 3 1215 72128 2.36106 1.77322 76.8372 52.5533 133.636 133.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1860 0.000256 512 3 1215 72128 2.37133 1.77318 75.3785 52.5522 132.188 132.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.000256 512 3 1215 72000 2.37504 1.77267 82.2596 52.4336 138.955 139.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1860 0.000256 512 3 1215 72000 2.37834 1.77216 77.3575 52.3841 134.005 134.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1860 0.000256 512 3 1215 72000 2.37811 1.77357 75.892 52.4324 132.588 132.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.000256 512 3 1215 71680 2.37341 1.77306 77.9488 52.4327 134.641 134.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1860 0.000256 512 3 1215 71680 2.37494 1.77206 73.9945 52.4221 130.674 130.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1860 0.000256 512 3 1215 71680 2.37315 1.77562 72.3826 52.4804 129.124 129.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.000256 512 3 1215 71424 2.36406 1.76666 85.5006 52.3486 142.093 142.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1860 0.000256 512 3 1215 71424 2.36867 1.76435 78.6105 52.2943 135.148 135.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1860 0.000256 512 3 1215 71424 2.36986 1.77162 75.2766 52.3092 131.843 131.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.000256 512 3 1215 71200 2.37798 1.77325 91.0588 52.3796 147.703 147.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1860 0.000256 512 3 1215 71200 2.38048 1.77149 84.1053 52.3769 140.747 140.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1860 0.000256 512 3 1215 71200 2.38403 1.77386 81.305 52.3266 137.899 137.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.000256 512 3 1215 71680 2.37782 1.77334 83.873 52.562 140.699 140.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1860 0.000256 512 3 1215 71680 2.37258 1.77107 78.4121 52.563 135.231 135.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.000256 512 3 1220 72320 2.36714 1.77158 62.1207 52.5772 118.951 119.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1860 0.000256 512 3 1220 72320 2.36298 1.77456 59.368 52.5777 116.198 116.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1860 0.000256 512 3 1220 72320 2.3639 1.77469 58.6157 52.5298 115.394 115.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1860 0.000256 512 3 1220 72320 2.23936 1.77338 175.329 52.5457 231.995 232.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.000256 512 3 1220 72320 2.37955 1.77974 70.0913 52.5522 126.917 127.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1860 0.000256 512 3 1220 72320 2.38397 1.77962 66.9257 52.5956 123.799 123.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1860 0.000256 512 3 1220 72320 2.37882 1.78093 65.3544 52.546 122.172 122.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1860 0.000256 512 3 1220 72320 2.33088 1.77754 160.859 52.5869 217.667 217.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.000256 512 3 1220 72192 2.36851 1.77117 66.0927 52.5011 122.846 122.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1860 0.000256 512 3 1220 72192 2.36704 1.77376 62.7039 52.5011 119.458 119.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1860 0.000256 512 3 1220 72192 2.36541 1.77331 61.3342 52.5079 118.093 118.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1860 0.000256 512 3 1220 72192 2.23856 1.77232 178.232 52.4982 234.852 234.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.000256 512 3 1220 72128 2.38083 1.77504 67.1347 52.5194 123.921 124.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1860 0.000256 512 3 1220 72128 2.38224 1.77309 62.628 52.4705 119.367 119.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1860 0.000256 512 3 1220 72128 2.38032 1.77398 61.8418 52.5182 118.628 118.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1860 0.000256 512 3 1220 72128 2.38794 1.77546 95.3643 52.4743 152.117 152.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.000256 512 3 1220 71936 2.36288 1.76538 64.6706 52.4321 121.343 121.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1860 0.000256 512 3 1220 71936 2.36954 1.76742 61.962 52.4371 118.65 118.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1860 0.000256 512 3 1220 71936 2.36749 1.76781 59.441 52.903 116.592 116.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1860 0.000256 512 3 1220 71936 2.37469 1.76803 94.0874 52.3872 150.734 150.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.000256 512 3 1220 72288 2.38125 1.77757 84.3677 52.5925 141.233 141.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1860 0.000256 512 3 1220 72288 2.38109 1.77616 77.7456 52.5869 134.606 134.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1860 0.000256 512 3 1220 72288 2.38374 1.78205 75.985 52.5354 132.804 132.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1860 0.000256 512 3 1220 72288 2.38509 1.77802 119.883 52.5823 176.743 176.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.000256 512 3 1220 72000 2.35866 1.77043 59.7118 52.4098 116.365 116.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1860 0.000256 512 3 1220 72000 2.36029 1.77152 57.2388 52.3976 113.882 113.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1860 0.000256 512 3 1220 72000 2.36205 1.77299 55.7037 52.4237 112.373 112.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1860 0.000256 512 3 1220 72000 2.3649 1.76822 70.1404 52.3981 126.788 126.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.000256 512 3 1220 72000 2.35558 1.76608 83.5705 52.3564 140.163 140.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1860 0.000256 512 3 1220 72000 2.352 1.76742 76.665 52.4002 133.299 133.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1860 0.000256 512 3 1220 72000 2.3512 1.77002 74.4787 52.3946 131.109 131.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.000256 512 3 1220 71680 2.35005 1.76144 57.9014 52.2375 114.363 114.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1860 0.000256 512 3 1220 71680 2.34979 1.76128 54.9613 52.19 111.378 111.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1860 0.000256 512 3 1220 71680 2.35286 1.76333 54.9772 52.2039 111.412 111.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.000256 512 3 1220 72192 2.35818 1.77264 77.1153 52.4946 133.86 133.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1860 0.000256 512 3 1220 72192 2.36147 1.77379 71.9028 52.5447 128.693 128.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1860 0.000256 512 3 1220 72192 2.35818 1.77843 70.1861 52.5346 126.973 127.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.000256 512 3 1220 71424 2.37117 1.76768 54.2907 52.3018 110.846 110.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1860 0.000256 512 3 1220 71424 2.36851 1.76538 51.6277 52.3518 108.232 108.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1860 0.000256 512 3 1220 71424 2.37037 1.76755 51.4507 52.2866 107.989 108.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.000256 512 3 1220 72000 2.39491 1.77958 78.9729 52.5336 135.795 135.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1860 0.000256 512 3 1220 72000 2.39654 1.78022 75.3676 52.5372 132.196 132.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1860 0.000256 512 3 1220 72000 2.39699 1.77766 73.6301 52.5397 130.462 130.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.000256 512 3 1220 71200 2.3801 1.77184 55.6669 52.3281 112.259 112.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1860 0.000256 512 3 1220 71200 2.38429 1.77152 55.0904 52.3725 111.731 111.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1860 0.000256 512 3 1220 71200 2.37894 1.77357 54.3863 52.3715 111.024 111.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.000256 512 3 1220 72128 2.35955 1.77491 99.5512 52.505 156.306 156.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1860 0.000256 512 3 1220 72128 2.36074 1.77139 83.5956 52.5144 140.355 140.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1860 0.000256 512 3 1220 72128 2.36835 1.77184 79.9686 52.5369 136.761 136.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.000256 512 3 1220 70784 2.34749 1.75507 63.4529 51.9885 119.655 119.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1860 0.000256 512 3 1220 70784 2.34752 1.75699 57.6544 51.9789 113.852 113.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1860 0.000256 512 3 1220 70784 2.3512 1.75549 54.4326 51.9724 110.624 110.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.000256 512 3 1220 72000 2.37562 1.77014 96.4717 52.8836 153.616 153.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1860 0.000256 512 3 1220 72000 2.3745 1.77254 82.4051 52.3849 139.05 139.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1860 0.000256 512 3 1220 72000 2.38061 1.77363 79.3252 52.3729 135.966 136.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.000256 512 3 1220 72000 2.36534 1.76909 65.3699 52.5139 122.128 122.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1860 0.000256 512 3 1220 72000 2.36858 1.77357 58.0834 52.5068 114.845 114.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1860 0.000256 512 3 1220 72000 2.36333 1.77331 55.4922 52.4697 112.209 112.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.000256 512 3 1220 71680 2.3769 1.77261 93.006 52.4783 149.748 149.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1860 0.000256 512 3 1220 71680 2.37389 1.77254 80.5436 52.4345 137.24 137.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1860 0.000256 512 3 1220 71680 2.37107 1.77398 77.5828 52.4769 134.32 134.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.000256 512 3 1220 71680 2.38035 1.77357 63.5042 52.5159 120.289 120.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1860 0.000256 512 3 1220 71680 2.37402 1.7759 57.0386 52.5179 113.817 113.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1860 0.000256 512 3 1220 71680 2.37568 1.77152 54.6988 52.5176 111.478 111.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.000256 512 3 1220 71424 2.36646 1.76509 82.2355 52.3383 138.816 138.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1860 0.000256 512 3 1220 71424 2.36637 1.7665 76.2018 52.3408 132.786 132.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.000256 512 3 1220 70656 2.35414 1.75619 57.0796 51.9601 113.261 113.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1860 0.000256 512 3 1220 70656 2.35514 1.75718 54.0173 51.9562 110.201 110.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.000256 512 3 1220 71200 2.38182 1.77478 86.0757 52.3235 142.673 142.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1860 0.000256 512 3 1220 71200 2.38285 1.77168 83.8431 52.3816 140.495 140.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.000256 512 3 1220 70400 2.35216 1.75453 62.4486 51.9131 118.585 118.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1860 0.000256 512 3 1220 70400 2.35027 1.75331 60.6269 51.9318 116.777 116.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.000256 512 3 1224 72192 2.36742 1.77635 62.7268 52.5823 119.565 119.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1860 0.000256 512 3 1224 72192 2.37312 1.77562 59.8312 52.5359 116.628 116.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1860 0.000256 512 3 1224 72192 2.36611 1.77581 58.3026 52.5311 115.092 115.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1860 0.000256 512 3 1224 72192 2.36851 1.77312 108.633 52.5817 165.467 165.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.000256 512 3 1224 72160 2.38512 1.77971 66.379 52.542 123.203 123.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1860 0.000256 512 3 1224 72160 2.38458 1.77971 63.1805 52.5985 120.058 120.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1860 0.000256 512 3 1224 72160 2.38323 1.77651 61.7508 52.551 118.577 118.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1860 0.000256 512 3 1224 72160 2.25587 1.77645 174.31 52.5745 231.027 231.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.000256 512 3 1224 72000 2.36051 1.77325 65.5246 52.5133 122.29 122.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1860 0.000256 512 3 1224 72000 2.35894 1.77434 61.1972 52.5011 117.946 118.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1860 0.000256 512 3 1224 72000 2.36387 1.77574 60.5198 52.513 117.29 117.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1860 0.000256 512 3 1224 72000 2.37098 1.77165 94.0557 52.5142 150.827 150.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.000256 512 3 1224 71808 2.37354 1.7745 43.5135 52.4918 100.268 100.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1860 0.000256 512 3 1224 71808 2.36582 1.77152 41.3518 52.506 98.105 98.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1860 0.000256 512 3 1224 71808 2.36189 1.77501 40.519 52.537 97.3099 97.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1860 0.000256 512 3 1224 71808 2.36934 1.77229 56.288 52.5401 113.088 113.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.000256 512 3 1224 71904 2.38451 1.7729 74.7814 52.5146 131.566 131.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1860 0.000256 512 3 1224 71904 2.38672 1.77402 67.2205 52.5169 124.01 124.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1860 0.000256 512 3 1224 71904 2.38547 1.77466 63.0845 52.4658 119.824 119.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1860 0.000256 512 3 1224 71904 2.38387 1.7751 104.693 52.5191 161.484 161.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.000256 512 3 1224 71680 2.37408 1.77264 49.1523 52.5525 105.963 106.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1860 0.000256 512 3 1224 71680 2.37226 1.77408 43.8991 52.5571 100.716 100.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1860 0.000256 512 3 1224 71680 2.37053 1.77277 42.0201 52.4986 98.7734 98.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1860 0.000256 512 3 1224 71680 2.3761 1.7744 61.0354 52.5076 117.805 117.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.000256 512 3 1224 71936 2.36163 1.7688 71.458 52.435 128.134 128.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1860 0.000256 512 3 1224 71936 2.3689 1.7695 63.832 52.4383 120.524 120.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1860 0.000256 512 3 1224 71936 2.36755 1.76973 60.2723 52.3966 116.922 117.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.000256 512 3 1224 71680 2.37274 1.77696 46.105 52.4359 102.805 102.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1860 0.000256 512 3 1224 71680 2.37312 1.76742 42.4545 52.4301 99.1365 99.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1860 0.000256 512 3 1224 71680 2.37398 1.772 40.6706 52.4811 97.4086 97.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.000256 512 3 1224 72000 2.38189 1.77766 81.2215 52.554 138.049 138.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1860 0.000256 512 3 1224 72000 2.38102 1.78179 76.2113 52.5874 133.075 133.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1860 0.000256 512 3 1224 72000 2.38483 1.78176 74.6588 52.5782 131.517 131.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.000256 512 3 1224 71424 2.37149 1.77152 58.132 52.4081 114.804 114.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1860 0.000256 512 3 1224 71424 2.37174 1.77357 55.0915 52.3988 111.745 111.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1860 0.000256 512 3 1224 71424 2.36973 1.76947 55.1508 52.3994 111.803 111.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.000256 512 3 1224 71680 2.35722 1.76778 77.6526 52.4054 134.298 134.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1860 0.000256 512 3 1224 71680 2.35578 1.76947 73.0132 52.3644 129.612 129.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1860 0.000256 512 3 1224 71680 2.3593 1.7705 71.4495 52.3897 128.086 128.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.000256 512 3 1224 71040 2.35853 1.76205 54.7291 52.2394 111.2 111.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1860 0.000256 512 3 1224 71040 2.35389 1.76157 53.0713 52.2377 109.539 109.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1860 0.000256 512 3 1224 71040 2.3552 1.76083 52.7176 52.2432 109.19 109.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.000256 512 3 1224 71808 2.36598 1.77168 95.9386 52.5324 152.725 152.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1860 0.000256 512 3 1224 71808 2.3696 1.77152 80.6763 52.5279 137.461 137.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1860 0.000256 512 3 1224 71808 2.36637 1.77699 77.0661 52.4959 133.818 133.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.000256 512 3 1224 71424 2.37114 1.76678 62.1594 52.3424 118.753 118.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1860 0.000256 512 3 1224 71424 2.36624 1.76474 56.0692 52.3482 112.662 112.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1860 0.000256 512 3 1224 71424 2.36768 1.76742 53.0868 52.3085 109.642 109.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.000256 512 3 1224 72000 2.39616 1.77741 96.4726 52.5299 153.288 153.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1860 0.000256 512 3 1224 72000 2.39648 1.77946 82.8369 52.5672 139.693 139.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1860 0.000256 512 3 1224 72000 2.39715 1.77766 79.5946 52.5758 136.457 136.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.000256 512 3 1224 71200 2.38029 1.7712 64.6364 52.3657 121.265 121.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1860 0.000256 512 3 1224 71200 2.37939 1.77066 57.5979 52.379 114.238 114.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1860 0.000256 512 3 1224 71200 2.37622 1.77142 55.2574 52.3652 111.882 111.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.000256 512 3 1224 71680 2.37184 1.77174 91.8792 52.5151 148.655 148.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1860 0.000256 512 3 1224 71680 2.36982 1.76771 81.6223 52.5126 138.384 138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1860 0.000256 512 3 1224 71680 2.37078 1.77568 79.448 52.5083 136.217 136.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.000256 512 3 1224 70784 2.34922 1.75344 60.8268 51.9822 117.028 117.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1860 0.000256 512 3 1224 70784 2.34912 1.75664 57.2251 52.0268 113.472 113.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1860 0.000256 512 3 1224 70784 2.3519 1.75488 54.2607 52.0147 110.495 110.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.000256 512 3 1224 71520 2.37984 1.77152 86.5094 52.4337 143.209 143.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1860 0.000256 512 3 1224 71520 2.37773 1.7735 81.0773 52.3853 137.724 137.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1860 0.000256 512 3 1224 71520 2.38045 1.7729 78.0516 52.3846 134.702 134.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.000256 512 3 1224 71040 2.37322 1.76947 60.4602 52.5136 117.232 117.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1860 0.000256 512 3 1224 71040 2.37686 1.77152 57.2646 52.4733 113.998 114.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1860 0.000256 512 3 1224 71040 2.37165 1.76947 55.0917 52.4516 111.799 111.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.000256 512 3 1224 71680 2.37059 1.77152 84.6613 52.4807 141.398 141.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1860 0.000256 512 3 1224 71680 2.37059 1.76938 79.7574 52.4843 136.493 136.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.000256 512 3 1224 71680 2.38013 1.77357 59.5859 52.5634 116.417 116.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1860 0.000256 512 3 1224 71680 2.37568 1.77606 56.9113 52.5605 113.74 113.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.000256 512 3 1225 72320 2.36787 1.77235 70.0761 52.5772 126.904 126.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1860 0.000256 512 3 1225 72320 2.36326 1.77315 67.207 52.5298 123.982 124.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1860 0.000256 512 3 1225 72320 2.36714 1.77152 65.4761 52.5868 122.312 122.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1860 0.000256 512 3 1225 72320 2.31978 1.77357 148.345 52.5838 205.137 205.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.000256 512 3 1225 72320 2.38384 1.77824 63.7327 52.5891 120.603 120.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1860 0.000256 512 3 1225 72320 2.38035 1.77766 60.5889 52.5927 117.453 117.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1860 0.000256 512 3 1225 72320 2.3816 1.78 59.2946 52.5887 116.157 116.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1860 0.000256 512 3 1225 72320 2.2543 1.7816 173.488 52.5923 230.222 230.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.000256 512 3 1225 72000 2.35197 1.76861 41.7293 52.3553 98.3216 98.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1860 0.000256 512 3 1225 72000 2.35485 1.76938 40.5715 52.3638 97.1721 97.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1860 0.000256 512 3 1225 72000 2.35632 1.76563 39.7929 52.351 96.3799 96.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1860 0.000256 512 3 1225 72000 2.36163 1.76742 100.639 52.3943 157.278 157.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.000256 512 3 1225 72192 2.36691 1.77248 68.055 52.5072 124.816 124.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1860 0.000256 512 3 1225 72192 2.36131 1.77462 64.6404 52.5142 121.402 121.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1860 0.000256 512 3 1225 72192 2.36787 1.77258 62.5279 52.4619 119.24 119.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1860 0.000256 512 3 1225 72192 2.37027 1.77318 98.9008 52.5107 155.672 155.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.000256 512 3 1225 72192 2.36445 1.77517 45.4496 52.5375 102.24 102.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1860 0.000256 512 3 1225 72192 2.36 1.77066 43.1536 52.5024 99.8982 99.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1860 0.000256 512 3 1225 72192 2.36448 2.2256 42.0949 52.5454 99.3428 99.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1860 0.000256 512 3 1225 72192 2.36554 1.77158 57.7818 52.5437 114.576 114.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.000256 512 3 1225 72128 2.38608 1.77818 71.9406 52.5186 128.738 128.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1860 0.000256 512 3 1225 72128 2.38182 1.77357 64.5254 52.47 121.262 121.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1860 0.000256 512 3 1225 72128 2.38611 1.77379 60.7627 52.5123 117.549 117.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1860 0.000256 512 3 1225 72128 2.38458 1.77549 103.018 52.4609 159.754 159.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.000256 512 3 1225 72128 2.36736 1.77574 47.3823 52.4939 104.134 104.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1860 0.000256 512 3 1225 72128 2.36515 1.77213 42.3252 52.5552 99.1318 99.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1860 0.000256 512 3 1225 72128 2.36339 1.7711 40.4586 52.5046 97.2122 97.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1860 0.000256 512 3 1225 72128 2.36928 1.77222 60.2475 52.5162 117.018 117.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.000256 512 3 1225 71936 2.37357 1.77258 71.3417 52.3904 127.992 128.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1860 0.000256 512 3 1225 71936 2.37069 1.76778 67.0012 52.4396 123.694 123.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1860 0.000256 512 3 1225 71936 2.36832 1.76848 63.7297 52.4319 120.413 120.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.000256 512 3 1225 71680 2.37536 1.77133 47.6472 52.4817 104.386 104.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1860 0.000256 512 3 1225 71680 2.37648 1.77117 45.178 52.4797 101.921 102.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1860 0.000256 512 3 1225 71680 2.37814 1.76947 43.2794 52.4738 100.015 100.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.000256 512 3 1225 72288 2.38054 1.77562 82.8517 52.5939 139.716 139.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1860 0.000256 512 3 1225 72288 2.3833 1.77766 77.3306 52.576 134.181 134.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1860 0.000256 512 3 1225 72288 2.38416 1.78141 75.6856 52.5905 132.552 132.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.000256 512 3 1225 72000 2.36275 1.76947 58.5282 52.3985 115.173 115.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1860 0.000256 512 3 1225 72000 2.3608 1.76835 56.6105 52.4507 113.302 113.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1860 0.000256 512 3 1225 72000 2.35898 1.77136 56.0107 52.4509 112.706 112.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.000256 512 3 1225 72000 2.35494 1.7705 78.3117 52.3934 134.95 135.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1860 0.000256 512 3 1225 72000 2.35661 1.7672 74.4848 52.4035 131.128 131.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1860 0.000256 512 3 1225 72000 2.35549 1.76931 72.9422 52.3595 129.54 129.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.000256 512 3 1225 71680 2.35427 1.75958 55.4069 52.2457 111.883 111.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1860 0.000256 512 3 1225 71680 2.34934 1.76157 54.2692 52.1908 110.682 110.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1860 0.000256 512 3 1225 71680 2.34832 1.76128 53.798 52.1938 110.211 110.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.000256 512 3 1225 72192 2.36214 1.77152 95.0919 52.5389 151.876 151.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1860 0.000256 512 3 1225 72192 2.36339 1.77562 80.8428 52.4916 137.588 137.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1860 0.000256 512 3 1225 72192 2.36262 1.77162 77.2155 52.5061 133.965 134.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.000256 512 3 1225 71424 2.3672 1.76781 62.3931 52.3488 118.99 119.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1860 0.000256 512 3 1225 71424 2.3679 1.76934 56.266 52.3017 112.816 112.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1860 0.000256 512 3 1225 71424 2.36749 1.7656 53.1059 52.2937 109.644 109.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.000256 512 3 1225 72000 2.39606 1.7761 95.1024 52.5218 151.911 151.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1860 0.000256 512 3 1225 72000 2.39408 1.77978 83.011 52.5324 139.828 139.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1860 0.000256 512 3 1225 72000 2.39149 1.77766 79.9949 52.5335 136.811 136.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.000256 512 3 1225 71200 2.37667 1.77219 64.7991 52.327 121.386 121.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1860 0.000256 512 3 1225 71200 2.38074 1.7696 57.859 52.3699 114.489 114.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1860 0.000256 512 3 1225 71200 2.37363 1.77235 55.5165 52.3229 112.1 112.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.000256 512 3 1225 72128 2.3609 1.77357 88.9755 52.5547 145.778 145.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1860 0.000256 512 3 1225 72128 2.3664 1.77555 80.4387 52.5493 137.244 137.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1860 0.000256 512 3 1225 72128 2.3615 1.77302 77.9595 52.5516 134.76 134.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.000256 512 3 1225 70784 2.35248 1.75162 59.4217 52.0286 115.67 115.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1860 0.000256 512 3 1225 70784 2.34874 1.75472 56.2342 52.0208 112.473 112.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1860 0.000256 512 3 1225 70784 2.35034 1.75754 53.7045 51.9817 109.908 110.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.000256 512 3 1225 72000 2.37827 1.77357 86.073 52.3823 142.718 142.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1860 0.000256 512 3 1225 72000 2.37187 1.77213 80.6745 52.4296 137.363 137.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1860 0.000256 512 3 1225 72000 2.37485 1.77885 77.7306 52.4259 134.426 134.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.000256 512 3 1225 72000 2.36925 1.77667 60.7314 52.5096 117.502 117.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1860 0.000256 512 3 1225 72000 2.3639 1.76947 57.326 52.4553 114.027 114.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1860 0.000256 512 3 1225 72000 2.37021 1.77152 54.9876 52.4737 111.72 111.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.000256 512 3 1225 71680 2.37338 1.77149 86.4487 52.4325 143.136 143.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1860 0.000256 512 3 1225 71680 2.37235 1.77152 80.8655 52.4767 137.6 137.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.000256 512 3 1225 71680 2.37718 1.7735 60.0463 52.5632 116.872 116.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1860 0.000256 512 3 1225 71680 2.37725 1.77382 57.7158 52.5654 114.543 114.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.000256 512 3 1216 72064 2.36787 1.77334 62.045 52.5373 118.837 118.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1860 0.000256 512 3 1216 72064 2.36989 1.77152 59.183 52.588 116.03 116.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1860 0.000256 512 3 1216 72064 2.36678 1.77382 58.3423 52.5871 115.189 115.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1860 0.000256 512 3 1216 72064 2.3751 1.77254 88.0385 52.5416 144.84 144.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 0.000256 512 3 1216 71680 2.36778 1.76902 40.6116 52.3781 97.2406 97.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1860 0.000256 512 3 1216 71680 2.3656 1.76931 39.577 52.4427 96.2657 96.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1860 0.000256 512 3 1216 71680 2.37123 1.76842 39.2123 52.3875 95.8537 95.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1860 0.000256 512 3 1216 71680 2.37984 1.7703 55.0088 52.4324 111.705 111.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.000256 512 3 1216 72160 2.38192 1.77485 64.0275 53.0562 121.352 121.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1860 0.000256 512 3 1216 72160 2.38573 1.77766 60.7522 52.5816 117.607 117.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1860 0.000256 512 3 1216 72160 2.38547 1.77942 58.9086 52.5441 115.731 115.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1860 0.000256 512 3 1216 72160 2.38848 1.7801 94.5943 52.5428 151.422 151.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.000256 512 3 1216 71680 2.35814 1.76707 42.1534 52.4003 98.7901 98.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1860 0.000256 512 3 1216 71680 2.35763 1.76947 40.32 52.4021 96.9625 97.0558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1860 0.000256 512 3 1216 71680 2.35571 1.76947 39.3305 52.3605 95.9324 96.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1860 0.000256 512 3 1216 71680 2.3592 1.76931 54.4047 52.3601 111.005 111.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.000256 512 3 1216 72000 2.36307 1.77501 70.6275 52.5118 127.385 127.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1860 0.000256 512 3 1216 72000 2.36413 1.77382 62.2672 52.4701 118.99 119.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1860 0.000256 512 3 1216 72000 2.36339 1.77331 58.9588 52.5032 115.712 115.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.000256 512 3 1216 71808 2.36781 1.77357 44.7515 52.547 101.551 101.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1860 0.000256 512 3 1216 71808 2.36739 1.7751 40.9654 52.5473 97.7708 97.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1860 0.000256 512 3 1216 71808 2.3688 1.77338 39.3991 52.5426 96.1953 96.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.000256 512 3 1216 71904 2.38614 1.77347 66.9198 52.5077 123.704 123.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1860 0.000256 512 3 1216 71904 2.38816 1.77562 61.5547 52.4662 118.301 118.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1860 0.000256 512 3 1216 71904 2.38778 1.77427 59.0485 52.466 115.792 115.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.000256 512 3 1216 71680 2.37354 1.77162 43.8472 52.5046 100.613 100.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1860 0.000256 512 3 1216 71680 2.37142 1.77536 41.3555 52.5061 98.1233 98.2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1860 0.000256 512 3 1216 71680 2.37526 1.7752 39.3657 52.5109 96.1424 96.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.000256 512 3 1216 71904 2.39411 1.77786 37.2328 52.534 94.0538 94.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1860 0.000256 512 3 1216 71904 2.39114 1.77562 34.5236 52.592 91.3952 91.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1860 0.000256 512 3 1216 71904 2.38832 1.77632 33.6537 52.5891 90.523 90.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.000256 512 3 1216 71680 2.36784 1.76742 66.119 52.4307 122.8 122.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1860 0.000256 512 3 1216 71680 2.37078 1.76947 61.5291 52.4374 118.218 118.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1860 0.000256 512 3 1216 71680 2.36592 1.76762 66.9666 52.437 123.651 123.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.000256 512 3 1216 71680 2.37539 1.77418 43.7418 52.4375 100.44 100.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1860 0.000256 512 3 1216 71680 2.37043 1.7721 42.0446 52.4831 98.779 98.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1860 0.000256 512 3 1216 71680 2.37562 1.77152 43.9496 52.4312 100.639 100.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.000256 512 3 1216 71424 2.36387 1.76947 36.5132 52.3002 93.0616 93.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1860 0.000256 512 3 1216 71424 2.36749 1.76765 34.9843 52.3449 91.5756 91.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1860 0.000256 512 3 1216 71424 2.37094 1.7696 37.1027 52.3081 93.6668 93.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.000256 512 3 1216 72000 2.38861 1.77782 96.7091 52.5466 153.537 153.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1860 0.000256 512 3 1216 72000 2.38237 1.77965 81.7068 52.5484 138.539 138.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1860 0.000256 512 3 1216 72000 2.38227 1.77792 78.9048 52.5382 135.718 135.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.000256 512 3 1216 71424 2.36845 1.7729 61.9916 52.4487 118.696 118.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1860 0.000256 512 3 1216 71424 2.36848 1.7721 57.2997 52.3964 113.952 114.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1860 0.000256 512 3 1216 71424 2.36822 1.77152 54.3968 52.4067 111.055 111.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.000256 512 3 1216 71712 2.38266 1.77558 52.659 52.4564 109.385 109.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1860 0.000256 512 3 1216 71712 2.38301 1.77357 49.6696 52.4925 106.434 106.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1860 0.000256 512 3 1216 71712 2.38176 1.77827 48.4779 52.4428 105.194 105.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.000256 512 3 1216 71680 2.35626 1.76922 91.1491 52.3516 147.739 147.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1860 0.000256 512 3 1216 71680 2.3567 1.76915 79.6412 52.4083 136.286 136.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1860 0.000256 512 3 1216 71680 2.35312 1.77149 76.6278 52.3995 133.263 133.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.000256 512 3 1216 71040 2.35581 1.75942 62.3598 52.1944 118.784 118.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1860 0.000256 512 3 1216 71040 2.36032 1.76227 55.5539 52.194 111.984 112.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1860 0.000256 512 3 1216 71040 2.35366 1.76333 52.9756 52.2389 109.448 109.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.000256 512 3 1216 71040 2.37088 1.7727 50.3289 52.4618 107.047 107.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1860 0.000256 512 3 1216 71040 2.37869 1.77216 48.6778 52.4695 105.412 105.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1860 0.000256 512 3 1216 71040 2.3737 1.77152 46.8567 52.5096 103.623 103.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.000256 512 3 1216 71808 2.3679 1.77277 82.6252 52.4843 139.366 139.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1860 0.000256 512 3 1216 71808 2.36387 1.77034 77.2973 52.4971 134.044 134.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.000256 512 3 1216 71424 2.36822 1.76602 57.8375 52.304 114.389 114.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1860 0.000256 512 3 1216 71424 2.36928 1.76947 54.6134 52.3042 111.168 111.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.000256 512 3 1216 70272 2.36294 1.75984 50.6681 52.1102 107.017 107.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1860 0.000256 512 3 1216 70272 2.36339 1.76333 49.4408 52.1021 105.785 105.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.000256 512 3 1216 72000 2.3985 1.77766 87.0059 53.0329 144.33 144.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1860 0.000256 512 3 1216 72000 2.39501 1.7769 80.8113 52.5762 137.674 137.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.000256 512 3 1216 71200 2.38592 1.77357 59.3789 52.3748 116.03 116.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1860 0.000256 512 3 1216 71200 2.38064 1.77338 57.0828 52.3677 113.719 113.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.000256 512 3 1216 70800 2.37603 1.75898 51.3826 51.9044 107.535 107.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1860 0.000256 512 3 1216 70800 2.37424 1.75798 50.98 51.857 107.081 107.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.000256 512 3 1216 71680 2.37549 1.77408 82.1088 52.5047 138.881 138.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1860 0.000256 512 3 1216 71680 2.36634 1.7751 78.3847 52.5057 135.143 135.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.000256 512 3 1216 70784 2.35491 1.7528 57.4904 52.0304 113.741 113.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1860 0.000256 512 3 1216 70784 2.35274 1.75318 54.8678 52.0301 111.116 111.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.000256 512 3 1216 69888 2.34893 1.74864 48.5806 51.8043 104.595 104.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1860 0.000256 512 3 1216 69888 2.34886 1.74915 47.1699 51.7531 103.135 103.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.000256 512 3 1216 71520 2.3776 1.77139 83.4171 52.4278 140.108 140.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1860 0.000256 512 3 1216 71520 2.37971 1.77334 78.6118 52.4381 135.318 135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.000256 512 3 1216 71040 2.37635 1.77357 58.4906 52.5048 115.257 115.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1860 0.000256 512 3 1216 71040 2.37571 1.77178 56.058 52.4636 112.783 112.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.000256 512 3 1216 70560 2.3969 1.77728 49.7597 52.5512 106.596 106.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1860 0.000256 512 3 1216 70560 2.4023 1.77766 48.6788 52.5934 105.565 105.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.000256 512 3 1216 71680 2.37558 1.77232 81.0419 52.4332 137.737 137.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1860 0.000256 512 3 1216 71680 2.3737 1.7697 79.2773 52.4383 135.973 136.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.000256 512 3 1216 71680 2.3799 1.77392 59.7821 52.5089 116.56 116.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1860 0.000256 512 3 1216 71680 2.38 1.77542 57.6316 52.5142 114.417 114.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.000256 512 3 1216 70656 2.35238 1.75309 49.9756 51.9166 106.109 106.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1860 0.000256 512 3 1216 70656 2.35504 1.75494 48.9168 51.9166 105.055 105.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.000256 512 3 1240 72192 2.36515 1.77562 64.5895 52.5415 121.383 121.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1860 0.000256 512 3 1240 72192 2.36579 1.77309 61.1341 52.589 117.974 118.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1860 0.000256 512 3 1240 72192 2.36422 1.77238 59.5399 52.5876 116.379 116.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1860 0.000256 512 3 1240 72192 2.37162 1.77322 95.6773 52.5485 152.48 152.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 0.000256 512 3 1240 71936 2.37075 1.77245 42.9075 52.4232 99.5855 99.6774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1860 0.000256 512 3 1240 71936 2.36944 1.76915 40.62 52.4362 97.3097 97.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1860 0.000256 512 3 1240 71936 2.3647 1.76947 39.8882 52.3988 96.5341 96.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1860 0.000256 512 3 1240 71936 2.37405 1.76976 55.0076 52.4315 111.7 111.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.000256 512 3 1240 72160 2.38592 1.77389 71.6653 52.5464 128.482 128.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1860 0.000256 512 3 1240 72160 2.38909 1.78003 67.1195 52.5864 123.993 124.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1860 0.000256 512 3 1240 72160 2.38621 1.7783 63.6377 52.543 120.455 120.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.000256 512 3 1240 71680 2.35926 1.76947 47.4103 52.397 104.051 104.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1860 0.000256 512 3 1240 71680 2.35475 1.7657 44.4535 52.3557 101.041 101.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1860 0.000256 512 3 1240 71680 2.35901 1.76803 42.4311 52.4064 99.0789 99.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.000256 512 3 1240 71520 2.3815 1.76986 39.7647 52.4314 96.4633 96.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1860 0.000256 512 3 1240 71520 2.38314 1.77165 36.6983 52.4246 93.3897 93.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1860 0.000256 512 3 1240 71520 2.38067 1.77379 35.7588 52.3828 92.4072 92.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.000256 512 3 1240 72000 2.36749 1.77152 67.9391 52.4669 124.657 124.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1860 0.000256 512 3 1240 72000 2.36854 1.77357 61.6616 52.5012 118.421 118.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1860 0.000256 512 3 1240 72000 2.36522 1.77152 59.1124 52.4633 115.825 115.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.000256 512 3 1240 71808 2.36938 1.7745 44.3756 52.5474 101.18 101.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1860 0.000256 512 3 1240 71808 2.36806 1.77005 41.6994 52.5343 98.4844 98.5786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1860 0.000256 512 3 1240 71808 2.3665 1.77478 39.9006 52.4923 96.648 96.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.000256 512 3 1240 71424 2.36746 1.77034 37.0402 52.4509 93.7397 93.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1860 0.000256 512 3 1240 71424 2.3721 1.77075 34.3853 52.4004 91.0417 91.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1860 0.000256 512 3 1240 71424 2.36733 1.77053 36.5105 52.4483 93.2083 93.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.000256 512 3 1240 71904 2.38358 1.77357 90.6087 52.5079 147.385 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1860 0.000256 512 3 1240 71904 2.38634 1.7752 75.0957 52.4698 131.84 131.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1860 0.000256 512 3 1240 71904 2.38262 1.77562 68.485 52.5135 125.275 125.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.000256 512 3 1240 71680 2.3737 1.77142 58.6415 52.5583 115.458 115.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1860 0.000256 512 3 1240 71680 2.37334 1.7712 52.0104 52.5481 108.815 108.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1860 0.000256 512 3 1240 71680 2.37226 1.77475 45.0095 52.5042 101.775 101.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.000256 512 3 1240 71904 2.38637 1.77715 49.9137 52.5896 106.781 106.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1860 0.000256 512 3 1240 71904 2.39094 1.77376 42.0758 52.5539 98.9096 99.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1860 0.000256 512 3 1240 71904 2.38723 1.77766 37.4452 52.5933 94.3177 94.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.000256 512 3 1240 71936 2.36442 1.76874 85.3173 52.4431 142.005 142.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1860 0.000256 512 3 1240 71936 2.36694 1.76982 71.4369 52.3948 128.082 128.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1860 0.000256 512 3 1240 71936 2.36979 1.7713 66.5042 52.3774 123.136 123.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.000256 512 3 1240 71680 2.37581 1.77155 54.9644 52.4806 111.706 111.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1860 0.000256 512 3 1240 71680 2.37594 1.77152 49.1137 52.4259 105.8 105.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1860 0.000256 512 3 1240 71680 2.37286 1.77331 43.8585 52.4698 100.583 100.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.000256 512 3 1240 71424 2.37078 1.76739 44.7452 52.285 101.281 101.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1860 0.000256 512 3 1240 71424 2.37491 1.77114 40.1897 52.3115 96.7605 96.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1860 0.000256 512 3 1240 71424 2.36451 1.76774 36.2084 52.339 92.7919 92.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.000256 512 3 1240 72000 2.38592 1.7752 87.7963 52.5903 144.659 144.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1860 0.000256 512 3 1240 72000 2.38944 1.77971 81.8341 52.5452 138.662 138.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1860 0.000256 512 3 1240 72000 2.38829 1.78112 79.2144 52.5406 136.038 136.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.000256 512 3 1240 71424 2.36688 1.77152 61.0813 52.4004 117.739 117.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1860 0.000256 512 3 1240 71424 2.36691 1.76746 57.7238 52.3984 114.374 114.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1860 0.000256 512 3 1240 71424 2.36883 1.76813 55.4395 52.4354 112.127 112.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.000256 512 3 1240 71712 2.38285 1.77555 53.6061 52.4448 110.323 110.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1860 0.000256 512 3 1240 71712 2.38525 1.77526 50.9684 52.4481 107.69 107.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1860 0.000256 512 3 1240 71712 2.38477 1.77552 49.1105 52.4446 105.829 105.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.000256 512 3 1240 70272 2.36877 1.75878 47.3406 52.1581 103.741 103.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1860 0.000256 512 3 1240 70272 2.36266 1.75715 45.4431 52.1557 101.83 101.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1860 0.000256 512 3 1240 70272 2.36467 1.76128 45.412 52.1588 101.807 101.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.000256 512 3 1240 71680 2.35632 1.76874 86.5103 52.3612 143.106 143.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1860 0.000256 512 3 1240 71680 2.35885 1.76742 80.0948 52.4016 136.737 136.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.000256 512 3 1240 71040 2.36019 1.7601 59.1796 52.2028 115.617 115.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1860 0.000256 512 3 1240 71040 2.36054 1.76128 56.8278 52.1967 113.255 113.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.000256 512 3 1240 71040 2.37894 1.76934 52.002 52.5113 108.776 108.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1860 0.000256 512 3 1240 71040 2.3799 1.77277 51.4848 52.5076 108.259 108.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.000256 512 3 1240 70400 2.36275 1.75709 46.8512 51.9195 103.004 103.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1860 0.000256 512 3 1240 70400 2.36179 1.75258 44.7893 51.9101 100.926 101.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.000256 512 3 1240 71808 2.37248 1.77325 83.099 52.5444 139.9 139.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1860 0.000256 512 3 1240 71808 2.36922 1.77402 77.8718 52.4971 134.627 134.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.000256 512 3 1240 71424 2.37008 1.76586 58.0232 52.2984 114.57 114.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1860 0.000256 512 3 1240 71424 2.37146 1.76694 55.0933 52.3507 111.696 111.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.000256 512 3 1240 70272 2.36464 1.7607 48.5414 52.1158 104.895 104.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1860 0.000256 512 3 1240 70272 2.36042 1.76118 46.5582 52.1473 102.938 103.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.000256 512 3 1240 70656 2.35904 1.75302 44.9705 51.9099 101.107 101.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1860 0.000256 512 3 1240 70656 2.36074 1.75514 43.536 51.9525 99.718 99.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.000256 512 3 1240 72000 2.39869 1.77782 84.1967 52.565 141.051 141.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1860 0.000256 512 3 1240 72000 2.39808 1.77936 81.7853 53.0414 139.113 139.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.000256 512 3 1240 71200 2.37891 1.7697 61.1564 52.3403 117.758 117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1860 0.000256 512 3 1240 71200 2.38314 1.77222 58.061 52.3638 114.696 114.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.000256 512 3 1240 70800 2.37341 1.75718 50.9983 51.8609 107.102 107.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1860 0.000256 512 3 1240 70800 2.37085 1.75827 50.1547 51.8634 106.261 106.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.000256 512 3 1240 70400 2.35584 1.75952 47.7561 51.9673 103.952 104.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1860 0.000256 512 3 1240 70400 2.35514 1.75491 46.722 51.9761 102.921 103.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.000256 512 3 1248 72192 2.36733 1.77501 71.3728 52.5821 128.21 128.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1860 0.000256 512 3 1248 72192 2.36358 1.77142 62.7527 52.5404 119.542 119.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1860 0.000256 512 3 1248 72192 2.36662 1.77562 60.1413 52.5887 116.982 117.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.000256 512 3 1248 71936 2.36867 1.77264 45.1222 52.3902 101.768 101.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1860 0.000256 512 3 1248 71936 2.3664 1.76931 41.8066 52.4212 98.4737 98.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1860 0.000256 512 3 1248 71936 2.36349 1.76941 39.9561 52.4292 96.6283 96.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 0.000256 512 3 1248 71808 2.36717 1.77306 37.5954 52.5378 94.3856 94.4777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1860 0.000256 512 3 1248 71808 2.36358 1.77178 34.6698 52.4963 91.4136 91.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1860 0.000256 512 3 1248 71808 2.36176 1.77757 33.2882 53.0073 90.5484 90.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.000256 512 3 1248 72160 2.38934 1.77754 67.7993 52.5446 124.625 124.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1860 0.000256 512 3 1248 72160 2.38355 1.77766 61.9333 52.5521 118.762 118.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1860 0.000256 512 3 1248 72160 2.3816 1.77958 59.7092 52.5525 116.536 116.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.000256 512 3 1248 71680 2.36131 1.76762 44.378 52.3507 100.974 101.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1860 0.000256 512 3 1248 71680 2.35859 1.77069 41.6884 52.4076 98.3377 98.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1860 0.000256 512 3 1248 71680 2.35552 1.76787 39.9351 52.3581 96.5288 96.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.000256 512 3 1248 71520 2.37856 1.77165 36.9684 52.4359 93.6711 93.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1860 0.000256 512 3 1248 71520 2.38275 1.77357 34.5365 52.3932 91.1999 91.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1860 0.000256 512 3 1248 71520 2.38314 1.77373 36.695 52.4266 93.3935 93.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.000256 512 3 1248 72000 2.36464 1.7735 88.3694 52.4983 145.122 145.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1860 0.000256 512 3 1248 72000 2.36342 1.77152 73.2947 52.4712 130.013 130.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1860 0.000256 512 3 1248 72000 2.36678 1.77152 66.7318 52.5009 123.487 123.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.000256 512 3 1248 71808 2.36749 1.77306 57.0677 52.4938 113.819 113.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1860 0.000256 512 3 1248 71808 2.36374 1.77498 50.5219 52.9982 107.772 107.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1860 0.000256 512 3 1248 71808 2.36957 1.77152 43.7795 52.4901 100.523 100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.000256 512 3 1248 71424 2.36867 1.77152 48.1896 52.4004 104.84 104.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1860 0.000256 512 3 1248 71424 2.37171 1.76963 40.511 52.4423 97.209 97.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1860 0.000256 512 3 1248 71424 2.36774 1.76954 36.2179 52.3972 92.8655 92.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.000256 512 3 1248 71424 2.37363 1.76742 41.2217 52.3419 97.8152 97.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1860 0.000256 512 3 1248 71424 2.35856 1.76685 36.2476 52.3085 92.7935 92.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1860 0.000256 512 3 1248 71424 2.37363 1.76675 32.3474 52.2939 88.8953 88.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.000256 512 3 1248 71904 2.38157 1.77562 84.5793 52.5146 141.366 141.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1860 0.000256 512 3 1248 71904 2.38387 1.77322 72.3219 52.5201 129.112 129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1860 0.000256 512 3 1248 71904 2.38026 1.77629 67.4781 52.5116 124.259 124.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.000256 512 3 1248 71680 2.36864 1.76947 55.4031 52.5003 112.159 112.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1860 0.000256 512 3 1248 71680 2.37232 1.7727 50.0473 52.4965 106.81 106.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1860 0.000256 512 3 1248 71680 2.37363 1.77184 44.4796 52.507 101.242 101.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.000256 512 3 1248 71904 2.39094 1.77357 46.4165 52.5502 103.249 103.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1860 0.000256 512 3 1248 71904 2.38854 1.77766 41.665 52.5428 98.4878 98.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1860 0.000256 512 3 1248 71904 2.3896 1.7743 36.9384 52.5432 93.7607 93.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.000256 512 3 1248 70784 2.35629 1.75306 40.3229 51.9781 96.5246 96.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1860 0.000256 512 3 1248 70784 2.35306 1.75581 35.6312 52.0735 91.9299 92.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1860 0.000256 512 3 1248 70784 2.34992 1.75581 32.4406 51.978 88.636 88.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.000256 512 3 1248 71936 2.36384 1.77149 80.4471 52.427 137.122 137.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1860 0.000256 512 3 1248 71936 2.3688 1.76998 69.1146 52.4423 125.812 125.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.000256 512 3 1248 71680 2.37597 1.77251 53.3965 52.4301 110.088 110.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1860 0.000256 512 3 1248 71680 2.37376 1.77264 47.7352 52.469 104.465 104.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.000256 512 3 1248 71424 2.36534 1.76547 44.1205 52.3493 100.715 100.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1860 0.000256 512 3 1248 71424 2.3751 1.76867 39.5419 52.3022 96.1004 96.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.000256 512 3 1248 71680 2.37526 1.77357 39.8367 52.518 96.6174 96.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1860 0.000256 512 3 1248 71680 2.37363 1.77757 35.1432 52.5614 91.9675 92.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.000256 512 3 1248 72000 2.38662 1.78138 84.25 52.5448 141.078 141.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1860 0.000256 512 3 1248 72000 2.38688 1.77939 80.0671 52.5876 136.935 137.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.000256 512 3 1248 71424 2.37027 1.77123 58.8881 52.4428 115.586 115.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1860 0.000256 512 3 1248 71424 2.37152 1.77152 56.4984 52.3882 113.143 113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.000256 512 3 1248 71712 2.38461 1.77466 50.6784 52.498 107.444 107.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1860 0.000256 512 3 1248 71712 2.38186 1.7769 49.6341 52.4846 106.392 106.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.000256 512 3 1248 70272 2.36054 1.7633 47.0559 52.105 103.4 103.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1860 0.000256 512 3 1248 70272 2.3655 1.76093 45.403 52.1148 101.757 101.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.000256 512 3 1248 71680 2.35683 1.76576 83.1652 52.3443 139.741 139.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1860 0.000256 512 3 1248 71680 2.35395 1.76845 78.8192 52.3595 135.414 135.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.000256 512 3 1248 71040 2.35824 1.76326 58.1961 52.2418 114.672 114.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1860 0.000256 512 3 1248 71040 2.35939 1.76195 55.8748 52.2423 112.354 112.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.000256 512 3 1248 71040 2.37562 1.77462 49.826 52.4632 106.554 106.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1860 0.000256 512 3 1248 71040 2.37773 1.76976 48.3636 52.5098 105.134 105.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.000256 512 3 1248 70400 2.35962 1.7615 45.9135 51.8734 102.023 102.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1860 0.000256 512 3 1248 70400 2.35885 1.75443 44.4412 51.9229 100.589 100.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.000256 512 3 1250 71936 2.37149 1.77389 72.0649 52.532 128.857 128.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1860 0.000256 512 3 1250 71936 2.372 1.77232 67.5571 52.5461 124.361 124.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1860 0.000256 512 3 1250 71936 2.36864 1.77562 64.098 52.5473 120.9 120.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.000256 512 3 1250 71680 2.37299 1.7657 47.7409 52.4369 104.428 104.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1860 0.000256 512 3 1250 71680 2.37309 1.76918 44.8005 52.4359 101.49 101.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1860 0.000256 512 3 1250 71680 2.37491 1.76947 43.1385 52.375 99.7675 99.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 0.000256 512 3 1250 71808 2.36547 1.76957 40.1089 52.489 96.8491 96.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1860 0.000256 512 3 1250 71808 2.35955 1.77152 36.9551 52.5328 93.7318 93.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1860 0.000256 512 3 1250 71808 2.37187 1.77152 36.2056 52.4943 92.957 93.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.000256 512 3 1250 72000 2.3847 1.77654 67.8801 52.5894 124.743 124.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1860 0.000256 512 3 1250 72000 2.38397 1.77613 63.5243 52.5951 120.392 120.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1860 0.000256 512 3 1250 72000 2.3839 1.77638 60.8844 52.5912 117.747 117.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.000256 512 3 1250 71680 2.35712 1.76947 44.5835 52.3578 101.184 101.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1860 0.000256 512 3 1250 71680 2.36256 1.77123 42.5745 52.4076 99.2307 99.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1860 0.000256 512 3 1250 71680 2.35574 1.76538 40.9605 52.4033 97.598 97.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.000256 512 3 1250 71520 2.38224 1.77264 37.5513 52.392 94.2084 94.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1860 0.000256 512 3 1250 71520 2.38182 1.77155 35.3332 52.3739 91.975 92.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1860 0.000256 512 3 1250 71520 2.38202 1.77133 37.6044 52.4245 94.2983 94.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.000256 512 3 1250 71040 2.36035 1.76262 32.9054 52.1938 89.3375 89.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1860 0.000256 512 3 1250 71040 2.36038 1.76253 31.5601 52.2311 88.0256 88.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1860 0.000256 512 3 1250 71040 2.36134 1.76141 32.8708 52.2445 89.3531 89.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.000256 512 3 1250 71808 2.37094 1.77562 87.4019 52.4702 144.132 144.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1860 0.000256 512 3 1250 71808 2.37091 1.7736 72.4617 52.4628 129.182 129.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1860 0.000256 512 3 1250 71808 2.36883 1.77562 67.2888 52.5012 124.047 124.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.000256 512 3 1250 71808 2.36278 1.77526 56.634 52.5322 113.416 113.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1860 0.000256 512 3 1250 71808 2.36918 1.77072 50.9506 52.544 107.748 107.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1860 0.000256 512 3 1250 71808 2.36902 1.77178 44.3212 52.5398 101.115 101.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.000256 512 3 1250 71424 2.37238 1.77174 47.0471 52.3993 103.704 103.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1860 0.000256 512 3 1250 71424 2.3729 1.77152 40.8748 52.4031 97.5344 97.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1860 0.000256 512 3 1250 71424 2.36374 1.76947 35.9468 52.4444 92.6413 92.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.000256 512 3 1250 71424 2.37283 1.76656 41.4455 52.3441 98.0427 98.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1860 0.000256 512 3 1250 71424 2.37162 1.76874 35.8647 52.3492 92.4673 92.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1860 0.000256 512 3 1250 71424 2.36941 1.76912 32.6782 52.31 89.2358 89.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.000256 512 3 1250 71680 2.38598 1.77366 83.1642 52.5158 139.951 140.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1860 0.000256 512 3 1250 71680 2.38822 1.77558 71.0792 52.4692 127.823 127.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1860 0.000256 512 3 1250 71680 2.39117 1.77773 66.0044 52.5074 122.795 122.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.000256 512 3 1250 71680 2.37216 1.77152 55.0973 52.5188 111.87 111.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1860 0.000256 512 3 1250 71680 2.3703 1.77357 49.3969 52.5097 106.164 106.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1860 0.000256 512 3 1250 71680 2.37632 1.7736 43.6692 52.5141 100.448 100.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.000256 512 3 1250 71232 2.39475 1.77686 45.5936 52.5457 102.422 102.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1860 0.000256 512 3 1250 71232 2.39206 1.77757 40.4207 52.5915 97.2928 97.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1860 0.000256 512 3 1250 71232 2.38922 1.77587 35.9551 52.5449 92.7777 92.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.000256 512 3 1250 70784 2.35341 1.75507 39.8268 51.9812 96.0303 96.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1860 0.000256 512 3 1250 70784 2.35498 1.75693 35.1523 51.9821 91.362 91.4531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1860 0.000256 512 3 1250 70784 2.35526 1.75514 32.0896 51.9712 88.287 88.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.000256 512 3 1250 71680 2.37395 1.76845 79.9681 52.3761 136.598 136.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1860 0.000256 512 3 1250 71680 2.36886 1.76627 71.0815 52.4263 127.756 127.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.000256 512 3 1250 71680 2.37501 1.7719 53.9934 52.4444 110.697 110.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1860 0.000256 512 3 1250 71680 2.37757 1.77152 49.9829 52.4767 106.723 106.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.000256 512 3 1250 71424 2.37264 1.76928 45.5721 52.302 102.13 102.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1860 0.000256 512 3 1250 71424 2.37568 1.76403 40.796 52.338 97.3878 97.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.000256 512 3 1250 71680 2.38214 1.77306 40.7366 52.5612 97.5653 97.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1860 0.000256 512 3 1250 71680 2.37798 1.77427 36.9649 52.5229 93.7542 93.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.000256 512 3 1250 71712 2.38573 1.78176 87.6784 52.5466 144.505 144.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1860 0.000256 512 3 1250 71712 2.39085 1.77766 84.178 52.5947 141.054 141.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.000256 512 3 1250 71424 2.36861 1.77152 61.5988 52.4057 118.255 118.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1860 0.000256 512 3 1250 71424 2.37283 1.77309 59.3226 52.4408 116.025 116.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.000256 512 3 1250 70848 2.39718 1.77322 52.1684 52.4891 108.939 109.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1860 0.000256 512 3 1250 70848 2.39254 1.77235 50.4854 52.4926 107.256 107.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.000256 512 3 1250 70272 2.36554 1.76362 47.9079 52.1607 104.31 104.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1860 0.000256 512 3 1250 70272 2.36342 1.75718 47.1449 52.1101 103.493 103.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.000256 512 3 1250 70560 2.39885 1.77824 46.0816 52.5855 102.961 103.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1860 0.000256 512 3 1250 70560 2.40445 1.77766 45.3071 52.5833 102.185 102.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.000256 512 3 1250 71680 2.35763 1.76608 84.4175 52.4059 141.061 141.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1860 0.000256 512 3 1250 71680 2.3536 1.76992 81.0212 52.3689 137.629 137.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.000256 512 3 1250 71040 2.3623 1.76157 59.9684 52.2397 116.445 116.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1860 0.000256 512 3 1250 71040 2.3583 1.76128 57.1424 52.1883 113.566 113.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.000256 512 3 1250 71040 2.37955 1.77059 50.6364 52.5149 107.416 107.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1860 0.000256 512 3 1250 71040 2.37123 1.77101 49.3773 52.5103 106.144 106.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.000256 512 3 1250 70400 2.36358 1.75286 46.6899 51.8855 102.803 102.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1860 0.000256 512 3 1250 70400 2.35904 1.752 45.8754 51.8751 101.974 102.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.000256 512 3 1250 70400 2.35894 1.75478 47.0596 51.974 103.266 103.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1860 0.000256 512 3 1250 70400 2.35696 1.75507 43.5979 51.9166 99.7425 99.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.000256 512 3 1260 72064 2.36339 1.77357 67.8376 52.5864 124.673 124.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1860 0.000256 512 3 1260 72064 2.36682 1.77114 62.1993 52.5404 118.987 119.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1860 0.000256 512 3 1260 72064 2.36752 1.77402 59.8732 52.589 116.718 116.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.000256 512 3 1260 71680 2.37341 1.77149 44.3893 52.4368 101.085 101.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1860 0.000256 512 3 1260 71680 2.36765 1.76947 41.5666 52.4395 98.2584 98.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1860 0.000256 512 3 1260 71680 2.36954 1.76947 39.8188 52.3872 96.4618 96.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 0.000256 512 3 1260 71808 2.36835 1.77098 37.1884 52.4845 93.9275 94.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1860 0.000256 512 3 1260 71808 2.37069 1.77152 34.6645 52.5429 91.4636 91.5542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1860 0.000256 512 3 1260 71808 2.36934 1.76784 36.8064 52.483 93.5408 93.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 0.000256 512 3 1260 71680 2.37917 1.77171 32.4915 52.4388 89.1961 89.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1860 0.000256 512 3 1260 71680 2.37581 1.7705 31.2367 52.4264 87.922 88.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1860 0.000256 512 3 1260 71680 2.37453 1.76954 33.0079 52.4764 89.7395 89.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.000256 512 3 1260 72000 2.38768 1.77965 86.9187 52.5873 143.787 143.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1860 0.000256 512 3 1260 72000 2.38931 1.77638 72.487 52.5372 129.301 129.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1860 0.000256 512 3 1260 72000 2.38742 1.77562 66.8864 52.5412 123.704 123.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.000256 512 3 1260 71680 2.36198 1.76858 56.5033 52.3994 113.148 113.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1860 0.000256 512 3 1260 71680 2.36214 1.76742 50.6958 52.4053 107.344 107.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1860 0.000256 512 3 1260 71680 2.35962 1.76538 44.0686 52.4053 100.714 100.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.000256 512 3 1260 71520 2.38352 1.77299 47.0717 52.4352 103.779 103.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1860 0.000256 512 3 1260 71520 2.3832 1.77114 40.8381 52.4327 97.5388 97.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1860 0.000256 512 3 1260 71520 2.3752 1.77139 35.8988 52.4268 92.5843 92.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.000256 512 3 1260 71040 2.36186 1.75885 40.9484 52.2412 97.4254 97.5209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1860 0.000256 512 3 1260 71040 2.3601 1.75552 35.5188 52.2445 91.9933 92.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1860 0.000256 512 3 1260 71040 2.36086 1.75834 32.4137 52.2344 88.8804 88.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.000256 512 3 1260 72000 2.3673 1.77357 83.3428 52.5036 140.098 140.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1860 0.000256 512 3 1260 72000 2.36666 1.77366 70.5375 52.507 127.299 127.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1860 0.000256 512 3 1260 72000 2.36582 1.77334 66.1915 52.5023 122.944 123.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.000256 512 3 1260 71808 2.36979 1.76845 54.3923 52.5319 111.175 111.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1860 0.000256 512 3 1260 71808 2.36637 1.77235 49.1349 52.54 105.929 106.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1860 0.000256 512 3 1260 71808 2.36925 1.77414 43.5426 52.5404 100.338 100.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.000256 512 3 1260 71424 2.37347 1.77258 45.4512 52.4065 102.118 102.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1860 0.000256 512 3 1260 71424 2.36819 1.76826 39.886 52.4008 96.5378 96.6313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1860 0.000256 512 3 1260 71424 2.37037 1.76963 36.1556 52.3997 92.8132 92.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.000256 512 3 1260 71424 2.36826 1.76614 40.206 52.3467 96.8038 96.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1860 0.000256 512 3 1260 71424 2.37306 1.7673 35.4451 52.291 91.989 92.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1860 0.000256 512 3 1260 71424 2.37504 1.76528 32.647 52.2969 89.2008 89.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.000256 512 3 1260 71040 2.37136 1.77405 35.4742 52.4716 92.2046 92.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1860 0.000256 512 3 1260 71040 2.36749 1.76947 32.1572 52.4514 88.8597 88.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1860 0.000256 512 3 1260 71040 2.37651 1.76768 30.0885 52.514 86.8593 86.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.000256 512 3 1260 71904 2.38467 1.77405 78.0362 52.4721 134.78 134.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1860 0.000256 512 3 1260 71904 2.3847 1.77533 69.2199 52.5087 126.001 126.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.000256 512 3 1260 71680 2.36954 1.77338 52.4588 52.6152 109.331 109.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1860 0.000256 512 3 1260 71680 2.36544 1.77088 48.4974 52.5566 105.3 105.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.000256 512 3 1260 71904 2.38976 1.77709 44.7603 52.5466 101.586 101.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1860 0.000256 512 3 1260 71904 2.38592 1.77594 40.0384 52.5295 96.8476 96.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.000256 512 3 1260 70784 2.34842 1.75709 38.5121 51.977 94.7128 94.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1860 0.000256 512 3 1260 70784 2.35021 1.75546 35.182 51.9886 91.3902 91.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.000256 512 3 1260 70560 2.37955 1.76506 34.322 52.2132 90.791 90.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1860 0.000256 512 3 1260 70560 2.38589 1.7656 31.3044 52.176 87.745 87.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.000256 512 3 1260 71680 2.37494 1.76947 74.9201 52.4268 131.604 131.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1860 0.000256 512 3 1260 71680 2.3655 1.76845 67.6719 52.4263 124.346 124.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.000256 512 3 1260 71680 2.37738 1.77555 51.4689 52.428 108.162 108.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1860 0.000256 512 3 1260 71680 2.37238 1.76947 47.8235 52.4791 104.559 104.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.000256 512 3 1260 71424 2.37635 1.76694 43.5051 52.3354 100.096 100.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1860 0.000256 512 3 1260 71424 2.37613 1.7664 39.5644 52.3015 96.1213 96.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.000256 512 3 1260 71680 2.37501 1.77357 38.8081 52.5048 95.5737 95.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1860 0.000256 512 3 1260 71680 2.38189 1.77491 35.2525 53.0203 92.5407 92.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.000256 512 3 1260 70400 2.35478 1.75293 35.203 51.9151 91.3408 91.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1860 0.000256 512 3 1260 70400 2.36064 1.74915 32.2328 51.882 88.3411 88.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.000256 512 3 1216 71936 2.37261 1.77565 65.0308 52.581 121.877 121.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1860 0.000256 512 3 1216 71936 2.36925 1.77523 60.7127 52.5978 117.567 117.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1860 0.000256 512 3 1216 71936 2.3712 1.77318 66.233 52.5839 123.078 123.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.000256 512 3 1216 71680 2.37424 1.76957 42.7255 52.4344 99.4205 99.5139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1860 0.000256 512 3 1216 71680 2.36899 1.76835 40.6102 52.3948 97.2579 97.3501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1860 0.000256 512 3 1216 71680 2.37488 1.76947 42.8358 52.4389 99.5313 99.6209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 0.000256 512 3 1216 71808 2.36979 1.77152 35.8462 52.5398 92.6411 92.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1860 0.000256 512 3 1216 71808 2.3705 1.77184 33.8024 52.4872 90.5429 90.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1860 0.000256 512 3 1216 71808 2.36669 1.77379 35.9436 52.5422 92.7406 92.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 0.000256 512 3 1216 71680 2.38141 1.77395 31.6192 52.4715 88.3613 88.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1860 0.000256 512 3 1216 71680 2.3727 1.77152 30.4254 52.4764 87.1557 87.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1860 0.000256 512 3 1216 71680 2.37869 1.77389 31.7486 52.4181 88.4345 88.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.000256 512 3 1216 71840 2.38797 1.77565 82.9049 52.5504 139.735 139.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1860 0.000256 512 3 1216 71840 2.38941 1.77766 69.5395 52.544 126.362 126.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1860 0.000256 512 3 1216 71840 2.39066 1.77862 64.8468 52.5361 121.666 121.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.000256 512 3 1216 71360 2.36061 1.77056 53.547 52.3557 110.147 110.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1860 0.000256 512 3 1216 71360 2.36659 1.76742 47.9492 52.3466 104.547 104.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1860 0.000256 512 3 1216 71360 2.36368 1.77315 42.2598 52.3571 98.8668 98.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.000256 512 3 1216 71520 2.39002 1.77203 43.8012 52.3738 100.452 100.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1860 0.000256 512 3 1216 71520 2.38688 1.77357 39.0234 52.3839 95.6826 95.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1860 0.000256 512 3 1216 71520 2.38954 1.77149 34.8776 52.392 91.5447 91.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.000256 512 3 1216 71040 2.35325 1.7632 38.8966 52.2016 95.3292 95.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1860 0.000256 512 3 1216 71040 2.35472 1.7623 34.1313 52.1959 90.556 90.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1860 0.000256 512 3 1216 71040 2.36138 1.76333 31.297 52.2396 87.7777 87.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.000256 512 3 1216 71200 2.3752 1.77152 34.878 52.3301 91.4626 91.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1860 0.000256 512 3 1216 71200 2.38272 1.76819 31.1022 52.3693 87.7358 87.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1860 0.000256 512 3 1216 71200 2.37059 1.77299 29.2476 52.366 85.87 85.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.000256 512 3 1216 71808 2.3697 1.77494 78.9033 52.4636 135.625 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1860 0.000256 512 3 1216 71808 2.37338 1.77523 66.9214 52.5122 123.693 123.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.000256 512 3 1216 71808 2.36826 1.77203 51.7992 52.5355 108.591 108.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1860 0.000256 512 3 1216 71808 2.36886 1.76973 46.3438 52.4949 103.089 103.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.000256 512 3 1216 71424 2.37475 1.77152 43.0671 52.4429 99.7724 99.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1860 0.000256 512 3 1216 71424 2.36624 1.77309 38.0518 52.443 94.7474 94.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.000256 512 3 1216 71424 2.36963 1.76678 38.2366 52.2976 94.7789 94.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1860 0.000256 512 3 1216 71424 2.36586 1.76544 33.4592 52.2949 89.9984 90.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.000256 512 3 1216 71040 2.37542 1.77152 33.3701 52.4491 90.0815 90.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1860 0.000256 512 3 1216 71040 2.36986 1.77101 31.0514 52.462 87.768 87.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.000256 512 3 1216 71680 2.38838 1.77149 73.8768 52.5056 130.657 130.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1860 0.000256 512 3 1216 71680 2.38922 1.77507 65.8515 52.466 122.597 122.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.000256 512 3 1216 71680 2.37248 1.77229 49.7208 52.5067 106.484 106.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1860 0.000256 512 3 1216 71680 2.3697 1.77216 45.8672 52.5478 102.671 102.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.000256 512 3 1216 71232 2.39072 1.77728 41.3805 52.5902 98.2513 98.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1860 0.000256 512 3 1216 71232 2.39395 1.77766 37.2399 52.5904 94.118 94.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.000256 512 3 1216 70784 2.34394 1.75514 36.5697 52.0303 92.8133 92.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1860 0.000256 512 3 1216 70784 2.34906 1.7559 33.1216 52.0292 89.373 89.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.000256 512 3 1216 70560 2.37526 1.76573 32.4369 52.2167 88.9102 89.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1860 0.000256 512 3 1216 70560 2.38486 1.76576 29.6702 52.1654 86.1036 86.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.000256 512 3 1216 71680 2.3751 1.76838 72.5428 52.3833 129.185 129.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1860 0.000256 512 3 1216 71680 2.36762 1.76947 65.8188 52.4294 122.499 122.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.000256 512 3 1216 71680 2.37936 1.77222 49.2913 52.4829 106.046 106.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1860 0.000256 512 3 1216 71680 2.37709 1.77152 45.6379 52.4752 102.377 102.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.000256 512 3 1216 71424 2.3863 1.76611 41.2999 52.3482 97.917 98.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1860 0.000256 512 3 1216 71424 2.36992 1.76989 38.19 52.3089 94.7513 94.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.000256 512 3 1216 71680 2.3735 1.77206 37.231 52.5172 94.0092 94.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1860 0.000256 512 3 1216 71680 2.37354 1.77414 33.9413 52.5683 90.7718 90.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.000256 512 3 1216 70400 2.36003 1.75146 33.6572 51.8752 89.7602 89.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1860 0.000256 512 3 1216 70400 2.35971 1.75469 31.0762 51.9262 87.2302 87.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.000256 512 3 1216 70656 2.34989 1.75123 31.8195 51.9571 87.993 88.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1860 0.000256 512 3 1216 70656 2.35062 1.75309 28.8465 51.9596 85.0195 85.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 0.000256 512 3 1280 71040 2.37251 1.77539 68.1535 52.5351 124.946 125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1860 0.000256 512 3 1280 71040 2.37978 1.77635 64.3486 52.5272 121.145 121.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1860 0.000256 512 3 1280 71040 2.37814 1.77606 69.5471 52.5724 126.388 126.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 0.000256 512 3 1280 71040 2.37581 1.77126 75.0091 52.5868 131.858 131.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1860 0.000256 512 3 1280 71040 2.3776 1.77674 68.555 52.583 125.409 125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 0.000256 512 3 1280 70656 2.38208 1.7687 51.4411 52.4323 108.137 108.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1860 0.000256 512 3 1280 70656 2.38387 1.76944 47.2505 52.386 103.905 103.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 0.000256 512 3 1280 70656 2.37978 1.77152 42.943 52.5453 99.7554 99.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1860 0.000256 512 3 1280 70656 2.37894 1.77379 39.3802 52.4908 96.1385 96.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 0.000256 512 3 1280 70656 2.37674 1.76899 38.1385 52.4156 94.8143 94.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1860 0.000256 512 3 1280 70656 2.38371 1.77152 34.5359 52.4813 91.2808 91.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 0.000256 512 3 1280 70400 2.36314 1.76288 34.081 52.2038 90.5237 90.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1860 0.000256 512 3 1280 70400 2.37219 1.76221 31.3742 52.24 87.8578 87.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 0.000256 512 3 1280 69888 2.38387 1.76576 32.3861 52.3126 88.9596 89.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1860 0.000256 512 3 1280 69888 2.38266 1.7696 28.9371 52.3533 85.5523 85.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 0.000256 512 3 1280 69888 2.35389 1.75098 30.2627 51.9714 86.4512 86.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1860 0.000256 512 3 1280 69888 2.36358 1.75888 28.3741 51.9857 84.5959 84.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 0.000256 512 3 1280 70656 2.38506 1.77357 29.5268 52.5204 86.3232 86.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1860 0.000256 512 3 1280 70656 1.77354 0.016384 52.5264 54.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 0.000256 512 3 1260 70784 2.33914 1.75309 27.0191 52.0226 83.2457 83.3352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1860 0.000256 512 3 1260 70784 2.3567 1.75514 26.0183 51.9677 82.2078 82.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1860 0.000256 512 3 1260 70784 2.34301 1.75309 27.1336 51.9857 83.3279 83.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 0.000256 512 3 1216 70784 2.35142 1.75331 26.272 51.9789 82.4705 82.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1860 0.000256 512 3 1216 70784 2.34029 1.75923 25.2504 52.0273 81.489 81.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1860 0.000256 512 3 1216 70784 2.35315 1.75533 26.4023 52.0308 82.6594 82.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 0.000256 512 3 1250 70560 2.36899 1.76256 27.3291 52.1648 83.7388 83.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1860 0.000256 512 3 1250 70560 2.38368 1.76675 26.5173 52.1662 82.9487 83.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1860 0.000256 512 3 1250 70560 2.38272 1.76538 27.5983 52.218 84.0754 84.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 0.000256 512 3 1248 70560 2.38182 1.7681 27.0324 52.1682 83.4637 83.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1860 0.000256 512 3 1248 70560 2.38592 1.76278 25.815 52.1657 82.2463 82.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1860 0.000256 512 3 1248 70560 2.38467 1.76538 27.171 52.1758 83.6111 83.7032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 0.000256 512 3 1216 71680 2.38086 1.7711 30.324 52.4368 87.0293 87.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1860 0.000256 512 3 1216 71680 2.37584 1.77114 29.7752 52.4928 86.5302 86.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1860 0.000256 512 3 1216 71680 2.37395 1.77171 29.4641 52.4359 86.1627 86.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1860 0.000256 512 3 1216 71680 2.37392 1.77152 37.4316 52.4175 94.1065 94.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 0.000256 512 3 1216 69120 2.36339 1.75514 41.8063 51.988 98.0249 98.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1860 0.000256 512 3 1216 69120 2.36768 1.75462 40.2953 52.0292 96.5633 96.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1860 0.000256 512 3 1216 69120 2.3697 1.75504 40.2188 51.9766 96.4398 96.5352
