--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1397070 paths analyzed, 3626 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.966ns.
--------------------------------------------------------------------------------

Paths for end point core1/rm/r15_8 (SLICE_X12Y17.AX), 2640 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          core1/rm/r15_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.886ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.347 - 0.392)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to core1/rm/r15_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA1     Trcko_DOA             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X31Y11.D5      net (fanout=1)        1.173   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<1>
    SLICE_X31Y11.D       Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux315
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux316
    SLICE_X12Y18.A5      net (fanout=1)        1.610   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux315
    SLICE_X12Y18.A       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux312
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux318
    SLICE_X10Y17.C6      net (fanout=1)        0.464   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux317
    SLICE_X10Y17.C       Tilo                  0.204   core1/rm/r19<10>
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux319
    SLICE_X10Y17.D5      net (fanout=3)        0.203   mem_manager1/block_data_out_1<8>
    SLICE_X10Y17.D       Tilo                  0.203   core1/rm/r19<10>
                                                       mem_manager1/Mmux_data_out115
    SLICE_X9Y15.A5       net (fanout=5)        0.957   data_from_mem_to_core<8>
    SLICE_X9Y15.A        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data752
    SLICE_X9Y15.B5       net (fanout=1)        0.797   core1/Mmux_w_data751
    SLICE_X9Y15.B        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data757
    SLICE_X12Y17.AX      net (fanout=31)       1.307   core1/w_data<8>
    SLICE_X12Y17.CLK     Tdick                 0.136   core1/rm/r15<11>
                                                       core1/rm/r15_8
    -------------------------------------------------  ---------------------------
    Total                                      9.886ns (3.375ns logic, 6.511ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/temp_7_8 (FF)
  Destination:          core1/rm/r15_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.434 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/temp_7_8 to core1/rm/r15_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y45.AQ      Tcko                  0.408   mem_manager1/temp_7<11>
                                                       mem_manager1/temp_7_8
    SLICE_X24Y35.C1      net (fanout=2)        1.307   mem_manager1/temp_7<8>
    SLICE_X24Y35.CMUX    Tilo                  0.343   mem_manager1/mux14_5_f7
                                                       mem_manager1/mux14_6
                                                       mem_manager1/mux14_5_f7
    SLICE_X23Y28.C2      net (fanout=1)        1.105   mem_manager1/mux14_5_f7
    SLICE_X23Y28.C       Tilo                  0.259   mem_manager1/io_addr<2>171
                                                       mem_manager1/Mmux_data_out115_SW0
    SLICE_X10Y17.D3      net (fanout=3)        2.431   N21
    SLICE_X10Y17.D       Tilo                  0.203   core1/rm/r19<10>
                                                       mem_manager1/Mmux_data_out115
    SLICE_X9Y15.A5       net (fanout=5)        0.957   data_from_mem_to_core<8>
    SLICE_X9Y15.A        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data752
    SLICE_X9Y15.B5       net (fanout=1)        0.797   core1/Mmux_w_data751
    SLICE_X9Y15.B        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data757
    SLICE_X12Y17.AX      net (fanout=31)       1.307   core1/w_data<8>
    SLICE_X12Y17.CLK     Tdick                 0.136   core1/rm/r15<11>
                                                       core1/rm/r15_8
    -------------------------------------------------  ---------------------------
    Total                                      9.771ns (1.867ns logic, 7.904ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          core1/rm/r15_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.758ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.347 - 0.398)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to core1/rm/r15_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA1     Trcko_DOA             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X31Y11.D3      net (fanout=1)        1.045   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<1>
    SLICE_X31Y11.D       Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux315
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux316
    SLICE_X12Y18.A5      net (fanout=1)        1.610   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux315
    SLICE_X12Y18.A       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux312
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux318
    SLICE_X10Y17.C6      net (fanout=1)        0.464   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux317
    SLICE_X10Y17.C       Tilo                  0.204   core1/rm/r19<10>
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux319
    SLICE_X10Y17.D5      net (fanout=3)        0.203   mem_manager1/block_data_out_1<8>
    SLICE_X10Y17.D       Tilo                  0.203   core1/rm/r19<10>
                                                       mem_manager1/Mmux_data_out115
    SLICE_X9Y15.A5       net (fanout=5)        0.957   data_from_mem_to_core<8>
    SLICE_X9Y15.A        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data752
    SLICE_X9Y15.B5       net (fanout=1)        0.797   core1/Mmux_w_data751
    SLICE_X9Y15.B        Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data757
    SLICE_X12Y17.AX      net (fanout=31)       1.307   core1/w_data<8>
    SLICE_X12Y17.CLK     Tdick                 0.136   core1/rm/r15<11>
                                                       core1/rm/r15_8
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (3.375ns logic, 6.383ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r6_13 (SLICE_X10Y23.BX), 3455 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r6_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.338 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r6_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.AQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_0
    SLICE_X13Y21.D6      net (fanout=160)      1.800   core1/reg_ndx_2<0>
    SLICE_X13Y21.D       Tilo                  0.259   core1/rm/r12<15>
                                                       core1/rm/mux20_10
    SLICE_X18Y23.D5      net (fanout=1)        0.935   core1/rm/mux20_10
    SLICE_X18Y23.CMUX    Topdc                 0.368   core1/rm/mux20_7
                                                       core1/rm/mux20_4
                                                       core1/rm/mux20_2_f7
    SLICE_X13Y17.A5      net (fanout=19)       1.473   core1/reg_right_data<13>
    SLICE_X13Y17.A       Tilo                  0.259   core1/current_immediate<3>
                                                       core1/Mmux_w_data251
    SLICE_X12Y17.D4      net (fanout=1)        0.785   core1/Mmux_w_data25
    SLICE_X12Y17.D       Tilo                  0.205   core1/rm/r15<11>
                                                       core1/Mmux_w_data252
    SLICE_X15Y23.C1      net (fanout=1)        1.498   core1/Mmux_w_data251
    SLICE_X15Y23.C       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data253
    SLICE_X15Y23.B4      net (fanout=1)        0.327   core1/Mmux_w_data252
    SLICE_X15Y23.B       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data258
    SLICE_X10Y23.BX      net (fanout=31)       0.934   core1/w_data<13>
    SLICE_X10Y23.CLK     Tdick                 0.086   core1/rm/r6<15>
                                                       core1/rm/r6_13
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (2.142ns logic, 7.752ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r6_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.853ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.338 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r6_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X15Y24.D4      net (fanout=160)      1.884   core1/reg_ndx_2<1>
    SLICE_X15Y24.D       Tilo                  0.259   core1/rm/r4<15>
                                                       core1/rm/mux20_91
    SLICE_X18Y23.D6      net (fanout=1)        0.810   core1/rm/mux20_91
    SLICE_X18Y23.CMUX    Topdc                 0.368   core1/rm/mux20_7
                                                       core1/rm/mux20_4
                                                       core1/rm/mux20_2_f7
    SLICE_X13Y17.A5      net (fanout=19)       1.473   core1/reg_right_data<13>
    SLICE_X13Y17.A       Tilo                  0.259   core1/current_immediate<3>
                                                       core1/Mmux_w_data251
    SLICE_X12Y17.D4      net (fanout=1)        0.785   core1/Mmux_w_data25
    SLICE_X12Y17.D       Tilo                  0.205   core1/rm/r15<11>
                                                       core1/Mmux_w_data252
    SLICE_X15Y23.C1      net (fanout=1)        1.498   core1/Mmux_w_data251
    SLICE_X15Y23.C       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data253
    SLICE_X15Y23.B4      net (fanout=1)        0.327   core1/Mmux_w_data252
    SLICE_X15Y23.B       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data258
    SLICE_X10Y23.BX      net (fanout=31)       0.934   core1/w_data<13>
    SLICE_X10Y23.CLK     Tdick                 0.086   core1/rm/r6<15>
                                                       core1/rm/r6_13
    -------------------------------------------------  ---------------------------
    Total                                      9.853ns (2.142ns logic, 7.711ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r24_13 (FF)
  Destination:          core1/rm/r6_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.248 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r24_13 to core1/rm/r6_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.391   core1/rm/r24<15>
                                                       core1/rm/r24_13
    SLICE_X15Y22.D3      net (fanout=2)        1.581   core1/rm/r24<13>
    SLICE_X15Y22.D       Tilo                  0.259   core1/rm/r24<15>
                                                       core1/rm/mux20_81
    SLICE_X18Y23.C2      net (fanout=1)        1.084   core1/rm/mux20_81
    SLICE_X18Y23.CMUX    Tilo                  0.361   core1/rm/mux20_7
                                                       core1/rm/mux20_3
                                                       core1/rm/mux20_2_f7
    SLICE_X13Y17.A5      net (fanout=19)       1.473   core1/reg_right_data<13>
    SLICE_X13Y17.A       Tilo                  0.259   core1/current_immediate<3>
                                                       core1/Mmux_w_data251
    SLICE_X12Y17.D4      net (fanout=1)        0.785   core1/Mmux_w_data25
    SLICE_X12Y17.D       Tilo                  0.205   core1/rm/r15<11>
                                                       core1/Mmux_w_data252
    SLICE_X15Y23.C1      net (fanout=1)        1.498   core1/Mmux_w_data251
    SLICE_X15Y23.C       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data253
    SLICE_X15Y23.B4      net (fanout=1)        0.327   core1/Mmux_w_data252
    SLICE_X15Y23.B       Tilo                  0.259   core1/rm/r19<14>
                                                       core1/Mmux_w_data258
    SLICE_X10Y23.BX      net (fanout=31)       0.934   core1/w_data<13>
    SLICE_X10Y23.CLK     Tdick                 0.086   core1/rm/r6<15>
                                                       core1/rm/r6_13
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (2.079ns logic, 7.682ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r17_7 (SLICE_X10Y9.DX), 2479 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/rm/r13_9 (FF)
  Destination:          core1/rm/r17_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.867ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.251 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/rm/r13_9 to core1/rm/r17_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BQ       Tcko                  0.447   core1/rm/r13<9>
                                                       core1/rm/r13_9
    SLICE_X13Y15.B1      net (fanout=2)        1.072   core1/rm/r13<9>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r8<8>
                                                       core1/rm/mux31_10
    SLICE_X14Y17.D1      net (fanout=1)        1.504   core1/rm/mux31_10
    SLICE_X14Y17.CMUX    Topdc                 0.368   core1/current_immediate<0>
                                                       core1/rm/mux31_4
                                                       core1/rm/mux31_2_f7
    SLICE_X20Y16.D3      net (fanout=18)       1.383   core1/reg_right_data<9>
    SLICE_X20Y16.CMUX    Topdc                 0.338   core1/Sh11
                                                       core1/Sh191_F
                                                       core1/Sh191
    SLICE_X20Y16.A2      net (fanout=2)        0.604   core1/Sh191
    SLICE_X20Y16.A       Tilo                  0.205   core1/Sh11
                                                       core1/Mmux_w_data703
    SLICE_X17Y11.B1      net (fanout=1)        1.648   core1/Mmux_w_data702
    SLICE_X17Y11.B       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data705
    SLICE_X17Y11.A5      net (fanout=1)        0.187   core1/Mmux_w_data704
    SLICE_X17Y11.A       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data707
    SLICE_X10Y9.DX       net (fanout=31)       1.248   core1/w_data<7>
    SLICE_X10Y9.CLK      Tdick                 0.086   core1/rm/r17<7>
                                                       core1/rm/r17_7
    -------------------------------------------------  ---------------------------
    Total                                      9.867ns (2.221ns logic, 7.646ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r17_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.341 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r17_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X15Y24.B5      net (fanout=160)      1.840   core1/reg_ndx_2<1>
    SLICE_X15Y24.B       Tilo                  0.259   core1/rm/r4<15>
                                                       core1/rm/mux22_91
    SLICE_X14Y20.D5      net (fanout=1)        0.594   core1/rm/mux22_91
    SLICE_X14Y20.CMUX    Topdc                 0.368   core1/rm/r2<15>
                                                       core1/rm/mux22_4
                                                       core1/rm/mux22_2_f7
    SLICE_X20Y16.C3      net (fanout=16)       1.486   core1/reg_right_data<15>
    SLICE_X20Y16.CMUX    Tilo                  0.343   core1/Sh11
                                                       core1/Sh191_G
                                                       core1/Sh191
    SLICE_X20Y16.A2      net (fanout=2)        0.604   core1/Sh191
    SLICE_X20Y16.A       Tilo                  0.205   core1/Sh11
                                                       core1/Mmux_w_data703
    SLICE_X17Y11.B1      net (fanout=1)        1.648   core1/Mmux_w_data702
    SLICE_X17Y11.B       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data705
    SLICE_X17Y11.A5      net (fanout=1)        0.187   core1/Mmux_w_data704
    SLICE_X17Y11.A       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data707
    SLICE_X10Y9.DX       net (fanout=31)       1.248   core1/w_data<7>
    SLICE_X10Y9.CLK      Tdick                 0.086   core1/rm/r17<7>
                                                       core1/rm/r17_7
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (2.226ns logic, 7.607ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r17_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.830ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.341 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r17_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X13Y15.B5      net (fanout=160)      1.035   core1/reg_ndx_2<1>
    SLICE_X13Y15.B       Tilo                  0.259   core1/rm/r8<8>
                                                       core1/rm/mux31_10
    SLICE_X14Y17.D1      net (fanout=1)        1.504   core1/rm/mux31_10
    SLICE_X14Y17.CMUX    Topdc                 0.368   core1/current_immediate<0>
                                                       core1/rm/mux31_4
                                                       core1/rm/mux31_2_f7
    SLICE_X20Y16.D3      net (fanout=18)       1.383   core1/reg_right_data<9>
    SLICE_X20Y16.CMUX    Topdc                 0.338   core1/Sh11
                                                       core1/Sh191_F
                                                       core1/Sh191
    SLICE_X20Y16.A2      net (fanout=2)        0.604   core1/Sh191
    SLICE_X20Y16.A       Tilo                  0.205   core1/Sh11
                                                       core1/Mmux_w_data703
    SLICE_X17Y11.B1      net (fanout=1)        1.648   core1/Mmux_w_data702
    SLICE_X17Y11.B       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data705
    SLICE_X17Y11.A5      net (fanout=1)        0.187   core1/Mmux_w_data704
    SLICE_X17Y11.A       Tilo                  0.259   core1/rm/r0<7>
                                                       core1/Mmux_w_data707
    SLICE_X10Y9.DX       net (fanout=31)       1.248   core1/w_data<7>
    SLICE_X10Y9.CLK      Tdick                 0.086   core1/rm/r17<7>
                                                       core1/rm/r17_7
    -------------------------------------------------  ---------------------------
    Total                                      9.830ns (2.221ns logic, 7.609ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/vpg/tempColor_4 (SLICE_X27Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/tempColor_4 (FF)
  Destination:          vga/vpg/tempColor_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/tempColor_4 to vga/vpg/tempColor_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.198   vga/vpg/tempColor<4>
                                                       vga/vpg/tempColor_4
    SLICE_X27Y23.D6      net (fanout=2)        0.025   vga/vpg/tempColor<4>
    SLICE_X27Y23.CLK     Tah         (-Th)    -0.215   vga/vpg/tempColor<4>
                                                       vga/vpg/Mmux_tempColor[7]_tempColor[7]_mux_59_OUT81
                                                       vga/vpg/tempColor_4
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point core1/current_immediate_12 (SLICE_X16Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core1/current_instruction_17 (FF)
  Destination:          core1/current_immediate_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core1/current_instruction_17 to core1/current_immediate_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.CQ      Tcko                  0.198   core1/current_instruction_17
                                                       core1/current_instruction_17
    SLICE_X16Y18.CX      net (fanout=3)        0.211   core1/current_instruction_17
    SLICE_X16Y18.CLK     Tckdi       (-Th)    -0.048   core1/current_immediate<12>
                                                       core1/current_immediate_12
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.246ns logic, 0.211ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point vga/vpg/tempColor_2 (SLICE_X26Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/tempColor_2 (FF)
  Destination:          vga/vpg/tempColor_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/tempColor_2 to vga/vpg/tempColor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y23.DQ      Tcko                  0.234   vga/vpg/tempColor<2>
                                                       vga/vpg/tempColor_2
    SLICE_X26Y23.D6      net (fanout=2)        0.027   vga/vpg/tempColor<2>
    SLICE_X26Y23.CLK     Tah         (-Th)    -0.197   vga/vpg/tempColor<2>
                                                       vga/vpg/Mmux_tempColor[7]_tempColor[7]_mux_59_OUT61
                                                       vga/vpg/tempColor_2
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.966|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1397070 paths, 0 nets, and 8467 connections

Design statistics:
   Minimum period:   9.966ns{1}   (Maximum frequency: 100.341MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 05 12:14:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



