<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: RCC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RCC</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html">typedef_RCC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangemet of the RCC peripheral.  <a href="structtypedef__RCC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__RCC__t.html">typedef_RCC_t</a> *)<a class="el" href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the RCC peripheral.  <a href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">More...</a><br /></td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d7b33fc26ca22c2011aaa97fecc43d8"></a>Control Register </p>
</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock enable  <a href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">More...</a><br /></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock ready flag  <a href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">More...</a><br /></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5cb4397b2095c31660a01b748386aa70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Internal high-speed clock trimming  <a href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">More...</a><br /></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Internal high-speed clock calibration  <a href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">More...</a><br /></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gadb8228c9020595b4cf9995137b8c9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock enable  <a href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">More...</a><br /></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga86a34e00182c83409d89ff566cb02cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock ready flag  <a href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">More...</a><br /></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa3288090671af5a959aae4d7f7696d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock bypass  <a href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">More...</a><br /></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gacc05308869ad055e1e6f2c32d738aecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock security system enable  <a href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">More...</a><br /></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gad0e73d5b0a4883e074d40029b49ee47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL enable  <a href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">More...</a><br /></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL clock ready flag  <a href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">More...</a><br /></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga3ccb8964b640530f1080f9ea549d8133"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S enable  <a href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">More...</a><br /></td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga7354703f289244a71753debf3ae26e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S clock ready flag  <a href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">More...</a><br /></td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PLLCFG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3f17cfe0ccc0a391cd26baa0921c3524"></a>PLL Configuration Register </p>
</td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6-bit] Division factor for the main PLL and PLLI2S  <a href="group__RCC.html#ga9a42e8b9ee60126976d9be056e5e66b1">More...</a><br /></td></tr>
<tr class="separator:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9-bit] Main PLL multiplication facotr for VCO  <a href="group__RCC.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">More...</a><br /></td></tr>
<tr class="separator:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2561745be271ee828e26de601f72162d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Main PLL division factor for main system clock  <a href="group__RCC.html#ga2561745be271ee828e26de601f72162d">More...</a><br /></td></tr>
<tr class="separator:ga2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL and PLLI2S entry clock source  <a href="group__RCC.html#ga92cb53ea81d2c47537eb217cc6659a2e">More...</a><br /></td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga546495f69f570cb4b81d4a59054c7ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Main PLL division factor for USB OTG, SDIO and Random number Gen  <a href="group__RCC.html#ga546495f69f570cb4b81d4a59054c7ed1">More...</a><br /></td></tr>
<tr class="separator:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CFGR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf2ebb20e41e596ce63ed5147cbbc0c5f"></a>Clock Configuration Register </p>
</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] System clock switch  <a href="group__RCC.html#ga0eea5e5f7743a7e8995b8beeb18355c1">More...</a><br /></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga15bf2269500dc97e137315f44aa015c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] System clock switch status  <a href="group__RCC.html#ga15bf2269500dc97e137315f44aa015c9">More...</a><br /></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafe10e66938644ee8054a2426ff23efea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] AHB prescaler  <a href="group__RCC.html#gafe10e66938644ee8054a2426ff23efea">More...</a><br /></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga50b2423a5fea74a47b9eb8ab51869412"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] APB1 low-speed prescaler  <a href="group__RCC.html#ga50b2423a5fea74a47b9eb8ab51869412">More...</a><br /></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gad61bd4f9f345ba41806813b0bfff1311"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] APB2 high-speed prescaler  <a href="group__RCC.html#gad61bd4f9f345ba41806813b0bfff1311">More...</a><br /></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c067c52ecd135252c691aad32c0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gad7c067c52ecd135252c691aad32c0b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] HSE dicision factor for RTC clock  <a href="group__RCC.html#gad7c067c52ecd135252c691aad32c0b83">More...</a><br /></td></tr>
<tr class="separator:gad7c067c52ecd135252c691aad32c0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Microcontroller clock output 1  <a href="group__RCC.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">More...</a><br /></td></tr>
<tr class="separator:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5d43413fd6b17bd988ccae9e34296412"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S clock selection  <a href="group__RCC.html#ga5d43413fd6b17bd988ccae9e34296412">More...</a><br /></td></tr>
<tr class="separator:ga5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga23171ca70972a106109a6e0804385ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] MCO1 prescaler  <a href="group__RCC.html#ga23171ca70972a106109a6e0804385ec5">More...</a><br /></td></tr>
<tr class="separator:ga23171ca70972a106109a6e0804385ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] MCO2 prescaler  <a href="group__RCC.html#gae387252f29b6f98cc1fffc4fa0719b6e">More...</a><br /></td></tr>
<tr class="separator:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga022248a1167714f4d847b89243dc5244"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Microcontroller clock output 2  <a href="group__RCC.html#ga022248a1167714f4d847b89243dc5244">More...</a><br /></td></tr>
<tr class="separator:ga022248a1167714f4d847b89243dc5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CIR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2ca973c3e7d622e7a4e74f886ea2138d"></a>Clock Interrupt Register </p>
</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt flag  <a href="group__RCC.html#gacb94ccfe6a212f020e732d1dd787a6fb">More...</a><br /></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt flag  <a href="group__RCC.html#gabfc100e7ae673dfcec7be79af0d91dfe">More...</a><br /></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad38877547c4cbbb94659d5726f377163"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt flag  <a href="group__RCC.html#gad38877547c4cbbb94659d5726f377163">More...</a><br /></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab738da3d89f4764d242872a61aca948c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab738da3d89f4764d242872a61aca948c">RCC_CIR_HSERFYF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab738da3d89f4764d242872a61aca948c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt flag  <a href="group__RCC.html#gab738da3d89f4764d242872a61aca948c">More...</a><br /></td></tr>
<tr class="separator:gab738da3d89f4764d242872a61aca948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga0f007895a17e668f22f7b8b24ca90aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt flag  <a href="group__RCC.html#ga0f007895a17e668f22f7b8b24ca90aec">More...</a><br /></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338d8663c078cf3d73e4bfaa44da093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gad338d8663c078cf3d73e4bfaa44da093"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S ready interrupt flag  <a href="group__RCC.html#gad338d8663c078cf3d73e4bfaa44da093">More...</a><br /></td></tr>
<tr class="separator:gad338d8663c078cf3d73e4bfaa44da093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gad66b719e4061294de35af58cc27aba7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CLock security system interrupt flag  <a href="group__RCC.html#gad66b719e4061294de35af58cc27aba7f">More...</a><br /></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga872ba937149a7372138df06f8188ab56"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt enable  <a href="group__RCC.html#ga872ba937149a7372138df06f8188ab56">More...</a><br /></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt enable  <a href="group__RCC.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">More...</a><br /></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac714351a6f9dab4741354fb017638580"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt enable  <a href="group__RCC.html#gac714351a6f9dab4741354fb017638580">More...</a><br /></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga5492f9b58600cf66616eb931b48b3c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt enable  <a href="group__RCC.html#ga5492f9b58600cf66616eb931b48b3c11">More...</a><br /></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b236f230a61f6e2b8e66373404300f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga32b236f230a61f6e2b8e66373404300f">RCC_CIR_PLLRDYUE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga32b236f230a61f6e2b8e66373404300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt enable  <a href="group__RCC.html#ga32b236f230a61f6e2b8e66373404300f">More...</a><br /></td></tr>
<tr class="separator:ga32b236f230a61f6e2b8e66373404300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2C ready interrupt enable  <a href="group__RCC.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">More...</a><br /></td></tr>
<tr class="separator:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga982989563f1a95c89bf7f4a25d99f704"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt clear  <a href="group__RCC.html#ga982989563f1a95c89bf7f4a25d99f704">More...</a><br /></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga144b5147f3a8d0bfda04618e301986aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt clear  <a href="group__RCC.html#ga144b5147f3a8d0bfda04618e301986aa">More...</a><br /></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gad1b58377908e5c31a684747d0a80ecb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt clear  <a href="group__RCC.html#gad1b58377908e5c31a684747d0a80ecb2">More...</a><br /></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga9464e8188d717902990b467a9396d238"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt clear  <a href="group__RCC.html#ga9464e8188d717902990b467a9396d238">More...</a><br /></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga245af864b194f0c2b2389ea1ee49a396"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt clear  <a href="group__RCC.html#ga245af864b194f0c2b2389ea1ee49a396">More...</a><br /></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a76faed5867947a839edb51b941ba47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0a76faed5867947a839edb51b941ba47">RCC_CIR_PLLI2CRDYC</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga0a76faed5867947a839edb51b941ba47"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2C ready interrupt clear  <a href="group__RCC.html#ga0a76faed5867947a839edb51b941ba47">More...</a><br /></td></tr>
<tr class="separator:ga0a76faed5867947a839edb51b941ba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga46edb2b9568f002feba7b4312ed92c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock security system interrupt clear  <a href="group__RCC.html#ga46edb2b9568f002feba7b4312ed92c1f">More...</a><br /></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB1RSTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1492e0bc72e8401122d160f542d88f62"></a>AHB1 Peripheral Reset Register </p>
</td></tr>
<tr class="memitem:ga6c171937e46c2b9a58f16ee82010509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6c171937e46c2b9a58f16ee82010509e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A reset  <a href="group__RCC.html#ga6c171937e46c2b9a58f16ee82010509e">More...</a><br /></td></tr>
<tr class="separator:ga6c171937e46c2b9a58f16ee82010509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B reset  <a href="group__RCC.html#ga8e60d32cb67768339fc47a2ba11b7a97">More...</a><br /></td></tr>
<tr class="separator:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C reset  <a href="group__RCC.html#ga8d02a09e1dafda744c7b27dca99fa3ef">More...</a><br /></td></tr>
<tr class="separator:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad16f3ce75bba03d8de4f5bc89c561337"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D reset  <a href="group__RCC.html#gad16f3ce75bba03d8de4f5bc89c561337">More...</a><br /></td></tr>
<tr class="separator:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9baeb0fd247300501274a9259a4b184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad9baeb0fd247300501274a9259a4b184"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E reset  <a href="group__RCC.html#gad9baeb0fd247300501274a9259a4b184">More...</a><br /></td></tr>
<tr class="separator:gad9baeb0fd247300501274a9259a4b184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H reset  <a href="group__RCC.html#ga587e3e32701cbd127d2afb19b9bff5fd">More...</a><br /></td></tr>
<tr class="separator:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f45f591e5e217833c6ab36a958543b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga94f45f591e5e217833c6ab36a958543b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC reset  <a href="group__RCC.html#ga94f45f591e5e217833c6ab36a958543b">More...</a><br /></td></tr>
<tr class="separator:ga94f45f591e5e217833c6ab36a958543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 reset  <a href="group__RCC.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">More...</a><br /></td></tr>
<tr class="separator:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 reset  <a href="group__RCC.html#ga827aea44c35a0c3eb815a5d7d8546c7b">More...</a><br /></td></tr>
<tr class="separator:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB2RSTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0fdbc8462258cd17b1c2f5bf5e05650a"></a>AHB2 Peripheral Reset Register </p>
</td></tr>
<tr class="memitem:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG reset  <a href="group__RCC.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">More...</a><br /></td></tr>
<tr class="separator:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB1RSTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpec0d2a22208452ccdf32c465e2f57a8f"></a>APB1 Peripheral Reset Register </p>
</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga51ca4659706d0e00333d4abff049dc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 2 reset  <a href="group__RCC.html#ga51ca4659706d0e00333d4abff049dc0d">More...</a><br /></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8680c562fd372b494a160594525d7ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 3 reset  <a href="group__RCC.html#ga8680c562fd372b494a160594525d7ce9">More...</a><br /></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6a720364de988965b6d2f91ed6519570"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TImer 4 reset  <a href="group__RCC.html#ga6a720364de988965b6d2f91ed6519570">More...</a><br /></td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga1d1233dd5266ba55d9951e3b1a334552"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 5 reset  <a href="group__RCC.html#ga1d1233dd5266ba55d9951e3b1a334552">More...</a><br /></td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog reset  <a href="group__RCC.html#ga0d2591ac0655a8798f4c16cef97e6f94">More...</a><br /></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga0a6289a35547cf0d5300706f9baa18ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 reset  <a href="group__RCC.html#ga0a6289a35547cf0d5300706f9baa18ea">More...</a><br /></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 reset  <a href="group__RCC.html#ga261e0f1b39cd1cab41ec6bf40c21867b">More...</a><br /></td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 reset  <a href="group__RCC.html#ga195c39f08384ca1fa13b53a31d65d0a5">More...</a><br /></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gadcd25346a7d7b0009090adfbca899b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 reset  <a href="group__RCC.html#gadcd25346a7d7b0009090adfbca899b93">More...</a><br /></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 reset  <a href="group__RCC.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">More...</a><br /></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 reset  <a href="group__RCC.html#gab8dd6bd89cdf6b6b7affee5594bda87f">More...</a><br /></td></tr>
<tr class="separator:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga274d8cb48f0e89831efabea66d64af2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power interface reset  <a href="group__RCC.html#ga274d8cb48f0e89831efabea66d64af2a">More...</a><br /></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB2RSTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3b3f4e68f8eb428136c7de628ab24923"></a>APB2 Peripheral Reset Register </p>
</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 reset  <a href="group__RCC.html#ga5bd060cbefaef05487963bbd6c48d7c6">More...</a><br /></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 reset  <a href="group__RCC.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">More...</a><br /></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1df682293e15ed44b081d626220178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gada1df682293e15ed44b081d626220178"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 reset  <a href="group__RCC.html#gada1df682293e15ed44b081d626220178">More...</a><br /></td></tr>
<tr class="separator:gada1df682293e15ed44b081d626220178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7b818d0d9747621c936ad16c93a4956a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 reset  <a href="group__RCC.html#ga7b818d0d9747621c936ad16c93a4956a">More...</a><br /></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga754451a96f4c4faf63a29ca1a132c64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO reset  <a href="group__RCC.html#ga754451a96f4c4faf63a29ca1a132c64d">More...</a><br /></td></tr>
<tr class="separator:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga345f05d3508a9fd5128208761feb29fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 reset  <a href="group__RCC.html#ga345f05d3508a9fd5128208761feb29fb">More...</a><br /></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 reset  <a href="group__RCC.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">More...</a><br /></td></tr>
<tr class="separator:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga813d42b8d48ae6379c053a44870af49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] System configuration controller reset  <a href="group__RCC.html#ga813d42b8d48ae6379c053a44870af49d">More...</a><br /></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab3aa588d4814a289d939e111492724af"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 reset  <a href="group__RCC.html#gab3aa588d4814a289d939e111492724af">More...</a><br /></td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gac76155acdc99c8c6502ba3beba818f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 reset  <a href="group__RCC.html#gac76155acdc99c8c6502ba3beba818f42">More...</a><br /></td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 reset  <a href="group__RCC.html#ga9651c8201d42ba03bb1bf89d9d39e60c">More...</a><br /></td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB1ENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpef83dac9eae53bebd31ec9e4eee202a2"></a>AHB1 Periheral Clock Enable Register </p>
</td></tr>
<tr class="memitem:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A clock enable  <a href="group__RCC.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">More...</a><br /></td></tr>
<tr class="separator:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B clock enable  <a href="group__RCC.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">More...</a><br /></td></tr>
<tr class="separator:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C clock enable  <a href="group__RCC.html#gae8a8b42e33aef2a7bc2d41ad9d231733">More...</a><br /></td></tr>
<tr class="separator:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D clock enable  <a href="group__RCC.html#gaebd8146e91c76f14af8dfe78a1c2d916">More...</a><br /></td></tr>
<tr class="separator:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E clock enable  <a href="group__RCC.html#ga67a9094e0e464eaa8e25f854f90abfc6">More...</a><br /></td></tr>
<tr class="separator:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb16afc550121895822ebb22108196b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadb16afc550121895822ebb22108196b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H clock enable  <a href="group__RCC.html#gadb16afc550121895822ebb22108196b6">More...</a><br /></td></tr>
<tr class="separator:gadb16afc550121895822ebb22108196b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d41f31401e812f839defee241df83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gafa3d41f31401e812f839defee241df83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC clock enable  <a href="group__RCC.html#gafa3d41f31401e812f839defee241df83">More...</a><br /></td></tr>
<tr class="separator:gafa3d41f31401e812f839defee241df83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07b00778a51a4e52b911aeccb897aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gae07b00778a51a4e52b911aeccb897aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 clock enable  <a href="group__RCC.html#gae07b00778a51a4e52b911aeccb897aba">More...</a><br /></td></tr>
<tr class="separator:gae07b00778a51a4e52b911aeccb897aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 clock enable  <a href="group__RCC.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">More...</a><br /></td></tr>
<tr class="separator:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB2ENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2ae6f89fb2f7c04d0d4464e5250da1c1"></a>AHB2 Peripheral Clock Enable Register </p>
</td></tr>
<tr class="memitem:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG clock enable  <a href="group__RCC.html#ga22576caeba7c7a1e6afdd0b90394c76d">More...</a><br /></td></tr>
<tr class="separator:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB1ENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaa6fd8785980a72f348980ceb60624cd"></a>APB1 Peripheral Clock Enable Register </p>
</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 2 clock enable  <a href="group__RCC.html#gacd3966a4d6ae47f06b3c095eaf26a610">More...</a><br /></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 3 clock enable  <a href="group__RCC.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">More...</a><br /></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TImer 4 clock enable  <a href="group__RCC.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">More...</a><br /></td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga49abbbc8fd297c544df2d337b28f80e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 5 clock enable  <a href="group__RCC.html#ga49abbbc8fd297c544df2d337b28f80e4">More...</a><br /></td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaf712b922ee776a972d2efa3da0ea4733"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog clock enable  <a href="group__RCC.html#gaf712b922ee776a972d2efa3da0ea4733">More...</a><br /></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gafdce64692c44bf95efbf2fed054e59be"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 clock enable  <a href="group__RCC.html#gafdce64692c44bf95efbf2fed054e59be">More...</a><br /></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8757f8d1e1ff1447e08e5abea4615083"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 clock enable  <a href="group__RCC.html#ga8757f8d1e1ff1447e08e5abea4615083">More...</a><br /></td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gab840af4f735ec36419d61c7db3cfa00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 clock enable  <a href="group__RCC.html#gab840af4f735ec36419d61c7db3cfa00d">More...</a><br /></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 clock enable  <a href="group__RCC.html#ga5ca3afe0c517702b2d1366b692c8db0e">More...</a><br /></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 clock enable  <a href="group__RCC.html#gafd7d1c3c7dbe20aea87a694ae15840f6">More...</a><br /></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96621806b8fb96891efa9364e370f3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga96621806b8fb96891efa9364e370f3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 clock enable  <a href="group__RCC.html#ga96621806b8fb96891efa9364e370f3f7">More...</a><br /></td></tr>
<tr class="separator:ga96621806b8fb96891efa9364e370f3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga5c19997ccd28464b80a7c3325da0ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power interface clock enable  <a href="group__RCC.html#ga5c19997ccd28464b80a7c3325da0ca60">More...</a><br /></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB2ENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa1ca03654bcb1e6fb0d8b93f4026eea9"></a>APB2 Peripheral Clock Enable Register </p>
</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga25852ad4ebc09edc724814de967816bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 clock enable  <a href="group__RCC.html#ga25852ad4ebc09edc724814de967816bc">More...</a><br /></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4666bb90842e8134b32e6a34a0f165f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 clock enable  <a href="group__RCC.html#ga4666bb90842e8134b32e6a34a0f165f3">More...</a><br /></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0569d91f3b18ae130b7a09e0100c4459"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 clock enable  <a href="group__RCC.html#ga0569d91f3b18ae130b7a09e0100c4459">More...</a><br /></td></tr>
<tr class="separator:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 clock enable  <a href="group__RCC.html#ga57b9f50cb96a2e4ceba37728b4a32a42">More...</a><br /></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf714bbe5b378910693dbfe824b70de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gabf714bbe5b378910693dbfe824b70de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO clock enable  <a href="group__RCC.html#gabf714bbe5b378910693dbfe824b70de8">More...</a><br /></td></tr>
<tr class="separator:gabf714bbe5b378910693dbfe824b70de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gae08a3510371b9234eb96369c91d3552f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 clock enable  <a href="group__RCC.html#gae08a3510371b9234eb96369c91d3552f">More...</a><br /></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac9b531ccde79f9f1c5b7b63169016e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 clock enable  <a href="group__RCC.html#gac9b531ccde79f9f1c5b7b63169016e16">More...</a><br /></td></tr>
<tr class="separator:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] System configuration controller clock enable  <a href="group__RCC.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">More...</a><br /></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga987ebd8255dc8f9c09127e1d608d1065"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 clock enable  <a href="group__RCC.html#ga987ebd8255dc8f9c09127e1d608d1065">More...</a><br /></td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaa98e28e157787e24b93af95273ab3055"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 clock enable  <a href="group__RCC.html#gaa98e28e157787e24b93af95273ab3055">More...</a><br /></td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 clock enable  <a href="group__RCC.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">More...</a><br /></td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB1LPENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2661e8241479eeeeea2fbc453c20945f"></a>AHB1 Peripheral Clock Enable in Low Power Mode Register </p>
</td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A clock enabled during sleep mode  <a href="group__RCC.html#gaf1076b0644c026ab480efdb6aa8c74fb">More...</a><br /></td></tr>
<tr class="separator:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B clock enabled during sleep mode  <a href="group__RCC.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">More...</a><br /></td></tr>
<tr class="separator:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gac86ad592684edae0ba2cafd22a4f04d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C clock enabled during sleep mode  <a href="group__RCC.html#gac86ad592684edae0ba2cafd22a4f04d1">More...</a><br /></td></tr>
<tr class="separator:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89002894839d323b05c4b3f674b54470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga89002894839d323b05c4b3f674b54470"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D clock enabled during sleep mode  <a href="group__RCC.html#ga89002894839d323b05c4b3f674b54470">More...</a><br /></td></tr>
<tr class="separator:ga89002894839d323b05c4b3f674b54470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2980a6e02550369d05e121ff6f16505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga2980a6e02550369d05e121ff6f16505c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E clock enabled during sleep mode  <a href="group__RCC.html#ga2980a6e02550369d05e121ff6f16505c">More...</a><br /></td></tr>
<tr class="separator:ga2980a6e02550369d05e121ff6f16505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga197be77b89e9eae127a536bd2601ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H clock enabled during sleep mode  <a href="group__RCC.html#ga197be77b89e9eae127a536bd2601ded9">More...</a><br /></td></tr>
<tr class="separator:ga197be77b89e9eae127a536bd2601ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga7333e14b5ccf6d608232ea52a10f7052"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC clock enabled during sleep mode  <a href="group__RCC.html#ga7333e14b5ccf6d608232ea52a10f7052">More...</a><br /></td></tr>
<tr class="separator:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga378f6e2ad9fef59f28db829d2074e796"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Flash interface clock enabled during sleep mode  <a href="group__RCC.html#ga378f6e2ad9fef59f28db829d2074e796">More...</a><br /></td></tr>
<tr class="separator:ga378f6e2ad9fef59f28db829d2074e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga4cd1fbd9113809a6a3c904617647219c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SRAM1 interface clock enabled during sleep mode  <a href="group__RCC.html#ga4cd1fbd9113809a6a3c904617647219c">More...</a><br /></td></tr>
<tr class="separator:ga4cd1fbd9113809a6a3c904617647219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 clock enabled during sleep mode  <a href="group__RCC.html#ga7d6c8ae1441d545d18c54b30c6a0da77">More...</a><br /></td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 clock enabled during sleep mode  <a href="group__RCC.html#ga9e2d376f6c7db4266a5b039a3aa6c207">More...</a><br /></td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">AHB2LPENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9f165d4d062456a0e1943a5c23936d65"></a>AHB2 Peripheral Clock Enable in Low Power Mode Register </p>
</td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG FS clock enabled during sleep mode  <a href="group__RCC.html#gac0fd858d073b14216ae0d716ba4f1dd3">More...</a><br /></td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB1LPENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfdd3763e6cfee18c882f8ec47e0174cb"></a>APB1 Peripheral Clock Enable in Low Power Mode Register </p>
</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM2 clock enable dutin sleep mode  <a href="group__RCC.html#ga1f561f8bfc556b52335ec2a32ba81c44">More...</a><br /></td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM3 clock enable dutin sleep mode  <a href="group__RCC.html#ga9391d99885a0a6fbaf3447117ac0f7aa">More...</a><br /></td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM4 clock enable dutin sleep mode  <a href="group__RCC.html#ga6f04aff278b72fbf6acbe0ad947b06ae">More...</a><br /></td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM5 clock enable dutin sleep mode  <a href="group__RCC.html#ga5741a6c45b9de1d0c927beb87f399dd9">More...</a><br /></td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] WWDG clock enable dutin sleep mode  <a href="group__RCC.html#ga13f3db4ac67bf32c994364cc43f4fe8b">More...</a><br /></td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 clock enable dutin sleep mode  <a href="group__RCC.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">More...</a><br /></td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gae8acbff235a15b58d1be0f065cdb5472"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 clock enable dutin sleep mode  <a href="group__RCC.html#gae8acbff235a15b58d1be0f065cdb5472">More...</a><br /></td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga6055c39af369463e14d6ff2017043671"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 clock enable dutin sleep mode  <a href="group__RCC.html#ga6055c39af369463e14d6ff2017043671">More...</a><br /></td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 clock enable dutin sleep mode  <a href="group__RCC.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">More...</a><br /></td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaf6a53d37df11a56412ae06f73626f637"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 clock enable dutin sleep mode  <a href="group__RCC.html#gaf6a53d37df11a56412ae06f73626f637">More...</a><br /></td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 clock enable dutin sleep mode  <a href="group__RCC.html#ga5abf01e4149d71e8427eefcd2e429fe9">More...</a><br /></td></tr>
<tr class="separator:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga274fa282ad1ff40b747644bf9360feb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PWR clock enable dutin sleep mode  <a href="group__RCC.html#ga274fa282ad1ff40b747644bf9360feb4">More...</a><br /></td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">APB2LPENR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp78770a4426d1796381298382915f5b6e"></a>APB2 Peripheral Clock Enable in Low Power Mode Register </p>
</td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga82580245686c32761e8354fb174ba5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 clock enable dutin sleep mode  <a href="group__RCC.html#ga82580245686c32761e8354fb174ba5dd">More...</a><br /></td></tr>
<tr class="separator:ga82580245686c32761e8354fb174ba5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab8b429bc8d52abd1ba3818a82542bb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 clock enable dutin sleep mode  <a href="group__RCC.html#gab8b429bc8d52abd1ba3818a82542bb98">More...</a><br /></td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 clock enable dutin sleep mode  <a href="group__RCC.html#ga2b82eb1986da9ed32e6701d01fffe55d">More...</a><br /></td></tr>
<tr class="separator:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga126a8791f77cecc599e32d2c882a4dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 clock enable dutin sleep mode  <a href="group__RCC.html#ga126a8791f77cecc599e32d2c882a4dab">More...</a><br /></td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO clock enable dutin sleep mode  <a href="group__RCC.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">More...</a><br /></td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 clock enable dutin sleep mode  <a href="group__RCC.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">More...</a><br /></td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 clock enable dutin sleep mode  <a href="group__RCC.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">More...</a><br /></td></tr>
<tr class="separator:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SYSCFG clock enable dutin sleep mode  <a href="group__RCC.html#gaaa82cfc33f0cf71220398bbe1c4b412e">More...</a><br /></td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 clock enable dutin sleep mode  <a href="group__RCC.html#ga91b882f3dc2b939a53ed3f4caa537de1">More...</a><br /></td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 clock enable dutin sleep mode  <a href="group__RCC.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">More...</a><br /></td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 clock enable dutin sleep mode  <a href="group__RCC.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">More...</a><br /></td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BDCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfa42425ce3288a177cae5050b7feb37e"></a>Backup Domain Control Register </p>
</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga00145f8814cb9a5b180d76499d97aead"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External low-speed oscillator enable  <a href="group__RCC.html#ga00145f8814cb9a5b180d76499d97aead">More...</a><br /></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaafca81172ed857ce6b94582fcaada87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External Low-speed oscillator ready  <a href="group__RCC.html#gaafca81172ed857ce6b94582fcaada87c">More...</a><br /></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga542dffd7f8dc4da5401b54d822a22af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External low-speed oscillator bypass  <a href="group__RCC.html#ga542dffd7f8dc4da5401b54d822a22af0">More...</a><br /></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gabe30dbd38f6456990ee641648bc05d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] RTC clock source selection  <a href="group__RCC.html#gabe30dbd38f6456990ee641648bc05d40">More...</a><br /></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga79ea6f2df75f09b17df9582037ed6a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RTC clock enable  <a href="group__RCC.html#ga79ea6f2df75f09b17df9582037ed6a53">More...</a><br /></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup domain software reset  <a href="group__RCC.html#ga2b85b3ab656dfa2809b15e6e530c17a2">More...</a><br /></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CSR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9dbebbc8de3ea0e81606b05de0fff36d"></a>Clock Control &amp; Status Register </p>
</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal low-speed oscillator enable  <a href="group__RCC.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">More...</a><br /></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab569110e757aee573ebf9ad80812e8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal low-speed oscillator ready  <a href="group__RCC.html#gab569110e757aee573ebf9ad80812e8bb">More...</a><br /></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gafc26c5996b14005a70afbeaa29aae716"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Remove reset flag  <a href="group__RCC.html#gafc26c5996b14005a70afbeaa29aae716">More...</a><br /></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] BOR reset flag  <a href="group__RCC.html#ga6685c7bd94a46c82c7ca69afa1707c39">More...</a><br /></td></tr>
<tr class="separator:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga4e26d2902d11e638cd0b702332f53ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PIN reset flag  <a href="group__RCC.html#ga4e26d2902d11e638cd0b702332f53ab1">More...</a><br /></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] POR/PDR reset flag  <a href="group__RCC.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">More...</a><br /></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga16e89534934436ee8958440882b71e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software reset flag  <a href="group__RCC.html#ga16e89534934436ee8958440882b71e6f">More...</a><br /></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Independent watchdog reset flag  <a href="group__RCC.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">More...</a><br /></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog reset flag  <a href="group__RCC.html#gacabd7bbde7e78c9c8f5fd46e34771826">More...</a><br /></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga675455250b91f125d52f5d347c2c0fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power reset flag  <a href="group__RCC.html#ga675455250b91f125d52f5d347c2c0fbf">More...</a><br /></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SSCGR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd127094891fc0a7b815c2542816b396f"></a>Spread Spectrum Clock Generation Register </p>
</td></tr>
<tr class="memitem:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[13-bit] Modulation period  <a href="group__RCC.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">More...</a><br /></td></tr>
<tr class="separator:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f801e25eb841262467f54e7325b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga0f801e25eb841262467f54e7325b7806"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15-bit] Incrementation step  <a href="group__RCC.html#ga0f801e25eb841262467f54e7325b7806">More...</a><br /></td></tr>
<tr class="separator:ga0f801e25eb841262467f54e7325b7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga392689f6486224a7f19d7ad0cd195687"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Spread Select  <a href="group__RCC.html#ga392689f6486224a7f19d7ad0cd195687">More...</a><br /></td></tr>
<tr class="separator:ga392689f6486224a7f19d7ad0cd195687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Spread Spectrum modulation enable  <a href="group__RCC.html#ga8885c04bcb786b89e26f066f4ccf06e0">More...</a><br /></td></tr>
<tr class="separator:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PLLI2SCFG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb2166edd0bc2cb5e40a636f67ed79683"></a>PLLI2S Configuration Register </p>
</td></tr>
<tr class="memitem:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga68db5b1d90f9b62359888ed1175a0cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9-bit] PLLI2S multiplication factor for VCO  <a href="group__RCC.html#ga68db5b1d90f9b62359888ed1175a0cef">More...</a><br /></td></tr>
<tr class="separator:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c599fc84dcde859974ed5b334e90f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga0c599fc84dcde859974ed5b334e90f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] PLLI2S division factor I2S clocks  <a href="group__RCC.html#ga0c599fc84dcde859974ed5b334e90f50">More...</a><br /></td></tr>
<tr class="separator:ga0c599fc84dcde859974ed5b334e90f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DCKCFGR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp98778339f80c492ca27a8241ef575a32"></a>Dedicated Clocks Configuration Register </p>
</td></tr>
<tr class="memitem:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga78cc4107f023df9a3168daf04ba1c2da">RCC_DCKCFGR_TIMPRE</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga78cc4107f023df9a3168daf04ba1c2da"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timers clocks prescaler selection  <a href="group__RCC.html#ga78cc4107f023df9a3168daf04ba1c2da">More...</a><br /></td></tr>
<tr class="separator:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&nbsp;</a></span>RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="structtypedef__RCC__t.html">typedef_RCC_t</a> *)<a class="el" href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa3d41f31401e812f839defee241df83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3d41f31401e812f839defee241df83">&#9670;&nbsp;</a></span>RCC_AHB1ENR_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_CRCEN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae07b00778a51a4e52b911aeccb897aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07b00778a51a4e52b911aeccb897aba">&#9670;&nbsp;</a></span>RCC_AHB1ENR_DMA1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_DMA1EN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga664a5d572a39a0c084e4ee7c1cf7df0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga664a5d572a39a0c084e4ee7c1cf7df0d">&#9670;&nbsp;</a></span>RCC_AHB1ENR_DMA2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_DMA2EN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ff46fb3b30fc6792e4fd18fcb0941b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff46fb3b30fc6792e4fd18fcb0941b5">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOAEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7f408f92e7fd49b0957b8cb4ff31ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f408f92e7fd49b0957b8cb4ff31ca5">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOBEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8a8b42e33aef2a7bc2d41ad9d231733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8a8b42e33aef2a7bc2d41ad9d231733">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOCEN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebd8146e91c76f14af8dfe78a1c2d916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd8146e91c76f14af8dfe78a1c2d916">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIODEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIODEN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67a9094e0e464eaa8e25f854f90abfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a9094e0e464eaa8e25f854f90abfc6">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOEEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb16afc550121895822ebb22108196b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb16afc550121895822ebb22108196b6">&#9670;&nbsp;</a></span>RCC_AHB1ENR_GPIOHEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR_GPIOHEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7333e14b5ccf6d608232ea52a10f7052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7333e14b5ccf6d608232ea52a10f7052">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_CRCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_CRCLPEN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d6c8ae1441d545d18c54b30c6a0da77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6c8ae1441d545d18c54b30c6a0da77">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_DMA1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_DMA1LPEN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e2d376f6c7db4266a5b039a3aa6c207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2d376f6c7db4266a5b039a3aa6c207">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_DMA2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_DMA2LPEN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga378f6e2ad9fef59f28db829d2074e796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378f6e2ad9fef59f28db829d2074e796">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_FLITFLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_FLITFLPEN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1076b0644c026ab480efdb6aa8c74fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1076b0644c026ab480efdb6aa8c74fb">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOALPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOALPEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55f6ff35a37c4b9106c9e8aa18ab4545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f6ff35a37c4b9106c9e8aa18ab4545">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOBLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOBLPEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac86ad592684edae0ba2cafd22a4f04d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86ad592684edae0ba2cafd22a4f04d1">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOCLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOCLPEN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89002894839d323b05c4b3f674b54470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89002894839d323b05c4b3f674b54470">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIODLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIODLPEN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2980a6e02550369d05e121ff6f16505c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2980a6e02550369d05e121ff6f16505c">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOELPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOELPEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga197be77b89e9eae127a536bd2601ded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197be77b89e9eae127a536bd2601ded9">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_GPIOHLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_GPIOHLPEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4cd1fbd9113809a6a3c904617647219c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd1fbd9113809a6a3c904617647219c">&#9670;&nbsp;</a></span>RCC_AHB1LPENR_SRAM1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR_SRAM1LPEN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga94f45f591e5e217833c6ab36a958543b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f45f591e5e217833c6ab36a958543b">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_CRCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_CRCRST&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4d1655ddfb777fce28b1d6b9a9c2d0e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_DMA1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_DMA1RST&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga827aea44c35a0c3eb815a5d7d8546c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga827aea44c35a0c3eb815a5d7d8546c7b">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_DMA2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_DMA2RST&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c171937e46c2b9a58f16ee82010509e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c171937e46c2b9a58f16ee82010509e">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIOARST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIOARST&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e60d32cb67768339fc47a2ba11b7a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e60d32cb67768339fc47a2ba11b7a97">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIOBRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIOBRST&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d02a09e1dafda744c7b27dca99fa3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d02a09e1dafda744c7b27dca99fa3ef">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIOCRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIOCRST&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad16f3ce75bba03d8de4f5bc89c561337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16f3ce75bba03d8de4f5bc89c561337">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIODRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIODRST&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9baeb0fd247300501274a9259a4b184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9baeb0fd247300501274a9259a4b184">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIOERST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIOERST&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga587e3e32701cbd127d2afb19b9bff5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga587e3e32701cbd127d2afb19b9bff5fd">&#9670;&nbsp;</a></span>RCC_AHB1RSTR_GPIOHRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR_GPIOHRST&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22576caeba7c7a1e6afdd0b90394c76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22576caeba7c7a1e6afdd0b90394c76d">&#9670;&nbsp;</a></span>RCC_AHB2ENR_OTGFSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2ENR_OTGFSEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0fd858d073b14216ae0d716ba4f1dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0fd858d073b14216ae0d716ba4f1dd3">&#9670;&nbsp;</a></span>RCC_AHB2LPENR_OTGFSLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR_OTGFSLPEN&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1b8b894a2f1ea24b4799c7a30abbb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b8b894a2f1ea24b4799c7a30abbb5a">&#9670;&nbsp;</a></span>RCC_AHB2RSTR_OTGFSRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2RSTR_OTGFSRST&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca3afe0c517702b2d1366b692c8db0e">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C1EN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7d1c3c7dbe20aea87a694ae15840f6">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C2EN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96621806b8fb96891efa9364e370f3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96621806b8fb96891efa9364e370f3f7">&#9670;&nbsp;</a></span>RCC_APB1ENR_I2C3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_I2C3EN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c19997ccd28464b80a7c3325da0ca60">&#9670;&nbsp;</a></span>RCC_APB1ENR_PWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_PWREN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafdce64692c44bf95efbf2fed054e59be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdce64692c44bf95efbf2fed054e59be">&#9670;&nbsp;</a></span>RCC_APB1ENR_SPI2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_SPI2EN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8757f8d1e1ff1447e08e5abea4615083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8757f8d1e1ff1447e08e5abea4615083">&#9670;&nbsp;</a></span>RCC_APB1ENR_SPI3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_SPI3EN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd3966a4d6ae47f06b3c095eaf26a610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3966a4d6ae47f06b3c095eaf26a610">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM2EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bfa33eb00ee30c6e22f7ceea464ac7">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM3EN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fbbf6b1beeec92c7d80e9e05bd1461">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM4EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM4EN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49abbbc8fd297c544df2d337b28f80e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49abbbc8fd297c544df2d337b28f80e4">&#9670;&nbsp;</a></span>RCC_APB1ENR_TIM5EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_TIM5EN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab840af4f735ec36419d61c7db3cfa00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab840af4f735ec36419d61c7db3cfa00d">&#9670;&nbsp;</a></span>RCC_APB1ENR_USART2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_USART2EN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf712b922ee776a972d2efa3da0ea4733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf712b922ee776a972d2efa3da0ea4733">&#9670;&nbsp;</a></span>RCC_APB1ENR_WWDGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR_WWDGEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33286469d0a9b9fedbc2b60aa6cd7da7">&#9670;&nbsp;</a></span>RCC_APB1LPENR_I2C1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C1LPEN&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6a53d37df11a56412ae06f73626f637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6a53d37df11a56412ae06f73626f637">&#9670;&nbsp;</a></span>RCC_APB1LPENR_I2C2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C2LPEN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5abf01e4149d71e8427eefcd2e429fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5abf01e4149d71e8427eefcd2e429fe9">&#9670;&nbsp;</a></span>RCC_APB1LPENR_I2C3LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_I2C3LPEN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga274fa282ad1ff40b747644bf9360feb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274fa282ad1ff40b747644bf9360feb4">&#9670;&nbsp;</a></span>RCC_APB1LPENR_PWRLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_PWRLPEN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41dcbf845448cbb1b75c0ad7e83b77cb">&#9670;&nbsp;</a></span>RCC_APB1LPENR_SPI2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_SPI2LPEN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8acbff235a15b58d1be0f065cdb5472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8acbff235a15b58d1be0f065cdb5472">&#9670;&nbsp;</a></span>RCC_APB1LPENR_SPI3LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_SPI3LPEN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f561f8bfc556b52335ec2a32ba81c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f561f8bfc556b52335ec2a32ba81c44">&#9670;&nbsp;</a></span>RCC_APB1LPENR_TIM2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM2LPEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9391d99885a0a6fbaf3447117ac0f7aa">&#9670;&nbsp;</a></span>RCC_APB1LPENR_TIM3LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM3LPEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f04aff278b72fbf6acbe0ad947b06ae">&#9670;&nbsp;</a></span>RCC_APB1LPENR_TIM4LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM4LPEN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5741a6c45b9de1d0c927beb87f399dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5741a6c45b9de1d0c927beb87f399dd9">&#9670;&nbsp;</a></span>RCC_APB1LPENR_TIM5LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_TIM5LPEN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6055c39af369463e14d6ff2017043671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6055c39af369463e14d6ff2017043671">&#9670;&nbsp;</a></span>RCC_APB1LPENR_USART2LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_USART2LPEN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f3db4ac67bf32c994364cc43f4fe8b">&#9670;&nbsp;</a></span>RCC_APB1LPENR_WWDGLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR_WWDGLPEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadcd25346a7d7b0009090adfbca899b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd25346a7d7b0009090adfbca899b93">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C1RST&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412d59407e5dad43cf8ae1ea6f8bc5c3">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C2RST&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab8dd6bd89cdf6b6b7affee5594bda87f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8dd6bd89cdf6b6b7affee5594bda87f">&#9670;&nbsp;</a></span>RCC_APB1RSTR_I2C3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_I2C3RST&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga274d8cb48f0e89831efabea66d64af2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga274d8cb48f0e89831efabea66d64af2a">&#9670;&nbsp;</a></span>RCC_APB1RSTR_PWRRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_PWRRST&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a6289a35547cf0d5300706f9baa18ea">&#9670;&nbsp;</a></span>RCC_APB1RSTR_SPI2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI2RST&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga261e0f1b39cd1cab41ec6bf40c21867b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261e0f1b39cd1cab41ec6bf40c21867b">&#9670;&nbsp;</a></span>RCC_APB1RSTR_SPI3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_SPI3RST&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51ca4659706d0e00333d4abff049dc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ca4659706d0e00333d4abff049dc0d">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM2RST&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8680c562fd372b494a160594525d7ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8680c562fd372b494a160594525d7ce9">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM3RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM3RST&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6a720364de988965b6d2f91ed6519570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a720364de988965b6d2f91ed6519570">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM4RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM4RST&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d1233dd5266ba55d9951e3b1a334552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d1233dd5266ba55d9951e3b1a334552">&#9670;&nbsp;</a></span>RCC_APB1RSTR_TIM5RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_TIM5RST&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195c39f08384ca1fa13b53a31d65d0a5">&#9670;&nbsp;</a></span>RCC_APB1RSTR_USART2RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_USART2RST&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2591ac0655a8798f4c16cef97e6f94">&#9670;&nbsp;</a></span>RCC_APB1RSTR_WWDGRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR_WWDGRST&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b9f50cb96a2e4ceba37728b4a32a42">&#9670;&nbsp;</a></span>RCC_APB2ENR_ADC1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_ADC1EN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf714bbe5b378910693dbfe824b70de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf714bbe5b378910693dbfe824b70de8">&#9670;&nbsp;</a></span>RCC_APB2ENR_SDIOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SDIOEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae08a3510371b9234eb96369c91d3552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08a3510371b9234eb96369c91d3552f">&#9670;&nbsp;</a></span>RCC_APB2ENR_SPI1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI1EN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9b531ccde79f9f1c5b7b63169016e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9b531ccde79f9f1c5b7b63169016e16">&#9670;&nbsp;</a></span>RCC_APB2ENR_SPI4EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SPI4EN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">&#9670;&nbsp;</a></span>RCC_APB2ENR_SYSCFGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_SYSCFGEN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa98e28e157787e24b93af95273ab3055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98e28e157787e24b93af95273ab3055">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM10EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM10EN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1d2aeebc8ccf4e2ee18f4d924a35188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d2aeebc8ccf4e2ee18f4d924a35188">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM11EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM11EN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25852ad4ebc09edc724814de967816bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25852ad4ebc09edc724814de967816bc">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM1EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga987ebd8255dc8f9c09127e1d608d1065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987ebd8255dc8f9c09127e1d608d1065">&#9670;&nbsp;</a></span>RCC_APB2ENR_TIM9EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_TIM9EN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4666bb90842e8134b32e6a34a0f165f3">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART1EN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0569d91f3b18ae130b7a09e0100c4459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0569d91f3b18ae130b7a09e0100c4459">&#9670;&nbsp;</a></span>RCC_APB2ENR_USART6EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR_USART6EN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga126a8791f77cecc599e32d2c882a4dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga126a8791f77cecc599e32d2c882a4dab">&#9670;&nbsp;</a></span>RCC_APB2LPENR_ADC1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_ADC1LPEN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a740fdf8313fbdd00dd97eb73afc4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a740fdf8313fbdd00dd97eb73afc4dc">&#9670;&nbsp;</a></span>RCC_APB2LPENR_SDIOLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SDIOLPEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6729058e54f4b8f8ae01d5b3586aaa">&#9670;&nbsp;</a></span>RCC_APB2LPENR_SPI1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SPI1LPEN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3abbbc5e7b28b72c8a9f0a0358d0b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3abbbc5e7b28b72c8a9f0a0358d0b13">&#9670;&nbsp;</a></span>RCC_APB2LPENR_SPI4LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SPI4LPEN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa82cfc33f0cf71220398bbe1c4b412e">&#9670;&nbsp;</a></span>RCC_APB2LPENR_SYSCFGLPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_SYSCFGLPEN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7999e2ebeb1300d0cf6a59ad92c41b6">&#9670;&nbsp;</a></span>RCC_APB2LPENR_TIM10LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM10LPEN&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad43fcaa4f4d6fb2b590a6ffee31f8c94">&#9670;&nbsp;</a></span>RCC_APB2LPENR_TIM11LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM11LPEN&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82580245686c32761e8354fb174ba5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82580245686c32761e8354fb174ba5dd">&#9670;&nbsp;</a></span>RCC_APB2LPENR_TIM1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM1LPEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91b882f3dc2b939a53ed3f4caa537de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b882f3dc2b939a53ed3f4caa537de1">&#9670;&nbsp;</a></span>RCC_APB2LPENR_TIM9LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_TIM9LPEN&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab8b429bc8d52abd1ba3818a82542bb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8b429bc8d52abd1ba3818a82542bb98">&#9670;&nbsp;</a></span>RCC_APB2LPENR_USART1LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_USART1LPEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b82eb1986da9ed32e6701d01fffe55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b82eb1986da9ed32e6701d01fffe55d">&#9670;&nbsp;</a></span>RCC_APB2LPENR_USART6LPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR_USART6LPEN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b818d0d9747621c936ad16c93a4956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b818d0d9747621c936ad16c93a4956a">&#9670;&nbsp;</a></span>RCC_APB2RSTR_ADC1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_ADC1RST&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga754451a96f4c4faf63a29ca1a132c64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga754451a96f4c4faf63a29ca1a132c64d">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SDIORST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SDIORST&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga345f05d3508a9fd5128208761feb29fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga345f05d3508a9fd5128208761feb29fb">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SPI1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI1RST&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6029eb5c0288f48ef8de5f88ca7c7e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6029eb5c0288f48ef8de5f88ca7c7e08">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SPI4RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SPI4RST&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga813d42b8d48ae6379c053a44870af49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813d42b8d48ae6379c053a44870af49d">&#9670;&nbsp;</a></span>RCC_APB2RSTR_SYSCFGRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_SYSCFGRST&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac76155acdc99c8c6502ba3beba818f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76155acdc99c8c6502ba3beba818f42">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM10RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM10RST&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9651c8201d42ba03bb1bf89d9d39e60c">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM11RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM11RST&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5bd060cbefaef05487963bbd6c48d7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd060cbefaef05487963bbd6c48d7c6">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM1RST&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3aa588d4814a289d939e111492724af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3aa588d4814a289d939e111492724af">&#9670;&nbsp;</a></span>RCC_APB2RSTR_TIM9RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_TIM9RST&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ae8e338b3b42ad037e9e5b6eeb2c41">&#9670;&nbsp;</a></span>RCC_APB2RSTR_USART1RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART1RST&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gada1df682293e15ed44b081d626220178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1df682293e15ed44b081d626220178">&#9670;&nbsp;</a></span>RCC_APB2RSTR_USART6RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR_USART6RST&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b85b3ab656dfa2809b15e6e530c17a2">&#9670;&nbsp;</a></span>RCC_BDCR_BDRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_BDRST&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542dffd7f8dc4da5401b54d822a22af0">&#9670;&nbsp;</a></span>RCC_BDCR_LSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEBYP&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga00145f8814cb9a5b180d76499d97aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00145f8814cb9a5b180d76499d97aead">&#9670;&nbsp;</a></span>RCC_BDCR_LSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSEON&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafca81172ed857ce6b94582fcaada87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafca81172ed857ce6b94582fcaada87c">&#9670;&nbsp;</a></span>RCC_BDCR_LSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_LSERDY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ea6f2df75f09b17df9582037ed6a53">&#9670;&nbsp;</a></span>RCC_BDCR_RTCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCEN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe30dbd38f6456990ee641648bc05d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe30dbd38f6456990ee641648bc05d40">&#9670;&nbsp;</a></span>RCC_BDCR_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR_RTCSEL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe10e66938644ee8054a2426ff23efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10e66938644ee8054a2426ff23efea">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5d43413fd6b17bd988ccae9e34296412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d43413fd6b17bd988ccae9e34296412">&#9670;&nbsp;</a></span>RCC_CFGR_I2SSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_I2SSRC&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26eb4a66eeff0ba17e9d2a06cf937ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26eb4a66eeff0ba17e9d2a06cf937ca4">&#9670;&nbsp;</a></span>RCC_CFGR_MCO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO1&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23171ca70972a106109a6e0804385ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23171ca70972a106109a6e0804385ec5">&#9670;&nbsp;</a></span>RCC_CFGR_MCO1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO1PRE&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga022248a1167714f4d847b89243dc5244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022248a1167714f4d847b89243dc5244">&#9670;&nbsp;</a></span>RCC_CFGR_MCO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO2&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae387252f29b6f98cc1fffc4fa0719b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae387252f29b6f98cc1fffc4fa0719b6e">&#9670;&nbsp;</a></span>RCC_CFGR_MCO2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_MCO2PRE&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50b2423a5fea74a47b9eb8ab51869412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b2423a5fea74a47b9eb8ab51869412">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad61bd4f9f345ba41806813b0bfff1311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61bd4f9f345ba41806813b0bfff1311">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7c067c52ecd135252c691aad32c0b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7c067c52ecd135252c691aad32c0b83">&#9670;&nbsp;</a></span>RCC_CFGR_RTCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_RTCPRE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea5e5f7743a7e8995b8beeb18355c1">&#9670;&nbsp;</a></span>RCC_CFGR_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15bf2269500dc97e137315f44aa015c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bf2269500dc97e137315f44aa015c9">&#9670;&nbsp;</a></span>RCC_CFGR_SWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46edb2b9568f002feba7b4312ed92c1f">&#9670;&nbsp;</a></span>RCC_CIR_CSSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSC&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad66b719e4061294de35af58cc27aba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b719e4061294de35af58cc27aba7f">&#9670;&nbsp;</a></span>RCC_CIR_CSSF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_CSSF&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9464e8188d717902990b467a9396d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9464e8188d717902990b467a9396d238">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYC&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5492f9b58600cf66616eb931b48b3c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5492f9b58600cf66616eb931b48b3c11">&#9670;&nbsp;</a></span>RCC_CIR_HSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERDYIE&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab738da3d89f4764d242872a61aca948c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab738da3d89f4764d242872a61aca948c">&#9670;&nbsp;</a></span>RCC_CIR_HSERFYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSERFYF&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1b58377908e5c31a684747d0a80ecb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b58377908e5c31a684747d0a80ecb2">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYC&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad38877547c4cbbb94659d5726f377163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38877547c4cbbb94659d5726f377163">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac714351a6f9dab4741354fb017638580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac714351a6f9dab4741354fb017638580">&#9670;&nbsp;</a></span>RCC_CIR_HSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_HSIRDYIE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga144b5147f3a8d0bfda04618e301986aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144b5147f3a8d0bfda04618e301986aa">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYC&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfc100e7ae673dfcec7be79af0d91dfe">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYF&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0ad2672c9ba1b26012cbc6d423dff8">&#9670;&nbsp;</a></span>RCC_CIR_LSERDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSERDYIE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga982989563f1a95c89bf7f4a25d99f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga982989563f1a95c89bf7f4a25d99f704">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYC&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb94ccfe6a212f020e732d1dd787a6fb">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga872ba937149a7372138df06f8188ab56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872ba937149a7372138df06f8188ab56">&#9670;&nbsp;</a></span>RCC_CIR_LSIRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_LSIRDYIE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a76faed5867947a839edb51b941ba47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a76faed5867947a839edb51b941ba47">&#9670;&nbsp;</a></span>RCC_CIR_PLLI2CRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLI2CRDYC&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad338d8663c078cf3d73e4bfaa44da093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad338d8663c078cf3d73e4bfaa44da093">&#9670;&nbsp;</a></span>RCC_CIR_PLLI2SRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLI2SRDYF&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ca3cbf69c7cce53e974316dbf38d3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca3cbf69c7cce53e974316dbf38d3dc">&#9670;&nbsp;</a></span>RCC_CIR_PLLI2SRDYIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLI2SRDYIE&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245af864b194f0c2b2389ea1ee49a396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245af864b194f0c2b2389ea1ee49a396">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYC&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f007895a17e668f22f7b8b24ca90aec">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYF&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32b236f230a61f6e2b8e66373404300f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b236f230a61f6e2b8e66373404300f">&#9670;&nbsp;</a></span>RCC_CIR_PLLRDYUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR_PLLRDYUE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc05308869ad055e1e6f2c32d738aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc05308869ad055e1e6f2c32d738aecd">&#9670;&nbsp;</a></span>RCC_CR_CSSON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_CSSON&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3288090671af5a959aae4d7f7696d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3288090671af5a959aae4d7f7696d55">&#9670;&nbsp;</a></span>RCC_CR_HSEBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEBYP&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8228c9020595b4cf9995137b8c9a7d">&#9670;&nbsp;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a34e00182c83409d89ff566cb02cc4">&#9670;&nbsp;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ae770db9851f14ad7c14a693f0f6d3">&#9670;&nbsp;</a></span>RCC_CR_HSICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSICAL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4fcacf94a97f7d49a70e089b39cf474">&#9670;&nbsp;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&nbsp;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cb4397b2095c31660a01b748386aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb4397b2095c31660a01b748386aa70">&#9670;&nbsp;</a></span>RCC_CR_HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSITRIM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ccb8964b640530f1080f9ea549d8133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ccb8964b640530f1080f9ea549d8133">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SON&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7354703f289244a71753debf3ae26e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7354703f289244a71753debf3ae26e46">&#9670;&nbsp;</a></span>RCC_CR_PLLI2SRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLI2SRDY&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e73d5b0a4883e074d40029b49ee47e">&#9670;&nbsp;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&nbsp;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6685c7bd94a46c82c7ca69afa1707c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6685c7bd94a46c82c7ca69afa1707c39">&#9670;&nbsp;</a></span>RCC_CSR_BORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_BORRSTF&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22a7079ba87dd7acd5ed7fe7b704e85f">&#9670;&nbsp;</a></span>RCC_CSR_IWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_IWDGRSTF&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga675455250b91f125d52f5d347c2c0fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675455250b91f125d52f5d347c2c0fbf">&#9670;&nbsp;</a></span>RCC_CSR_LPWRRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LPWRRSTF&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803cbf97bda1ebaf9afee2a3c9f0851b">&#9670;&nbsp;</a></span>RCC_CSR_LSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSION&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab569110e757aee573ebf9ad80812e8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab569110e757aee573ebf9ad80812e8bb">&#9670;&nbsp;</a></span>RCC_CSR_LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_LSIRDY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e26d2902d11e638cd0b702332f53ab1">&#9670;&nbsp;</a></span>RCC_CSR_PINRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PINRSTF&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837e2d7e2395ac45ebe2aea95ecde9bf">&#9670;&nbsp;</a></span>RCC_CSR_PORRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_PORRSTF&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc26c5996b14005a70afbeaa29aae716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc26c5996b14005a70afbeaa29aae716">&#9670;&nbsp;</a></span>RCC_CSR_RMVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_RMVF&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga16e89534934436ee8958440882b71e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e89534934436ee8958440882b71e6f">&#9670;&nbsp;</a></span>RCC_CSR_SFTRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_SFTRSTF&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabd7bbde7e78c9c8f5fd46e34771826">&#9670;&nbsp;</a></span>RCC_CSR_WWDGRSTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR_WWDGRSTF&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78cc4107f023df9a3168daf04ba1c2da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cc4107f023df9a3168daf04ba1c2da">&#9670;&nbsp;</a></span>RCC_DCKCFGR_TIMPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_DCKCFGR_TIMPRE&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a42e8b9ee60126976d9be056e5e66b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a42e8b9ee60126976d9be056e5e66b1">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b571901d7cdc93ca1ecc1531f26ba6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b571901d7cdc93ca1ecc1531f26ba6a">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2561745be271ee828e26de601f72162d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2561745be271ee828e26de601f72162d">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga546495f69f570cb4b81d4a59054c7ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546495f69f570cb4b81d4a59054c7ed1">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga92cb53ea81d2c47537eb217cc6659a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92cb53ea81d2c47537eb217cc6659a2e">&#9670;&nbsp;</a></span>RCC_PLLCFGR_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLSRC&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga68db5b1d90f9b62359888ed1175a0cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68db5b1d90f9b62359888ed1175a0cef">&#9670;&nbsp;</a></span>RCC_PLLI2SCFGR_PLLI2SN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLI2SCFGR_PLLI2SN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c599fc84dcde859974ed5b334e90f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c599fc84dcde859974ed5b334e90f50">&#9670;&nbsp;</a></span>RCC_PLLI2SCFGR_PLLI2SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLI2SCFGR_PLLI2SR&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f801e25eb841262467f54e7325b7806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f801e25eb841262467f54e7325b7806">&#9670;&nbsp;</a></span>RCC_SSCGR_INCSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_SSCGR_INCSTEP&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6fd9fde5cf03700de4c304b9c5dfb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6fd9fde5cf03700de4c304b9c5dfb7c">&#9670;&nbsp;</a></span>RCC_SSCGR_MODPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_SSCGR_MODPER&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga392689f6486224a7f19d7ad0cd195687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392689f6486224a7f19d7ad0cd195687">&#9670;&nbsp;</a></span>RCC_SSCGR_SPREADSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_SSCGR_SPREADSEL&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8885c04bcb786b89e26f066f4ccf06e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8885c04bcb786b89e26f066f4ccf06e0">&#9670;&nbsp;</a></span>RCC_SSCGR_SSCGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_SSCGR_SSCGEN&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
