/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	battery: max8903@0 {
		compatible = "fsl,max8903-charger";
		pinctrl-names = "default";
		dok_input = <&gpio2 24 1>;
		uok_input = <&gpio1 27 1>;
		chg_input = <&gpio3 23 1>;
		flt_input = <&gpio5 2 1>;
		fsl,dcm_always_high;
		fsl,dc_valid;
		fsl,usb_valid;
		status = "okay";
	};

	hannstar_cabc {
		compatible = "hannstar,cabc";

		lvds0 {
			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
		};

		lvds1 {
			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
		};
	};

	leds {
		compatible = "gpio-leds";

		charger-led {
			gpios = <&gpio1 2 0>;
			linux,default-trigger = "max8903-charger-charging";
			retain-state-suspended;
		};
	};

	regulators {
		compatible = "simple-bus";

		reg_audio_1p8v: sgtl5000_1p8v {
			compatible = "regulator-fixed";
			regulator-name = "audio_1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_audio_3p3v: sgtl5000_3p3v {
			compatible = "regulator-fixed";
			regulator-name = "audio_3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_3p3v: reg_3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: reg_1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;		
			gpio = <&gpio3 22 0>;	/* USB_OTG_PWR_EN (EIM_DATA22) => GPIO3_IO22 */
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;	/* USB_H1_PWR_EN (ENET_TX_DATA1) => GPIO1_IO29 */
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_sd_pwr_en: sd_pwr_en {
			compatible = "regulator-fixed";
			regulator-name = "sd_pwr_en";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio6 17 0>;	/* SD_PWR_EN (SD3_DATA7) => GPIO6_IO17 */
			enable-active-low;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_lcd_pwr_on: lcd_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "lcd_pwr_on";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio7 12 0>;	/* DISP0_PWR_EN (GPIO17) => GPIO7_IO12 */
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
		};

		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};

		reg_sensor: sensor_supply {
			compatible = "regulator-fixed";
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;	/* SENSOR_PWR_EN (EIM_EB3) => GPIO2_IO31 */
			startup-delay-us = <500>;
			enable-active-high;
		};
	};
#if 0
	userspace-consumer {
		compatible = "reg-userspace-consumer";

		regulator-name = "lcd-consumer"
		regulator-boot-on;
		regulator-supplies = "vdd";
		vdd-supply = <&reg_lcd_pwr_on>;
	};
#endif

	gpio-keys {
		compatible = "gpio-keys";
		power {
			label = "Power Button";
			gpios = <&gpio3 29 1>;
			linux,code = <116>; /* KEY_POWER */
			gpio-key,wakeup;
		};

		volume-up {
			label = "Volume Up";
			gpios = <&gpio1 4 1>;
			linux,code = <115>; /* KEY_VOLUMEUP */
		};

		volume-down {
			label = "Volume Down";
			gpios = <&gpio1 5 1>;
			linux,code = <114>; /* KEY_VOLUMEDOWN */
		};
		button1 {
			label = "Status Button1";
			gpios = <&gpio4 25 1>;
			linux,code = <2>; /* KEY_1 */
			gpio-key,wakeup;
		};

		button2 {
			label = "Status Button2";
			gpios = <&gpio4 26 1>;
			linux,code = <3>; /* KEY_2 */
		};


	};
	
	knob_irq{
		compatible = "imx6q,knobirq";
		pinctrl-names = "default";
		pinctrl-0 = <&knob_hz>; 	
		cwpin = <&gpio4 27 GPIO_ACTIVE_HIGH>;
		acwpin = <&gpio4 28 GPIO_ACTIVE_HIGH>;
		btnpin = <&gpio4 31 GPIO_ACTIVE_HIGH>;

		status = "okay";
		};


	sound {
		compatible = "fsl,imx6q-sabresd-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio";
		cpu-dai = <&ssi2>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		/* total 7 adumux port*/
		mux-int-port = <2>; 	/* SSI2 */
		mux-ext-port = <3>; 	/* AUD3, just see pinctrl of audmux */
		hp-det-gpios = <&gpio7 8 1>;	/* used, but not implemented */
		mic-det-gpios = <&gpio1 9 1>;	/* not used */
	};
/*
	sound-fm {
		compatible = "fsl,imx-audio-si476x",
			   "fsl,imx-tuner-si476x";
		model = "imx-radio-si4763";

		ssi-controller = <&ssi2>;
		fm-controller = <&si476x_codec>;
		mux-int-port = <2>;
		mux-ext-port = <5>;
	};
*/
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
#if 0
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
#else
		brightness-levels-test= <0 4 8 16 32 48 64 96 128 192 255>;
		brightness-levels= <0 40 48 56 72 88 104 136 168 232 255>;
		default-brightness-level = <10>;
#endif
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "disabled"; /* okay */
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
		status = "disabled";
	};
	
	audio_paenable_ctrl{
		compatible = "imx6q,audiopinctrl";
		paenable_ctrl = <&gpio6 6 GPIO_ACTIVE_HIGH>;
		status = "okay";
		};	


	
#if 0
	lcd_reset: lcd-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 21 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
		status = "okay";
	};

	rgmii_reset: rgmii-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
		status = "okay";
	};
#endif

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_jyd>;	/*AUD3*/
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
	pu-supply = <&pu_dummy>; /* use pu_dummy if VDDSOC share with VDDPU */
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 9 0>;	/* KEY_ROW1 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_jyd>;
	status = "disabled";
#if 0
	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
#endif

	spidev1: spidev@1 {
		spi-max-frequency = <24000000>;
		reg = <0>;
		compatible = "rohm,dh2228fv";
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	/* cs-gpios = <&gpio4 26 0>; */ /* DISP0_DATA5 */
	cs-gpios = <&gpio2 26 0>; /* EIM_RW */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_jyd>;
	status = "disabled";

	spidev2: spidev@2 {
		spi-max-frequency = <24000000>;
		reg = <0>;
		compatible = "rohm,dh2228fv";
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>; /* DISP0_DATA3 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_jyd>;
	status = "okay";

	spidev3: spidev@3 {
		spi-max-frequency = <24000000>;
		reg = <0>;
		compatible = "rohm,dh2228fv";
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_jyd>;
	phy-mode = "rgmii";
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <2>; /* watchdog select of reset source */
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&wdog1 {
	status = "disabled";
};

&wdog2 {
	status = "okay";
};

&gpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&hdmi_audio {
	status = "disable";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_2>;
	status = "disable";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "disable";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "disable";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_jyd>;
	status = "okay";

	/*I2C addr=0n01010 (n=CTRL_ADR0_CS)*/
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_audio_3p3v>; /*GEN_3V3*/
		VDDIO-supply = <&reg_audio_1p8v>; /*VGEN4_1V8*/
		VDDD-supply = <&reg_audio_1p8v>; /*VGEN4_1V8*/
	};

	/*I2C addr => ALSB=low(0x40) ALSB=high(0x41)*/
	adv7280: adv7280@20 {
		compatible = "adv,adv7280";
		reg = <0x20>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_jyd>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_3p3v>; /* 3.3v, enabled via 2.8 VGEN6 */
		AVDD-supply = <&reg_1p8v>;  /* 1.8v */
		DVDD-supply = <&reg_1p8v>;  /* 1.8v */
		PVDD-supply = <&reg_1p8v>;  /* 1.8v */
		/*pwn-gpios = <&max7310_b 2 0>;*/		
		pwn-gpios = <&gpio1 16 1>;  	/* CSI0_PWN (SD1_DATA0) => GPIO1_IO16 */
		rst-gpios = <&gpio1 17 1>;		/* CSI0_RST_B(SD1_DATA1)=> GPIO1_IO17 */
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		cvbs = <1>;
		interrupt-parent = <&gpio3>;	/* AVIN_INT (EIM_DATA17) => GPIO3_IO17 */
		interrupts = <17 8>;		/* need fixed */
		interrupt-route = <1>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_jyd>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_hz>;
	status = "okay";

	/*I2C (addr = 0x44) */
	isl29023@44 {
		compatible = "fsl,isl29023";
		reg = <0x44>;
		rext = <499>;
		vdd-supply = <&reg_sensor>;
		interrupt-parent = <&gpio3>;	/* ALS_INT (EIM_AD09) => GPIO3_IO09 */
		interrupts = <9 2>;		/* IQR(233=224+9), Low is output ( high-to-low edge) */
	};
	
	/*I2C (addr = 0x24) */
	tsc@24 {
		compatible = "cypress,cyttsp5";
		reg = <0x24>;

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cyttsp_hz>;
		interrupt-parent = <&gpio6>;       /*GPIO6_IO08*/
		interrupts = <8 2>;
		reset-gpios = <&gpio6 7 1 GPIO_ACTIVE_HIGH>;
	};
	
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;
	hog {
		/*
		???GPIO18__				:	PMIC_INT_B
		ENET_CRS_DV	GPIO1_IO25	:	RGMII_nRST
		GPIO00	CCM_CLKO1		:	GPIO_0_CLKO => SGTL5000_MCLK
		GPIO01	WDOG2_B			:	WDOG_B
		SD1_DATA0	GPIO1_IO16	:	CSI0_PWN
		SD1_DATA1	GPIO1_IO17	:	CSI0_RST_B
		EIM_DATA17	GPIO3_IO17	:	AVIN_INT
		EIM_DATA29	GPIO3_IO29	:	PWR_BTN_SNS
		ENET_RX_DATA0	GPIO1_IO27		:	UOK_B		
		ENET_RX_DATA1	GPIO1_IO26		:	RGMII_INT
		GPIO_17	GPIO7_IO12		:	DISP0_PWR_EN	
		ENET_TX_DATA1	GPIO1_IO29		:	USB_H1_PWR_EN
		ENET_TX_EN		GPIO1_IO28		:	ETH_WOL_INT
		EIM_ADDR17 	GPIO2_IO21	: 	LCD_RST#
		*/
		/*
			MX6QDL_PAD_GPIO_0__CCM_CLKO1	0x130b0
			MX6QDL_PAD_GPIO_0__CCM_CLKO1	0x80000000
		*/
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0xC0000000
				MX6QDL_PAD_GPIO_0__CCM_CLKO1	0x80000000
				MX6QDL_PAD_GPIO_1__WDOG2_B	0xC0000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16	0xC0000000
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17	0xC0000000
				MX6QDL_PAD_EIM_D17__GPIO3_IO17	0xC0000000
				MX6QDL_PAD_EIM_D29__GPIO3_IO29	0xC0000000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0xC0000000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0xC0000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12	0xC0000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0xC0000000
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0xC0000000
				MX6QDL_PAD_EIM_A17__GPIO2_IO21		0xC0000000
				
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11  0xC0000000
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15  0xC0000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0xC0000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0xC0000000
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0xC0000000
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0xC0000000
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07 0xC0000000
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10  0xC0000000
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0xC0000000
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 0xC0000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0xC0000000
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17 0xC0000000
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0xC0000000
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26 0xC0000000
				
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 0xC0000000
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06 0xC0000000
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 0xC0000000
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0xC0000000
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10 0xC0000000
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11 0xC0000000
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0xC0000000
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 0xC0000000
				
				
			>;
				/*MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27 0xC0000000
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28 0xC0000000
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 0xC0000000
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0xC0000000
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 0xC0000000*/
		};

/*
		MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000

		MX6QDL_PAD_SD2_CLK__GPIO1_IO10	  0xC0000000
		MX6QDL_PAD_SD2_CMD__GPIO1_IO11	  0xC0000000

		MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0xC0000000
		MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
*/
		pinctrl_hog_3: hoggrp-3 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
				MX6QDL_PAD_EIM_A19__GPIO2_IO19 0xC0000000
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0xC0000000
				MX6QDL_PAD_EIM_D17__GPIO3_IO17 0xC0000000
				MX6QDL_PAD_EIM_A21__GPIO2_IO17 0xC0000000
				MX6QDL_PAD_EIM_A22__GPIO2_IO16 0xC0000000
				MX6QDL_PAD_EIM_A23__GPIO6_IO06 0xC0000000
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 0xC0000000
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17 0xC0000000
				MX6QDL_PAD_EIM_D18__GPIO3_IO18 0xC0000000
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0xC0000000
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00 0xC0000000
				MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x1b0b1
			>;
		};

		/*
		MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 : UOK_B
		MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 : USB_H1_PWR_EN
		*/
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04   0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05   0x80000000
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
				MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
				MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
				MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
				MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
				MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x80000000
				MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000
				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x80000000
			>;
		};
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "disabled"; /* okay */
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	resets = <&mipi_dsi_reset>;
	status = "disabled";	/* okay */
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "disabled";	/* okay */
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "disabled";	/* okay */
};

&pcie {
	power-on-gpio = <&gpio3 19 0>;
	reset-gpio = <&gpio7 12 0>;
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_jyd>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_jyd>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_jyd>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_jyd>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_hz>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_hz>;
	status = "ok";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbh2 {
	status = "disabled";
};

&usbh3 {
	status = "disabled";
};

#if 1
&usbotg {
	/*dr_mode = "peripheral";*/
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_jyd>; 
	disable-over-current;
	status = "okay";
};
#else
&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_jyd_1>; 
	disable-over-current;
	status = "okay";
};	
#endif

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_def>;
	status = "disabled";
};

/*
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_def>;
	status = "disabled";
};
*/
/* WIFI */
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_hz>; /* <&pinctrl_usdhc2_1>;*/
	/* cd-gpios = <&gpio2 2 0>; */
	/* wp-gpios = <&gpio2 3 0>; */
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	/* enable-sdio-wakeup; */
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_jyd>;
	cd-gpios = <&gpio2 0 0>;			/*SD3_CD_B	: GPIO2_00 */
	wp-gpios = <&gpio2 1 0>;			/*SD3_WP	: GPIO2_01 */
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_jyd>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&vpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
