# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISC-V.srcs/sources_1/ip/data_memory/data_memory_sim_netlist.vhdl" \
"../../../../RISC-V.srcs/sources_1/ip/instruction_memory/instruction_memory_sim_netlist.vhdl" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_EX/RISCV_EX.srcs/sources_1/imports/new/RISCV_EX.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_ID/RISCV_ID.srcs/sources_1/imports/new/RISCV_ID.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_IF/RISCV_IF.srcs/sources_1/imports/new/RISCV_IF.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/new/RISCV_MEM.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_Package.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_RegBank/RISCV_RegBank.srcs/sources_1/imports/new/RISCV_RegBank.vhd" \
"../../../../RISC-V.srcs/sources_1/new/RISCV_Top.vhd" \
"../../../../RISC-V.srcs/sources_1/imports/FYP/RISCV_WB/RISCV_WB.srcs/sources_1/imports/new/RISCV_WB.vhd" \
"../../../../RISC-V.srcs/sim_1/new/RISCV_Top_TB.vhd" \

# Do not sort compile order
nosort
