// Seed: 4207677018
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    output tri0 id_6,
    output supply1 id_7
);
  parameter [1 'b0 : 1 'b0] id_9 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input tri0 id_15,
    output wor id_16,
    input tri1 id_17,
    input wand id_18,
    input wor id_19,
    input tri1 id_20,
    input wand id_21,
    output wire id_22,
    input tri1 id_23,
    input wire id_24,
    input tri1 id_25,
    output supply0 id_26,
    input tri0 id_27,
    output supply0 id_28,
    output uwire id_29,
    output wire id_30,
    output tri1 id_31,
    input wand id_32,
    input tri id_33,
    input wand id_34,
    input supply0 id_35,
    input uwire id_36
    , id_39,
    input uwire id_37
);
  logic [-1 : -1] id_40;
  ;
  logic id_41;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_26,
      id_1,
      id_4,
      id_26,
      id_29,
      id_16
  );
endmodule
