# Verilog Matrix Multiplier
Final Project for Digital Systems Design Course, Fall 2020
