Running PRESTO HDLC
Compiling source file ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v
Opening include file ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v
Compiling source file ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v
Opening include file ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v
Compiling source file ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v
Opening include file ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
Compiling source file ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v
Opening include file ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
Compiling source file ../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v
Compiling source file ../../../logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v
Compiling source file ../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v
Compiling source file ../../../logical/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v
Compiling source file ../../../logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
Compiling source file ../../../logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
Compiling source file ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v
Compiling source file ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v
Compiling source file ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v
Compiling source file ../../../logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v
Compiling source file ../../../logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v
Compiling source file ../../../logical/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v
Compiling source file ../../../systems/cortex_m0_mcu/verilog/cmsdk_ahb_cs_rom_table.v
Compiling source file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_sysctrl.v
Opening include file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_defs.v
Opening include file ../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v
Compiling source file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_addr_decode.v
Opening include file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_defs.v
Opening include file ../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v
Compiling source file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_system.v
Opening include file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_defs.v
Opening include file ../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v
Compiling source file ../../../systems/cortex_m0_mcu/verilog/cmsdk_mcu_stclkctrl.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/cortexm0ds/verilog/CORTEXM0DS.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/cortexm0ds/verilog/cortexm0ds_logic.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/cortexm0_dap/verilog/CORTEXM0DAP.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/cortexm0_integration/verilog/cortexm0_wic.v
Compiling source file ../../../cores/cortexm0_designstart_r1p0/logical/models/cells/cm0_dbg_reset_sync.v
Presto compilation completed successfully.
1
