# vending_machine

# ğŸ§¾ Vending Machine Controller â€“ Verilog HDL

This project implements a **Vending Machine Controller** using **Verilog HDL**, designed to operate in both configuration and operational modes. The controller supports up to **1024 items** and accepts currency denominations up to **â‚¹100**, making it scalable and suitable for real-world embedded vending applications.

## ğŸ”§ Features

- âœ… **FSM-Based Control**: Finite State Machine manages reset, configuration, and operation modes.
- ğŸ› ï¸ **APB Interface**: Supports configuration via APB protocol (using a 10 MHz clock).
- ğŸ•’ **Clock Domain Crossing (CDC)**: Safely handles asynchronous currency inputs across clock domains.
- ğŸ’µ **Smart Currency Logic**: Validates currency and dispenses items or returns appropriate change.
- ğŸ“Š **Register Mapping**: Each item stores price, available stock, and number of items dispensed.
- ğŸ“ˆ **Scalable Design**: Parametrized for up to 1024 items and â‚¹100 denominations.
- ğŸ” **Synthesizable RTL**: Fully synthesizable and simulation-ready in Vivado or ModelSim.

## ğŸ§± Modules

- `vending_machine.v`: Main controller integrating FSM, APB interface, and operation logic.
- `testbench.v`: Verification module for simulating different scenarios.
- Optional helper modules (e.g., FSM, currency_decoder) can be added as needed.

## ğŸ§ª Simulated Using

- **Vivado Design Suite** â€“ for synthesis and behavioral simulation
- **GTKWave / XSIM** â€“ for waveform analysis and debugging

## ğŸ“¦ Use Case

This design can be used for:
- FPGA-based vending systems
- Educational labs on digital design and embedded systems
- RTL-level prototyping of real-time controllers

## ğŸ“š Project Highlights

- Designed with industry-level structure
- Implements real-time event handling and change-return mechanism
- Ensures glitch-free operation across different clock domains
