Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=build/verif.itb" 
# Start time: 11:18:06 on Nov 21,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.local_interconnect(fast__1)
# Loading work.hci_router(fast__3)
# Loading work.hci_router(fast__4)
# Loading work.hci_router(fast__5)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_16x16_pkg(fast)
# Loading work.fractal_sync_16x16(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_1d_rf(fast__3)
# Loading work.fractal_sync_1d_local_rf(fast__3)
# Loading work.fractal_sync_mp_rf(fast__3)
# Loading work.fractal_sync_1d_remote_rf(fast__7)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2985 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77050ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 86945ns: start-end pair with latency 9890ns (1978 clock cycles) and accumulated latency 9890ns (1978 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 86950ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104205ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118705ns: start-end pair with latency 14495ns (2899 clock cycles) and accumulated latency 14495ns (2899 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118710ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 124745ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138615ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 140660ns: start-end pair with latency 15910ns (3182 clock cycles) and accumulated latency 15910ns (3182 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 140665ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147925ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156490ns: start-end pair with latency 17870ns (3574 clock cycles) and accumulated latency 17870ns (3574 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 156495ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158010ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 166490ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 168020ns: start-end pair with latency 20090ns (4018 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168025ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180075ns: start-end pair with latency 22060ns (4412 clock cycles) and accumulated latency 22060ns (4412 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180080ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 183105ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 190325ns: start-end pair with latency 23830ns (4766 clock cycles) and accumulated latency 23830ns (4766 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 190330ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 190850ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 199300ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 200760ns: start-end pair with latency 26340ns (5268 clock cycles) and accumulated latency 26340ns (5268 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 200765ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 209515ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 211280ns: start-end pair with latency 28170ns (5634 clock cycles) and accumulated latency 28170ns (5634 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 211285ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 218640ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 221735ns: start-end pair with latency 30880ns (6176 clock cycles) and accumulated latency 30880ns (6176 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 221740ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 225825ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 229935ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 232620ns: start-end pair with latency 33315ns (6663 clock cycles) and accumulated latency 33315ns (6663 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 232625ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 242035ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 245225ns: start-end pair with latency 35705ns (7141 clock cycles) and accumulated latency 35705ns (7141 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 245230ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 256980ns: start-end pair with latency 38335ns (7667 clock cycles) and accumulated latency 38335ns (7667 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 256985ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 266780ns: start-end pair with latency 40950ns (8190 clock cycles) and accumulated latency 40950ns (8190 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266785ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273450ns: start-end pair with latency 43510ns (8702 clock cycles) and accumulated latency 43510ns (8702 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273455ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288180ns: start-end pair with latency 46140ns (9228 clock cycles) and accumulated latency 46140ns (9228 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288185ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290135ns: start-end pair with latency 203180ns (40636 clock cycles) and accumulated latency 203180ns (40636 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel start instruction in WB stage at time 290140ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290145ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290180ns: start-end pair with latency 171465ns (34293 clock cycles) and accumulated latency 171465ns (34293 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel start instruction in WB stage at time 290185ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290190ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290225ns: start-end pair with latency 149555ns (29911 clock cycles) and accumulated latency 149555ns (29911 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel start instruction in WB stage at time 290230ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290235ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290270ns: start-end pair with latency 133770ns (26754 clock cycles) and accumulated latency 133770ns (26754 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel start instruction in WB stage at time 290275ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290280ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290315ns: start-end pair with latency 122285ns (24457 clock cycles) and accumulated latency 122285ns (24457 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel start instruction in WB stage at time 290320ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290325ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290360ns: start-end pair with latency 110275ns (22055 clock cycles) and accumulated latency 110275ns (22055 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel start instruction in WB stage at time 290365ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290370ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290405ns: start-end pair with latency 100070ns (20014 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel start instruction in WB stage at time 290410ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290415ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290485ns: start-end pair with latency 89715ns (17943 clock cycles) and accumulated latency 89715ns (17943 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel start instruction in WB stage at time 290490ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290495ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290530ns: start-end pair with latency 79240ns (15848 clock cycles) and accumulated latency 79240ns (15848 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel start instruction in WB stage at time 290535ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290540ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290575ns: start-end pair with latency 68830ns (13766 clock cycles) and accumulated latency 68830ns (13766 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel start instruction in WB stage at time 290580ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290585ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290620ns: start-end pair with latency 57990ns (11598 clock cycles) and accumulated latency 57990ns (11598 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel start instruction in WB stage at time 290625ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290630ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290635ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290665ns: start-end pair with latency 45430ns (9086 clock cycles) and accumulated latency 45430ns (9086 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel start instruction in WB stage at time 290670ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290675ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290780ns: start-end pair with latency 33790ns (6758 clock cycles) and accumulated latency 33790ns (6758 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel start instruction in WB stage at time 290785ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290790ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290825ns: start-end pair with latency 24035ns (4807 clock cycles) and accumulated latency 24035ns (4807 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel start instruction in WB stage at time 290830ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290835ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290870ns: start-end pair with latency 17410ns (3482 clock cycles) and accumulated latency 17410ns (3482 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel start instruction in WB stage at time 290875ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290880ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 290915ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel start instruction in WB stage at time 290920ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 290925ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 291905ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292190ns: start-end pair with latency 1550ns (310 clock cycles) and accumulated latency 11440ns (2288 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292230ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 292260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 11510ns (2302 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292415ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292530ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292565ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292645ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292690ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292760ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292865ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 292945ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293025ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293175ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293395ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293520ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293590ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293670ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293925ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293960ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294110ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 294180ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294555ns: start-end pair with latency 2645ns (529 clock cycles) and accumulated latency 17140ns (3428 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294795ns: start-end pair with latency 2885ns (577 clock cycles) and accumulated latency 17380ns (3476 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295220ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 295360ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295370ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 19045ns (3809 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295600ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 19275ns (3855 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295700ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 21150ns (4230 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295820ns: start-end pair with latency 3250ns (650 clock cycles) and accumulated latency 23340ns (4668 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 295895ns: start-end pair with latency 3475ns (695 clock cycles) and accumulated latency 21345ns (4269 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296050ns: start-end pair with latency 3400ns (680 clock cycles) and accumulated latency 25460ns (5092 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296055ns: start-end pair with latency 3520ns (704 clock cycles) and accumulated latency 23610ns (4722 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296070ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296245ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296330ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 27290ns (5458 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296340ns: start-end pair with latency 3690ns (738 clock cycles) and accumulated latency 25750ns (5150 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296480ns: start-end pair with latency 3530ns (706 clock cycles) and accumulated latency 29870ns (5974 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296485ns: start-end pair with latency 3615ns (723 clock cycles) and accumulated latency 27445ns (5489 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296535ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296640ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296675ns: start-end pair with latency 3725ns (745 clock cycles) and accumulated latency 30065ns (6013 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296685ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296755ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296815ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 31920ns (6384 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296905ns: start-end pair with latency 3875ns (775 clock cycles) and accumulated latency 32045ns (6409 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296975ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297045ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297090ns: start-end pair with latency 3910ns (782 clock cycles) and accumulated latency 34790ns (6958 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297160ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297200ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 37115ns (7423 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297225ns: start-end pair with latency 4045ns (809 clock cycles) and accumulated latency 34925ns (6985 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297230ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297310ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297315ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 39575ns (7915 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297360ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 37275ns (7455 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297380ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297520ns: start-end pair with latency 4075ns (815 clock cycles) and accumulated latency 39780ns (7956 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297585ns: start-end pair with latency 3990ns (798 clock cycles) and accumulated latency 42325ns (8465 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297670ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297705ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297775ns: start-end pair with latency 4250ns (850 clock cycles) and accumulated latency 42585ns (8517 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297850ns: start-end pair with latency 4175ns (835 clock cycles) and accumulated latency 45125ns (9025 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297985ns: start-end pair with latency 4310ns (862 clock cycles) and accumulated latency 45260ns (9052 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297995ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298040ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298075ns: start-end pair with latency 4110ns (822 clock cycles) and accumulated latency 47620ns (9524 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298110ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298260ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298300ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298325ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 50280ns (10056 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298370ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 47950ns (9590 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298435ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298485ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298740ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298745ns: start-end pair with latency 4630ns (926 clock cycles) and accumulated latency 50770ns (10154 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298915ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298975ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299110ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299305ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299660ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312515ns: start-end pair with latency 19820ns (3964 clock cycles) and accumulated latency 31260ns (6252 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312520ns: start-end pair with latency 19755ns (3951 clock cycles) and accumulated latency 31265ns (6253 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312730ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 312735ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313425ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 31950ns (6390 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313505ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 32030ns (6406 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313540ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 313620ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316555ns: start-end pair with latency 3010ns (602 clock cycles) and accumulated latency 3010ns (602 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316560ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316630ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 3005ns (601 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316635ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317295ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 317365ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320115ns: start-end pair with latency 24750ns (4950 clock cycles) and accumulated latency 42130ns (8426 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 320365ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321105ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 42865ns (8573 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 321175ns: start-end pair with latency 25950ns (5190 clock cycles) and accumulated latency 43090ns (8618 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321245ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321430ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322195ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 43850ns (8770 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 17 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 33 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 49 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 65 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 81 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 97 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 113 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 129 - Tile (8, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 145 - Tile (9, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 161 - Tile (10, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 193 - Tile (12, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 209 - Tile (13, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 225 - Tile (14, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 241 - Tile (15, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322335ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323610ns: start-end pair with latency 27360ns (5472 clock cycles) and accumulated latency 46635ns (9327 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323910ns
# [TB][mhartid 177 - Tile (11, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 324280ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 324285ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324515ns: start-end pair with latency 28440ns (5688 clock cycles) and accumulated latency 47485ns (9497 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324725ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 47445ns (9489 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 324810ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324885ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 325195ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325370ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 3030ns (606 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325375ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325625ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 48295ns (9659 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325805ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325885ns: start-end pair with latency 29240ns (5848 clock cycles) and accumulated latency 50585ns (10117 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 326225ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 326245ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 326895ns: start-end pair with latency 30355ns (6071 clock cycles) and accumulated latency 51505ns (10301 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 327040ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 51395ns (10279 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 327215ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 327230ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327940ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327945ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328085ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 52355ns (10471 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328095ns: start-end pair with latency 31335ns (6267 clock cycles) and accumulated latency 54945ns (10989 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 19 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 35 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 51 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 67 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 83 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 131 - Tile (8, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 147 - Tile (9, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 163 - Tile (10, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 195 - Tile (12, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 211 - Tile (13, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 227 - Tile (14, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 243 - Tile (15, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 328265ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 328475ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 328735ns: start-end pair with latency 32045ns (6409 clock cycles) and accumulated latency 55385ns (11077 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 328860ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 328865ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 328960ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329115ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329425ns: start-end pair with latency 945ns (189 clock cycles) and accumulated latency 55890ns (11178 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 329620ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 329910ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330055ns: start-end pair with latency 935ns (187 clock cycles) and accumulated latency 56320ns (11264 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330240ns: start-end pair with latency 33190ns (6638 clock cycles) and accumulated latency 58940ns (11788 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330255ns
# [TB][mhartid 179 - Tile (11, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 330285ns: start-end pair with latency 3065ns (613 clock cycles) and accumulated latency 3065ns (613 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 330290ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330550ns: start-end pair with latency 33570ns (6714 clock cycles) and accumulated latency 59030ns (11806 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330685ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 330965ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331340ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 331345ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 331480ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331665ns: start-end pair with latency 975ns (195 clock cycles) and accumulated latency 59915ns (11983 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331905ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331950ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 60010ns (12002 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 21 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 37 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 53 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 69 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 85 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 101 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 133 - Tile (8, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 149 - Tile (9, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 165 - Tile (10, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 197 - Tile (12, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 213 - Tile (13, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 229 - Tile (14, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 245 - Tile (15, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332170ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332340ns: start-end pair with latency 35175ns (7035 clock cycles) and accumulated latency 62465ns (12493 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 332495ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332585ns: start-end pair with latency 35350ns (7070 clock cycles) and accumulated latency 62795ns (12559 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332715ns: start-end pair with latency 3090ns (618 clock cycles) and accumulated latency 3090ns (618 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 332720ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 332800ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333040ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333375ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 3115ns (623 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333380ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333890ns: start-end pair with latency 1085ns (217 clock cycles) and accumulated latency 63550ns (12710 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334015ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334125ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334160ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 63910ns (12782 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334200ns: start-end pair with latency 36885ns (7377 clock cycles) and accumulated latency 66755ns (13351 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334395ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 334695ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 334700ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334855ns: start-end pair with latency 37470ns (7494 clock cycles) and accumulated latency 67535ns (13507 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335015ns: start-end pair with latency 3105ns (621 clock cycles) and accumulated latency 3105ns (621 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335020ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335310ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335315ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 335350ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 335880ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 67935ns (13587 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 23 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 39 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 55 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 71 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 87 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 135 - Tile (8, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 151 - Tile (9, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 167 - Tile (10, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 199 - Tile (12, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 215 - Tile (13, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 231 - Tile (14, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 247 - Tile (15, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336135ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336260ns: start-end pair with latency 38585ns (7717 clock cycles) and accumulated latency 70505ns (14101 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336470ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 336565ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 68745ns (13749 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336740ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 336805ns
# [TB][mhartid 183 - Tile (11, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 336820ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337285ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337290ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337415ns: start-end pair with latency 39705ns (7941 clock cycles) and accumulated latency 71750ns (14350 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 337525ns: start-end pair with latency 3125ns (625 clock cycles) and accumulated latency 3125ns (625 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 337530ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337945ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338065ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 71760ns (14352 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 338340ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338700ns: start-end pair with latency 40700ns (8140 clock cycles) and accumulated latency 75490ns (15098 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 338875ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 339110ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339250ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 73050ns (14610 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339270ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339315ns: start-end pair with latency 3175ns (635 clock cycles) and accumulated latency 3175ns (635 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339320ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339530ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339870ns: start-end pair with latency 41825ns (8365 clock cycles) and accumulated latency 76750ns (15350 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 339975ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 3150ns (630 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 339980ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 340440ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340665ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 76880ns (15376 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340850ns: start-end pair with latency 42735ns (8547 clock cycles) and accumulated latency 79850ns (15970 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 25 - Tile (1, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 41 - Tile (2, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 57 - Tile (3, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 73 - Tile (4, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 89 - Tile (5, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 137 - Tile (8, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 153 - Tile (9, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 169 - Tile (10, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 201 - Tile (12, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 217 - Tile (13, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 233 - Tile (14, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 249 - Tile (15, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 340960ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341030ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341460ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341510ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341515ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 341705ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341835ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 78140ns (15628 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342130ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342510ns: start-end pair with latency 44245ns (8849 clock cycles) and accumulated latency 81520ns (16304 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342700ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342705ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 1490ns (298 clock cycles) and accumulated latency 81340ns (16268 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342955ns: start-end pair with latency 44650ns (8930 clock cycles) and accumulated latency 84225ns (16845 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343120ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 343270ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343355ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 343635ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344150ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344155ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344570ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344575ns: start-end pair with latency 1450ns (290 clock cycles) and accumulated latency 82970ns (16594 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344895ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344960ns: start-end pair with latency 46470ns (9294 clock cycles) and accumulated latency 88795ns (17759 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 344980ns: start-end pair with latency 46540ns (9308 clock cycles) and accumulated latency 86320ns (17264 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 345205ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 85790ns (17158 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345320ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 3185ns (637 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345325ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 27 - Tile (1, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 43 - Tile (2, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 59 - Tile (3, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 75 - Tile (4, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 91 - Tile (5, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 107 - Tile (6, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 123 - Tile (7, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 139 - Tile (8, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 155 - Tile (9, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 171 - Tile (10, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 203 - Tile (12, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 219 - Tile (13, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 235 - Tile (14, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 251 - Tile (15, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 345545ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 345660ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346150ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 346480ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 346485ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347230ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 87885ns (17577 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347305ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 1680ns (336 clock cycles) and accumulated latency 90475ns (18095 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347345ns: start-end pair with latency 48425ns (9685 clock cycles) and accumulated latency 93550ns (18710 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347570ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347700ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 347760ns: start-end pair with latency 49015ns (9803 clock cycles) and accumulated latency 91600ns (18320 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348105ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 3205ns (641 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348110ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348115ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348465ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348645ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 348775ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348780ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349595ns: start-end pair with latency 50480ns (10096 clock cycles) and accumulated latency 98100ns (19620 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 349870ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 95300ns (19060 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350125ns: start-end pair with latency 1655ns (331 clock cycles) and accumulated latency 93255ns (18651 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350225ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 29 - Tile (1, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 45 - Tile (2, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 61 - Tile (3, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 77 - Tile (4, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 93 - Tile (5, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 109 - Tile (6, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 141 - Tile (8, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 157 - Tile (9, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 173 - Tile (10, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 205 - Tile (12, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 221 - Tile (13, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 237 - Tile (14, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 253 - Tile (15, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350245ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350370ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350420ns: start-end pair with latency 51440ns (10288 clock cycles) and accumulated latency 96700ns (19340 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350480ns
# [TB][mhartid 187 - Tile (11, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350800ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350805ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350950ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350955ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 351070ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 351180ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352035ns: start-end pair with latency 52725ns (10545 clock cycles) and accumulated latency 103005ns (20601 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352225ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 99950ns (19990 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352620ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352845ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352935ns: start-end pair with latency 1750ns (350 clock cycles) and accumulated latency 98450ns (19690 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353060ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353180ns: start-end pair with latency 53870ns (10774 clock cycles) and accumulated latency 101820ns (20364 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 353310ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353350ns
# [TB][mhartid 13 - Tile (0, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353515ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353520ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353730ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 3245ns (649 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353735ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 353950ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 354800ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 104955ns (20991 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 31 - Tile (1, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 47 - Tile (2, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 63 - Tile (3, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 79 - Tile (4, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 95 - Tile (5, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 111 - Tile (6, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 127 - Tile (7, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 143 - Tile (8, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 159 - Tile (9, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 175 - Tile (10, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 207 - Tile (12, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 223 - Tile (13, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 239 - Tile (14, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 255 - Tile (15, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 355215ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 355805ns: start-end pair with latency 1850ns (370 clock cycles) and accumulated latency 103670ns (20734 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 355910ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 3285ns (657 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 355915ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356055ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 356070ns: start-end pair with latency 56405ns (11281 clock cycles) and accumulated latency 107175ns (21435 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 356200ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356205ns
# [TB][mhartid 189 - Tile (11, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 356580ns: start-end pair with latency 3265ns (653 clock cycles) and accumulated latency 3265ns (653 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 356585ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 356880ns
# [TB][mhartid 15 - Tile (0, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358525ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 358530ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 358590ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 358865ns: start-end pair with latency 1980ns (396 clock cycles) and accumulated latency 109155ns (21831 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 359150ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 359280ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359515ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 3310ns (662 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359520ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361345ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362195ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 45025ns (9005 clock cycles) and accumulated latency 248205ns (49641 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 36145ns (7229 clock cycles) and accumulated latency 207610ns (41522 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 32480ns (6496 clock cycles) and accumulated latency 182035ns (36407 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 29895ns (5979 clock cycles) and accumulated latency 163665ns (32733 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 27690ns (5538 clock cycles) and accumulated latency 149975ns (29995 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 25650ns (5130 clock cycles) and accumulated latency 135925ns (27185 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 23515ns (4703 clock cycles) and accumulated latency 123585ns (24717 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 21360ns (4272 clock cycles) and accumulated latency 111075ns (22215 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 19035ns (3807 clock cycles) and accumulated latency 98275ns (19655 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 16240ns (3248 clock cycles) and accumulated latency 85070ns (17014 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 13745ns (2749 clock cycles) and accumulated latency 71735ns (14347 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 11320ns (2264 clock cycles) and accumulated latency 56750ns (11350 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 9040ns (1808 clock cycles) and accumulated latency 42830ns (8566 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 30370ns (6074 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362395ns: start-end pair with latency 3800ns (760 clock cycles) and accumulated latency 21210ns (4242 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 45030ns (9006 clock cycles) and accumulated latency 248210ns (49642 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 36150ns (7230 clock cycles) and accumulated latency 207615ns (41523 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 32485ns (6497 clock cycles) and accumulated latency 182040ns (36408 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 29900ns (5980 clock cycles) and accumulated latency 163670ns (32734 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 27695ns (5539 clock cycles) and accumulated latency 149980ns (29996 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 25655ns (5131 clock cycles) and accumulated latency 135930ns (27186 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 23520ns (4704 clock cycles) and accumulated latency 123590ns (24718 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 21365ns (4273 clock cycles) and accumulated latency 111080ns (22216 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 19040ns (3808 clock cycles) and accumulated latency 98280ns (19656 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 16245ns (3249 clock cycles) and accumulated latency 85075ns (17015 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 13750ns (2750 clock cycles) and accumulated latency 71740ns (14348 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 11325ns (2265 clock cycles) and accumulated latency 56755ns (11351 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 9045ns (1809 clock cycles) and accumulated latency 42835ns (8567 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 6340ns (1268 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362400ns: start-end pair with latency 3805ns (761 clock cycles) and accumulated latency 21215ns (4243 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362400ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362405ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362590ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362595ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362595ns
# [TB][mhartid 33 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 49 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 97 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 113 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 145 - Tile (9, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 161 - Tile (10, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 225 - Tile (14, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 241 - Tile (15, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362970ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 17 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 65 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 81 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 129 - Tile (8, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 193 - Tile (12, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 209 - Tile (13, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 362975ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362990ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 34 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 50 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 98 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 114 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 146 - Tile (9, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 162 - Tile (10, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 226 - Tile (14, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 242 - Tile (15, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 18 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 66 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 82 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 130 - Tile (8, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 194 - Tile (12, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 210 - Tile (13, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363160ns
# [TB][mhartid 35 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 51 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 99 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 115 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 147 - Tile (9, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 163 - Tile (10, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 227 - Tile (14, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 243 - Tile (15, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363200ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 19 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 67 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 83 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 131 - Tile (8, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 195 - Tile (12, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 211 - Tile (13, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363205ns
# [TB][mhartid 37 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 53 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 101 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 117 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 149 - Tile (9, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 165 - Tile (10, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 229 - Tile (14, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 245 - Tile (15, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363360ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 21 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 69 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 85 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 133 - Tile (8, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 197 - Tile (12, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 213 - Tile (13, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363365ns
# [TB][mhartid 38 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 54 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 102 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 118 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 150 - Tile (9, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 166 - Tile (10, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 230 - Tile (14, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 246 - Tile (15, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363405ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 22 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 70 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 86 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 134 - Tile (8, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 214 - Tile (13, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363410ns
# [TB][mhartid 39 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 55 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 103 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 119 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 151 - Tile (9, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 167 - Tile (10, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 231 - Tile (14, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 247 - Tile (15, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363485ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 23 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 71 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 87 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 135 - Tile (8, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 199 - Tile (12, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 215 - Tile (13, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363490ns
# [TB][mhartid 41 - Tile (2, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 57 - Tile (3, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 105 - Tile (6, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 121 - Tile (7, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 153 - Tile (9, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 169 - Tile (10, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 233 - Tile (14, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 249 - Tile (15, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363575ns
# [TB][mhartid 9 - Tile (0, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 25 - Tile (1, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 73 - Tile (4, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 89 - Tile (5, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 137 - Tile (8, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 201 - Tile (12, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 217 - Tile (13, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 42 - Tile (2, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 58 - Tile (3, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 106 - Tile (6, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 122 - Tile (7, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 154 - Tile (9, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 170 - Tile (10, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 234 - Tile (14, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 250 - Tile (15, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363620ns
# [TB][mhartid 10 - Tile (0, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 26 - Tile (1, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 74 - Tile (4, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 90 - Tile (5, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 138 - Tile (8, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 202 - Tile (12, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 218 - Tile (13, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363625ns
# [TB][mhartid 43 - Tile (2, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 59 - Tile (3, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 107 - Tile (6, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 123 - Tile (7, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 155 - Tile (9, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 171 - Tile (10, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 235 - Tile (14, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 251 - Tile (15, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363665ns
# [TB][mhartid 11 - Tile (0, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 27 - Tile (1, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 75 - Tile (4, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 91 - Tile (5, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 139 - Tile (8, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 203 - Tile (12, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 219 - Tile (13, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363670ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363730ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363735ns
# [TB][mhartid 45 - Tile (2, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 61 - Tile (3, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 109 - Tile (6, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 125 - Tile (7, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 157 - Tile (9, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 173 - Tile (10, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 237 - Tile (14, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 253 - Tile (15, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 13 - Tile (0, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 29 - Tile (1, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 77 - Tile (4, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 93 - Tile (5, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 141 - Tile (8, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 205 - Tile (12, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 221 - Tile (13, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363865ns
# [TB][mhartid 46 - Tile (2, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 62 - Tile (3, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 110 - Tile (6, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 126 - Tile (7, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 158 - Tile (9, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 174 - Tile (10, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 238 - Tile (14, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 254 - Tile (15, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363905ns
# [TB][mhartid 14 - Tile (0, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 30 - Tile (1, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 78 - Tile (4, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 94 - Tile (5, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 142 - Tile (8, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 206 - Tile (12, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 222 - Tile (13, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363910ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364050ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364055ns
# [TB][mhartid 47 - Tile (2, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 63 - Tile (3, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 111 - Tile (6, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 127 - Tile (7, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 159 - Tile (9, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 175 - Tile (10, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 239 - Tile (14, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 255 - Tile (15, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364090ns
# [TB][mhartid 15 - Tile (0, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 31 - Tile (1, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 79 - Tile (4, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 95 - Tile (5, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 143 - Tile (8, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 207 - Tile (12, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 223 - Tile (13, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 364095ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364370ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364375ns
# [TB][mhartid 33 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365240ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 65 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 129 - Tile (8, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 193 - Tile (12, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365245ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365245ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365250ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365445ns
# [TB][mhartid 34 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365460ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 66 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 130 - Tile (8, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 194 - Tile (12, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365465ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365465ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365470ns
# [TB][mhartid 35 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365755ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 67 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 131 - Tile (8, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 195 - Tile (12, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365760ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365760ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365765ns
# [TB][mhartid 37 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365915ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 69 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 133 - Tile (8, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 197 - Tile (12, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 365920ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365920ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365925ns
# [TB][mhartid 38 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366035ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 70 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 134 - Tile (8, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366040ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366040ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366045ns
# [TB][mhartid 39 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366215ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 71 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 135 - Tile (8, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 199 - Tile (12, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366220ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366220ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366225ns
# [TB][mhartid 41 - Tile (2, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366340ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 73 - Tile (4, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 137 - Tile (8, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 201 - Tile (12, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366345ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366345ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366350ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 49195ns (9839 clock cycles) and accumulated latency 252375ns (50475 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 41295ns (8259 clock cycles) and accumulated latency 212760ns (42552 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 187085ns (37417 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 35010ns (7002 clock cycles) and accumulated latency 168780ns (33756 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 32475ns (6495 clock cycles) and accumulated latency 154760ns (30952 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 30020ns (6004 clock cycles) and accumulated latency 140295ns (28059 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 27380ns (5476 clock cycles) and accumulated latency 127450ns (25490 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 24785ns (4957 clock cycles) and accumulated latency 114500ns (22900 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 21920ns (4384 clock cycles) and accumulated latency 101160ns (20232 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 19185ns (3837 clock cycles) and accumulated latency 88015ns (17603 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 16265ns (3253 clock cycles) and accumulated latency 74255ns (14851 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 13430ns (2686 clock cycles) and accumulated latency 58860ns (11772 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 10285ns (2057 clock cycles) and accumulated latency 44075ns (8815 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 7340ns (1468 clock cycles) and accumulated latency 31375ns (6275 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366495ns: start-end pair with latency 4295ns (859 clock cycles) and accumulated latency 21705ns (4341 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366500ns
# [TB][mhartid 42 - Tile (2, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366505ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 74 - Tile (4, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 138 - Tile (8, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 202 - Tile (12, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366510ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366510ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366515ns
# [TB][mhartid 43 - Tile (2, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366650ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 75 - Tile (4, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 139 - Tile (8, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 203 - Tile (12, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366655ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366655ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366660ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366690ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 3965ns (793 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366695ns
# [TB][mhartid 45 - Tile (2, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366885ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 77 - Tile (4, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 141 - Tile (8, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 205 - Tile (12, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 366890ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366890ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366895ns
# [TB][mhartid 46 - Tile (2, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367020ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 78 - Tile (4, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 142 - Tile (8, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 206 - Tile (12, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367025ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367025ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367030ns
# [TB][mhartid 177 - Tile (11, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367070ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367090ns
# [TB][mhartid 178 - Tile (11, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367255ns
# [TB][mhartid 47 - Tile (2, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367260ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 79 - Tile (4, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 143 - Tile (8, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 207 - Tile (12, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 367265ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367265ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367270ns
# [TB][mhartid 179 - Tile (11, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367300ns
# [TB][mhartid 181 - Tile (11, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367460ns
# [TB][mhartid 182 - Tile (11, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367505ns
# [TB][mhartid 183 - Tile (11, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367585ns
# [TB][mhartid 185 - Tile (11, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367675ns
# [TB][mhartid 186 - Tile (11, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367720ns
# [TB][mhartid 187 - Tile (11, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367765ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367830ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4920ns (984 clock cycles) and accumulated latency 253125ns (50625 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 210275ns (42055 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 184480ns (36896 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2150ns (430 clock cycles) and accumulated latency 165815ns (33163 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 154155ns (30831 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 137915ns (27583 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1870ns (374 clock cycles) and accumulated latency 125455ns (25091 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 112765ns (22553 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 102135ns (20427 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 86635ns (17327 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 73135ns (14627 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 58005ns (11601 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 46370ns (9274 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 31390ns (6278 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 22095ns (4419 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 4610ns (922 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4920ns (984 clock cycles) and accumulated latency 253125ns (50625 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 210275ns (42055 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 184480ns (36896 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2150ns (430 clock cycles) and accumulated latency 165815ns (33163 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 154155ns (30831 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 137915ns (27583 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1870ns (374 clock cycles) and accumulated latency 125455ns (25091 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 112765ns (22553 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 102135ns (20427 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 86635ns (17327 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 73135ns (14627 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 58005ns (11601 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 46370ns (9274 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 31390ns (6278 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 22095ns (4419 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 4610ns (922 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4920ns (984 clock cycles) and accumulated latency 253125ns (50625 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 210275ns (42055 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 184480ns (36896 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2150ns (430 clock cycles) and accumulated latency 165815ns (33163 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 154155ns (30831 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 137915ns (27583 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1870ns (374 clock cycles) and accumulated latency 125455ns (25091 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 112765ns (22553 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 102135ns (20427 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 86635ns (17327 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 73135ns (14627 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 58005ns (11601 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 46370ns (9274 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 31390ns (6278 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 22095ns (4419 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 4610ns (922 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4920ns (984 clock cycles) and accumulated latency 253125ns (50625 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 210275ns (42055 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 184480ns (36896 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 2150ns (430 clock cycles) and accumulated latency 165815ns (33163 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 154155ns (30831 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 137915ns (27583 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1870ns (374 clock cycles) and accumulated latency 125455ns (25091 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 112765ns (22553 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 102135ns (20427 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 86635ns (17327 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 73135ns (14627 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 58005ns (11601 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 46370ns (9274 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 31390ns (6278 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 22095ns (4419 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367915ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 4610ns (922 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253130ns (50626 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210280ns (42056 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184485ns (36897 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165820ns (33164 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154160ns (30832 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137920ns (27584 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125460ns (25092 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112770ns (22554 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102140ns (20428 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86640ns (17328 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73140ns (14628 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58010ns (11602 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46375ns (9275 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31395ns (6279 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22100ns (4420 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253130ns (50626 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210280ns (42056 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184485ns (36897 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165820ns (33164 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154160ns (30832 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137920ns (27584 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125460ns (25092 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112770ns (22554 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102140ns (20428 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86640ns (17328 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73140ns (14628 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58010ns (11602 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46375ns (9275 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31395ns (6279 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22100ns (4420 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253130ns (50626 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210280ns (42056 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184485ns (36897 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165820ns (33164 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154160ns (30832 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137920ns (27584 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125460ns (25092 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112770ns (22554 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102140ns (20428 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86640ns (17328 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73140ns (14628 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58010ns (11602 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46375ns (9275 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31395ns (6279 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22100ns (4420 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253130ns (50626 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210280ns (42056 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184485ns (36897 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165820ns (33164 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154160ns (30832 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137920ns (27584 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125460ns (25092 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112770ns (22554 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102140ns (20428 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86640ns (17328 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73140ns (14628 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58010ns (11602 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46375ns (9275 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31395ns (6279 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22100ns (4420 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367920ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367920ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253135ns (50627 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210285ns (42057 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184490ns (36898 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165825ns (33165 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154165ns (30833 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137925ns (27585 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125465ns (25093 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112775ns (22555 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102145ns (20429 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86645ns (17329 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73145ns (14629 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58015ns (11603 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31400ns (6280 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22105ns (4421 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253135ns (50627 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210285ns (42057 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184490ns (36898 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165825ns (33165 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154165ns (30833 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137925ns (27585 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125465ns (25093 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112775ns (22555 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102145ns (20429 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86645ns (17329 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73145ns (14629 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58015ns (11603 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31400ns (6280 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22105ns (4421 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253135ns (50627 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210285ns (42057 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184490ns (36898 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165825ns (33165 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154165ns (30833 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137925ns (27585 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125465ns (25093 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112775ns (22555 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102145ns (20429 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86645ns (17329 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73145ns (14629 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58015ns (11603 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31400ns (6280 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22105ns (4421 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4925ns (985 clock cycles) and accumulated latency 253135ns (50627 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2670ns (534 clock cycles) and accumulated latency 210285ns (42057 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2450ns (490 clock cycles) and accumulated latency 184490ns (36898 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 2155ns (431 clock cycles) and accumulated latency 165825ns (33165 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 4185ns (837 clock cycles) and accumulated latency 154165ns (30833 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 137925ns (27585 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1875ns (375 clock cycles) and accumulated latency 125465ns (25093 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1695ns (339 clock cycles) and accumulated latency 112775ns (22555 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3865ns (773 clock cycles) and accumulated latency 102145ns (20429 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1570ns (314 clock cycles) and accumulated latency 86645ns (17329 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 73145ns (14629 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 58015ns (11603 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 3545ns (709 clock cycles) and accumulated latency 46380ns (9276 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 31400ns (6280 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 22105ns (4421 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367925ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 4615ns (923 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367925ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4930ns (986 clock cycles) and accumulated latency 253140ns (50628 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2675ns (535 clock cycles) and accumulated latency 210290ns (42058 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2455ns (491 clock cycles) and accumulated latency 184495ns (36899 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 165830ns (33166 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4190ns (838 clock cycles) and accumulated latency 154170ns (30834 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 137930ns (27586 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1880ns (376 clock cycles) and accumulated latency 125470ns (25094 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1700ns (340 clock cycles) and accumulated latency 112780ns (22556 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 102150ns (20430 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 86650ns (17330 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 73150ns (14630 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1265ns (253 clock cycles) and accumulated latency 58020ns (11604 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3550ns (710 clock cycles) and accumulated latency 46385ns (9277 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 31405ns (6281 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 22110ns (4422 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 4620ns (924 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4930ns (986 clock cycles) and accumulated latency 253140ns (50628 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2675ns (535 clock cycles) and accumulated latency 210290ns (42058 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2455ns (491 clock cycles) and accumulated latency 184495ns (36899 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 165830ns (33166 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4190ns (838 clock cycles) and accumulated latency 154170ns (30834 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 137930ns (27586 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1880ns (376 clock cycles) and accumulated latency 125470ns (25094 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1700ns (340 clock cycles) and accumulated latency 112780ns (22556 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 102150ns (20430 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 86650ns (17330 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 73150ns (14630 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1265ns (253 clock cycles) and accumulated latency 58020ns (11604 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3550ns (710 clock cycles) and accumulated latency 46385ns (9277 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 31405ns (6281 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 22110ns (4422 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 4620ns (924 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4930ns (986 clock cycles) and accumulated latency 253140ns (50628 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2675ns (535 clock cycles) and accumulated latency 210290ns (42058 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2455ns (491 clock cycles) and accumulated latency 184495ns (36899 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 165830ns (33166 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 4190ns (838 clock cycles) and accumulated latency 154170ns (30834 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 137930ns (27586 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1880ns (376 clock cycles) and accumulated latency 125470ns (25094 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1700ns (340 clock cycles) and accumulated latency 112780ns (22556 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3870ns (774 clock cycles) and accumulated latency 102150ns (20430 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 86650ns (17330 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 73150ns (14630 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1265ns (253 clock cycles) and accumulated latency 58020ns (11604 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 3550ns (710 clock cycles) and accumulated latency 46385ns (9277 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 31405ns (6281 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 895ns (179 clock cycles) and accumulated latency 22110ns (4422 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367930ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 4620ns (924 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367930ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367935ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367935ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367940ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367945ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367950ns
# [TB][mhartid 189 - Tile (11, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367960ns
# [TB][mhartid 190 - Tile (11, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 368005ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368030ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368030ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368030ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368030ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368035ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368035ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368035ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368035ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368040ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368040ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368040ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368040ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368045ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368045ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368045ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368110ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368110ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368110ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368110ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368115ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368115ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368115ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368115ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368120ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368120ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368120ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368120ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368125ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368125ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368125ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368150ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 191 - Tile (11, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368190ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368195ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368200ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368200ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368200ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368200ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368205ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368205ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368205ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368300ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368300ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368300ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368300ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368305ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368305ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368305ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368305ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368310ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368310ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368310ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368310ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368315ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368315ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 368315ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368470ns
# [TB][mhartid 177 - Tile (11, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369340ns: start-end pair with latency 2265ns (453 clock cycles) and accumulated latency 2265ns (453 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369345ns
# [TB][mhartid 178 - Tile (11, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369560ns: start-end pair with latency 2300ns (460 clock cycles) and accumulated latency 2300ns (460 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369565ns
# [TB][mhartid 179 - Tile (11, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 369855ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369860ns
# [TB][mhartid 181 - Tile (11, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370015ns: start-end pair with latency 2550ns (510 clock cycles) and accumulated latency 2550ns (510 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370020ns
# [TB][mhartid 182 - Tile (11, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370135ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370140ns
# [TB][mhartid 183 - Tile (11, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370315ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 2725ns (545 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370320ns
# [TB][mhartid 185 - Tile (11, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370440ns: start-end pair with latency 2760ns (552 clock cycles) and accumulated latency 2760ns (552 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370445ns
# [TB][mhartid 186 - Tile (11, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370605ns: start-end pair with latency 2880ns (576 clock cycles) and accumulated latency 2880ns (576 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370610ns
# [TB][mhartid 187 - Tile (11, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370750ns: start-end pair with latency 2980ns (596 clock cycles) and accumulated latency 2980ns (596 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370755ns
# [TB][mhartid 189 - Tile (11, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 370985ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 3020ns (604 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370990ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371050ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371050ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371050ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371050ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371055ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371055ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371055ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371055ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371060ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371060ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371060ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371060ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371065ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371065ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371065ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6020ns (1204 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371110ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371110ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371110ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371110ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371115ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371115ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371115ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371115ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371120ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371120ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371120ns
# [TB][mhartid 190 - Tile (11, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 371120ns: start-end pair with latency 3110ns (622 clock cycles) and accumulated latency 3110ns (622 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371120ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371125ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371125ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371125ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371125ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371230ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371230ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371230ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371230ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371235ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371235ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371235ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371235ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371240ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371240ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371240ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371240ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371245ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371245ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371245ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6230ns (1246 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371290ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371290ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371290ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371290ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371295ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371300ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371300ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371300ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371300ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371305ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371305ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371305ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371360ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371360ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371360ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 371360ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 3165ns (633 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371360ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371365ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371365ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371365ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371365ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371365ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371370ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371370ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371370ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371370ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371375ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371375ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371375ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371420ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371420ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371420ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371420ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371425ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371425ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371425ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371425ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371430ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371430ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371430ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371430ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371435ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371435ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371435ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371550ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371550ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371550ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371550ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371555ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371555ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371555ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371555ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371560ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371560ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371560ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371560ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371565ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371565ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371565ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371610ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371610ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371610ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371610ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371615ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371615ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371615ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371615ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371620ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371620ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371620ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371620ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371625ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371625ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 371625ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 4920ns (984 clock cycles) and accumulated latency 257295ns (51459 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 215425ns (43085 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 189530ns (37906 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 2150ns (430 clock cycles) and accumulated latency 170930ns (34186 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 4180ns (836 clock cycles) and accumulated latency 158940ns (31788 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1990ns (398 clock cycles) and accumulated latency 142285ns (28457 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1870ns (374 clock cycles) and accumulated latency 129320ns (25864 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1690ns (338 clock cycles) and accumulated latency 116190ns (23238 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 105020ns (21004 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 89580ns (17916 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 75655ns (15131 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1255ns (251 clock cycles) and accumulated latency 60115ns (12023 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 47615ns (9523 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 32395ns (6479 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 22590ns (4518 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 372015ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 4610ns (922 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 372020ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 372035ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372130ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372210ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372290ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 372400ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374030ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374030ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374030ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374030ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374035ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374035ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374035ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374035ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374040ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374040ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374040ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374040ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374045ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374045ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374045ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8935ns (1787 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374075ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374075ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374075ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374075ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374080ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374080ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374080ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374080ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374085ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374085ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374085ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374085ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374090ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374090ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374090ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374210ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374210ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374210ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374210ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374215ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374215ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374215ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374215ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374220ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374220ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374220ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374220ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374225ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374225ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374225ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9145ns (1829 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374255ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374255ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374255ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374255ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374260ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374260ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374260ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374260ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374265ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374265ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374265ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374265ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374270ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374270ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374270ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374345ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374345ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374345ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374345ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374350ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374350ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374350ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374350ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374355ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374355ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374355ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374385ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374385ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374385ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374385ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374390ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374390ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374390ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374390ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374395ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374395ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374395ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374395ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374400ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374400ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374400ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374530ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374535ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374535ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374535ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374535ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374540ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374540ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374540ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374540ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374545ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374545ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374545ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374575ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374575ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374575ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374575ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374580ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374580ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374580ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374580ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374585ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374585ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374585ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374585ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374590ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374590ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 374590ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375150ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 6025ns (1205 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375210ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375330ns: start-end pair with latency 3115ns (623 clock cycles) and accumulated latency 6205ns (1241 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375390ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375460ns: start-end pair with latency 3165ns (633 clock cycles) and accumulated latency 6330ns (1266 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375520ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375650ns: start-end pair with latency 3245ns (649 clock cycles) and accumulated latency 6490ns (1298 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375710ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376995ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376995ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376995ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376995ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377000ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377000ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377000ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377000ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377005ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377005ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377005ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377005ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377010ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377010ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377010ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11850ns (2370 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377115ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377115ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377115ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377115ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377120ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377120ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377120ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377120ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377125ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377125ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377125ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377125ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377130ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377130ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377130ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377130ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377130ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377130ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377130ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377135ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377135ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377135ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377135ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377140ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377140ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377140ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377140ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377145ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377145ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377145ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377175ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377175ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377175ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377175ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377180ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377180ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377180ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377180ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377185ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377190ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377190ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377190ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12060ns (2412 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377305ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377305ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377305ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377305ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377310ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377310ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377310ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377310ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377315ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377315ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377315ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377315ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377320ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377320ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377320ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377375ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377375ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377375ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377375ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377380ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377380ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377380ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377380ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377385ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377385ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377385ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377385ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377390ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377390ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377390ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377390ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377390ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377390ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377390ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377395ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377395ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377395ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377395ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377400ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377400ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377400ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377400ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377405ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377405ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377405ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377495ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377495ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377495ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377495ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377500ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377500ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377500ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377500ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377505ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377505ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377505ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377505ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377510ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377510ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 377510ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377585ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377585ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377585ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377585ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377590ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377590ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377590ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377590ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377595ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377595ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377595ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377595ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377600ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377600ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377600ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377600ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377600ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377600ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377600ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377605ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377605ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377605ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377605ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377610ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377610ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377610ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377610ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377615ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377615ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377615ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377855ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377855ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377855ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377855ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377860ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377860ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377860ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377860ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377865ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377865ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377865ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377865ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377870ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377870ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377870ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377870ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377870ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377870ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377870ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377875ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377875ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377875ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377875ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377880ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377880ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377880ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377880ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377885ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377885ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377885ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378130ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 8940ns (1788 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254125ns (50825 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220470ns (44094 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194675ns (38935 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176010ns (35202 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154895ns (30979 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148110ns (29622 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135650ns (27130 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122960ns (24592 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102665ns (20533 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96830ns (19366 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83330ns (16666 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68200ns (13640 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46630ns (9326 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41585ns (8317 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32290ns (6458 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254125ns (50825 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220470ns (44094 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194675ns (38935 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176010ns (35202 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154895ns (30979 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148110ns (29622 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135650ns (27130 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122960ns (24592 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102665ns (20533 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96830ns (19366 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83330ns (16666 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68200ns (13640 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46630ns (9326 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41585ns (8317 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32290ns (6458 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254125ns (50825 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220470ns (44094 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194675ns (38935 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176010ns (35202 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154895ns (30979 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148110ns (29622 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135650ns (27130 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122960ns (24592 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102665ns (20533 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96830ns (19366 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83330ns (16666 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68200ns (13640 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46630ns (9326 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41585ns (8317 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32290ns (6458 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254125ns (50825 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220470ns (44094 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194675ns (38935 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176010ns (35202 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154895ns (30979 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148110ns (29622 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135650ns (27130 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122960ns (24592 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102665ns (20533 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96830ns (19366 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83330ns (16666 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68200ns (13640 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46630ns (9326 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41585ns (8317 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32290ns (6458 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378135ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254130ns (50826 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220475ns (44095 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194680ns (38936 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176015ns (35203 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154900ns (30980 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148115ns (29623 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135655ns (27131 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122965ns (24593 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102670ns (20534 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96835ns (19367 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83335ns (16667 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68205ns (13641 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46635ns (9327 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41590ns (8318 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32295ns (6459 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254130ns (50826 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220475ns (44095 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194680ns (38936 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176015ns (35203 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154900ns (30980 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148115ns (29623 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135655ns (27131 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122965ns (24593 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102670ns (20534 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96835ns (19367 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83335ns (16667 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68205ns (13641 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46635ns (9327 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41590ns (8318 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32295ns (6459 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254130ns (50826 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220475ns (44095 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194680ns (38936 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176015ns (35203 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154900ns (30980 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148115ns (29623 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135655ns (27131 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122965ns (24593 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102670ns (20534 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96835ns (19367 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83335ns (16667 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68205ns (13641 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46635ns (9327 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41590ns (8318 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32295ns (6459 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254130ns (50826 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220475ns (44095 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194680ns (38936 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176015ns (35203 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154900ns (30980 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148115ns (29623 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135655ns (27131 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122965ns (24593 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102670ns (20534 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96835ns (19367 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83335ns (16667 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68205ns (13641 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46635ns (9327 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41590ns (8318 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32295ns (6459 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378140ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378140ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254135ns (50827 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220480ns (44096 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194685ns (38937 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176020ns (35204 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154905ns (30981 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148120ns (29624 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135660ns (27132 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122970ns (24594 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102675ns (20535 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96840ns (19368 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83340ns (16668 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68210ns (13642 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46640ns (9328 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41595ns (8319 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32300ns (6460 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254135ns (50827 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220480ns (44096 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194685ns (38937 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176020ns (35204 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154905ns (30981 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148120ns (29624 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135660ns (27132 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122970ns (24594 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102675ns (20535 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96840ns (19368 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83340ns (16668 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68210ns (13642 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46640ns (9328 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41595ns (8319 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32300ns (6460 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254135ns (50827 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220480ns (44096 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194685ns (38937 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176020ns (35204 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154905ns (30981 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148120ns (29624 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135660ns (27132 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122970ns (24594 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102675ns (20535 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96840ns (19368 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83340ns (16668 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68210ns (13642 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46640ns (9328 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41595ns (8319 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32300ns (6460 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254135ns (50827 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220480ns (44096 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194685ns (38937 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176020ns (35204 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154905ns (30981 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148120ns (29624 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135660ns (27132 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122970ns (24594 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102675ns (20535 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96840ns (19368 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83340ns (16668 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68210ns (13642 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46640ns (9328 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41595ns (8319 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32300ns (6460 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378145ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14810ns (2962 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378145ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254140ns (50828 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220485ns (44097 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194690ns (38938 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176025ns (35205 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154910ns (30982 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148125ns (29625 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135665ns (27133 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122975ns (24595 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102680ns (20536 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96845ns (19369 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83345ns (16669 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68215ns (13643 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46645ns (9329 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41600ns (8320 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32305ns (6461 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14815ns (2963 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254140ns (50828 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220485ns (44097 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194690ns (38938 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176025ns (35205 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154910ns (30982 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148125ns (29625 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135665ns (27133 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122975ns (24595 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102680ns (20536 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96845ns (19369 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83345ns (16669 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68215ns (13643 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46645ns (9329 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41600ns (8320 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32305ns (6461 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14815ns (2963 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 254140ns (50828 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 220485ns (44097 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 194690ns (38938 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 176025ns (35205 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 154910ns (30982 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 148125ns (29625 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 135665ns (27133 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 122975ns (24595 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 102680ns (20536 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 96845ns (19369 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 83345ns (16669 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 68215ns (13643 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46645ns (9329 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 41600ns (8320 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32305ns (6461 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378150ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14815ns (2963 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378150ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378155ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378160ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378165ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 52 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 56 - Tile (3, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 60 - Tile (3, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 116 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 120 - Tile (7, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 124 - Tile (7, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 164 - Tile (10, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 168 - Tile (10, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 172 - Tile (10, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 244 - Tile (15, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 248 - Tile (15, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 252 - Tile (15, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378170ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 36 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 40 - Tile (2, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 44 - Tile (2, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 100 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 104 - Tile (6, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 108 - Tile (6, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 148 - Tile (9, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 152 - Tile (9, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 156 - Tile (9, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 228 - Tile (14, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 232 - Tile (14, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 236 - Tile (14, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378175ns
# [TB][mhartid 20 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 24 - Tile (1, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 28 - Tile (1, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 84 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 88 - Tile (5, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 92 - Tile (5, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 132 - Tile (8, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 136 - Tile (8, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 140 - Tile (8, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 212 - Tile (13, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 216 - Tile (13, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 220 - Tile (13, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378180ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 68 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 72 - Tile (4, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 76 - Tile (4, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 196 - Tile (12, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 200 - Tile (12, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 204 - Tile (12, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378185ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378250ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378250ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378250ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378250ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378255ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378255ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378255ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378255ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378260ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378260ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378260ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378260ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378265ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378265ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378265ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378310ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9120ns (1824 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378440ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9245ns (1849 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 378485ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378630ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9405ns (1881 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 378675ns
# [TB][mhartid 52 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378950ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378950ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378950ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378950ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378955ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378955ns
# [TB][mhartid 100 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378955ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378955ns
# [TB][mhartid 148 - Tile (9, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378955ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378955ns
# [TB][mhartid 228 - Tile (14, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378955ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378955ns
# [TB][mhartid 20 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378960ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378960ns
# [TB][mhartid 84 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378960ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378960ns
# [TB][mhartid 132 - Tile (8, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378960ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378960ns
# [TB][mhartid 212 - Tile (13, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378960ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378960ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378965ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378965ns
# [TB][mhartid 68 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378965ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378965ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378965ns
# [TB][mhartid 196 - Tile (12, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 378965ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378965ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378970ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378970ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378970ns
# [TB][mhartid 56 - Tile (3, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379300ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379300ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379300ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379300ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379305ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379305ns
# [TB][mhartid 104 - Tile (6, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379305ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379305ns
# [TB][mhartid 152 - Tile (9, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379305ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379305ns
# [TB][mhartid 232 - Tile (14, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379305ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379305ns
# [TB][mhartid 24 - Tile (1, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379310ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379310ns
# [TB][mhartid 88 - Tile (5, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379310ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379310ns
# [TB][mhartid 136 - Tile (8, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379310ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379310ns
# [TB][mhartid 216 - Tile (13, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379310ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379310ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379315ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379315ns
# [TB][mhartid 72 - Tile (4, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379315ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379315ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379315ns
# [TB][mhartid 200 - Tile (12, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379315ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379315ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379320ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379320ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379320ns
# [TB][mhartid 60 - Tile (3, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379615ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379615ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379615ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379615ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379620ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379620ns
# [TB][mhartid 108 - Tile (6, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379620ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379620ns
# [TB][mhartid 156 - Tile (9, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379620ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379620ns
# [TB][mhartid 236 - Tile (14, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379620ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379620ns
# [TB][mhartid 28 - Tile (1, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379625ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379625ns
# [TB][mhartid 92 - Tile (5, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379625ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379625ns
# [TB][mhartid 140 - Tile (8, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379625ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379625ns
# [TB][mhartid 220 - Tile (13, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379625ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379625ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379630ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379630ns
# [TB][mhartid 76 - Tile (4, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379630ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379630ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379630ns
# [TB][mhartid 204 - Tile (12, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379630ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379630ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379635ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379635ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379635ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255755ns (51151 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222190ns (44438 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196395ns (39279 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177730ns (35546 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155820ns (31164 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149830ns (29966 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137370ns (27474 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124680ns (24936 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103240ns (20648 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98550ns (19710 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85050ns (17010 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69920ns (13984 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46890ns (9378 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43305ns (8661 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34010ns (6802 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255755ns (51151 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222190ns (44438 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196395ns (39279 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177730ns (35546 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155820ns (31164 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149830ns (29966 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137370ns (27474 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124680ns (24936 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103240ns (20648 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98550ns (19710 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85050ns (17010 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69920ns (13984 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46890ns (9378 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43305ns (8661 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34010ns (6802 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255755ns (51151 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222190ns (44438 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196395ns (39279 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177730ns (35546 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155820ns (31164 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149830ns (29966 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137370ns (27474 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124680ns (24936 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103240ns (20648 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98550ns (19710 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85050ns (17010 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69920ns (13984 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46890ns (9378 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43305ns (8661 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34010ns (6802 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255755ns (51151 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222190ns (44438 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196395ns (39279 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177730ns (35546 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155820ns (31164 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149830ns (29966 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137370ns (27474 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124680ns (24936 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103240ns (20648 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98550ns (19710 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85050ns (17010 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69920ns (13984 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46890ns (9378 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43305ns (8661 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34010ns (6802 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379885ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255760ns (51152 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222195ns (44439 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177735ns (35547 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155825ns (31165 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149835ns (29967 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137375ns (27475 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124685ns (24937 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103245ns (20649 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98555ns (19711 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85055ns (17011 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69925ns (13985 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46895ns (9379 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34015ns (6803 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379890ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255760ns (51152 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222195ns (44439 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177735ns (35547 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155825ns (31165 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149835ns (29967 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137375ns (27475 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124685ns (24937 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103245ns (20649 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98555ns (19711 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85055ns (17011 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69925ns (13985 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46895ns (9379 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34015ns (6803 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379890ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255760ns (51152 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222195ns (44439 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177735ns (35547 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155825ns (31165 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149835ns (29967 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137375ns (27475 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124685ns (24937 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103245ns (20649 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98555ns (19711 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85055ns (17011 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69925ns (13985 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46895ns (9379 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34015ns (6803 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379890ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255760ns (51152 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222195ns (44439 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177735ns (35547 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155825ns (31165 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149835ns (29967 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137375ns (27475 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124685ns (24937 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103245ns (20649 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98555ns (19711 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85055ns (17011 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69925ns (13985 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46895ns (9379 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43310ns (8662 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34015ns (6803 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379890ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379890ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379890ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255765ns (51153 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222200ns (44440 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196405ns (39281 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177740ns (35548 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155830ns (31166 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149840ns (29968 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137380ns (27476 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124690ns (24938 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103250ns (20650 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98560ns (19712 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85060ns (17012 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69930ns (13986 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46900ns (9380 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43315ns (8663 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34020ns (6804 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379895ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255765ns (51153 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222200ns (44440 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196405ns (39281 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177740ns (35548 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155830ns (31166 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149840ns (29968 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137380ns (27476 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124690ns (24938 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103250ns (20650 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98560ns (19712 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85060ns (17012 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69930ns (13986 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46900ns (9380 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43315ns (8663 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34020ns (6804 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379895ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255765ns (51153 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222200ns (44440 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196405ns (39281 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177740ns (35548 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155830ns (31166 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149840ns (29968 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137380ns (27476 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124690ns (24938 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103250ns (20650 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98560ns (19712 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85060ns (17012 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69930ns (13986 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46900ns (9380 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43315ns (8663 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34020ns (6804 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379895ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255765ns (51153 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222200ns (44440 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196405ns (39281 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177740ns (35548 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155830ns (31166 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149840ns (29968 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137380ns (27476 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124690ns (24938 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103250ns (20650 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98560ns (19712 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85060ns (17012 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69930ns (13986 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46900ns (9380 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43315ns (8663 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34020ns (6804 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379895ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16530ns (3306 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379895ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379895ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255770ns (51154 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222205ns (44441 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196410ns (39282 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177745ns (35549 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155835ns (31167 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149845ns (29969 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137385ns (27477 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124695ns (24939 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103255ns (20651 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98565ns (19713 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85065ns (17013 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69935ns (13987 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46905ns (9381 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43320ns (8664 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34025ns (6805 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379900ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255770ns (51154 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222205ns (44441 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196410ns (39282 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177745ns (35549 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155835ns (31167 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149845ns (29969 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137385ns (27477 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124695ns (24939 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103255ns (20651 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98565ns (19713 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85065ns (17013 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69935ns (13987 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46905ns (9381 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43320ns (8664 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34025ns (6805 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379900ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379900ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 255770ns (51154 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 222205ns (44441 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 196410ns (39282 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 177745ns (35549 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 155835ns (31167 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 149845ns (29969 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 137385ns (27477 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 124695ns (24939 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 103255ns (20651 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 98565ns (19713 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 85065ns (17013 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 69935ns (13987 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 46905ns (9381 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 43320ns (8664 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34025ns (6805 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379900ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379900ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379900ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379905ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379905ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379905ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379905ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379910ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379915ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 380455ns: start-end pair with latency 90265ns (18053 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 380455ns: start-end pair with latency 90265ns (18053 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel end instruction in WB stage at time 380455ns: start-end pair with latency 90265ns (18053 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel end instruction in WB stage at time 380455ns: start-end pair with latency 90265ns (18053 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 380460ns: start-end pair with latency 90270ns (18054 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 380460ns: start-end pair with latency 90270ns (18054 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel end instruction in WB stage at time 380460ns: start-end pair with latency 90270ns (18054 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel end instruction in WB stage at time 380460ns: start-end pair with latency 90270ns (18054 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 380465ns: start-end pair with latency 90275ns (18055 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 380465ns: start-end pair with latency 90275ns (18055 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel end instruction in WB stage at time 380465ns: start-end pair with latency 90275ns (18055 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel end instruction in WB stage at time 380465ns: start-end pair with latency 90275ns (18055 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 380470ns: start-end pair with latency 90280ns (18056 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 380470ns: start-end pair with latency 90280ns (18056 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel end instruction in WB stage at time 380470ns: start-end pair with latency 90280ns (18056 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMI_PERF] Input communication sentinel accumulator state: 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 380675ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 380675ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel end instruction in WB stage at time 380675ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel end instruction in WB stage at time 380675ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 380680ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 380680ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel end instruction in WB stage at time 380680ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel end instruction in WB stage at time 380680ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 380685ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 380685ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel end instruction in WB stage at time 380685ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel end instruction in WB stage at time 380685ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 380690ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 380690ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel end instruction in WB stage at time 380690ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMI_PERF] Input communication sentinel accumulator state: 48295ns (9659 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 380720ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 380720ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel end instruction in WB stage at time 380720ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel end instruction in WB stage at time 380720ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 380725ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 380725ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel end instruction in WB stage at time 380725ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel end instruction in WB stage at time 380725ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 380730ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 380730ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel end instruction in WB stage at time 380730ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel end instruction in WB stage at time 380730ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 380735ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 380735ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel end instruction in WB stage at time 380735ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMI_PERF] Input communication sentinel accumulator state: 52355ns (10471 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMP_PERF] Computation sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 380775ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 380775ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel end instruction in WB stage at time 380775ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel end instruction in WB stage at time 380775ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 380780ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 380780ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel end instruction in WB stage at time 380780ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel end instruction in WB stage at time 380780ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 380785ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 380785ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel end instruction in WB stage at time 380785ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel end instruction in WB stage at time 380785ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 380790ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 380790ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel end instruction in WB stage at time 380790ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMI_PERF] Input communication sentinel accumulator state: 60010ns (12002 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMP_PERF] Computation sentinel accumulator state: 3135ns (627 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222190ns (44438 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222190ns (44438 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222190ns (44438 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222190ns (44438 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222195ns (44439 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222195ns (44439 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222195ns (44439 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222195ns (44439 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222200ns (44440 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222200ns (44440 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222200ns (44440 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222200ns (44440 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222205ns (44441 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 380855ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222205ns (44441 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 380855ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel end instruction in WB stage at time 380855ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 222205ns (44441 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel end instruction in WB stage at time 380855ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 380860ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 380860ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel end instruction in WB stage at time 380860ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel end instruction in WB stage at time 380860ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 380865ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 380865ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel end instruction in WB stage at time 380865ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel end instruction in WB stage at time 380865ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 380870ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 380870ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel end instruction in WB stage at time 380870ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMI_PERF] Input communication sentinel accumulator state: 63550ns (12710 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMP_PERF] Computation sentinel accumulator state: 3155ns (631 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 380935ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 380935ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel end instruction in WB stage at time 380935ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel end instruction in WB stage at time 380935ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 380940ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 380940ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel end instruction in WB stage at time 380940ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel end instruction in WB stage at time 380940ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 380945ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 380945ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel end instruction in WB stage at time 380945ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel end instruction in WB stage at time 380945ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 380950ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 380950ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel end instruction in WB stage at time 380950ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMI_PERF] Input communication sentinel accumulator state: 67935ns (13587 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMP_PERF] Computation sentinel accumulator state: 3175ns (635 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel end instruction in WB stage at time 380990ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel end instruction in WB stage at time 380990ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel end instruction in WB stage at time 380990ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel end instruction in WB stage at time 380990ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel end instruction in WB stage at time 380995ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel end instruction in WB stage at time 380995ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel end instruction in WB stage at time 380995ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel end instruction in WB stage at time 380995ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel end instruction in WB stage at time 381000ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel end instruction in WB stage at time 381000ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel end instruction in WB stage at time 381000ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel end instruction in WB stage at time 381000ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel end instruction in WB stage at time 381005ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel end instruction in WB stage at time 381005ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel end instruction in WB stage at time 381005ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMI_PERF] Input communication sentinel accumulator state: 76880ns (15376 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel end instruction in WB stage at time 381035ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel end instruction in WB stage at time 381035ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel end instruction in WB stage at time 381035ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel end instruction in WB stage at time 381035ns: start-end pair with latency 90405ns (18081 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel end instruction in WB stage at time 381040ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel end instruction in WB stage at time 381040ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel end instruction in WB stage at time 381040ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel end instruction in WB stage at time 381040ns: start-end pair with latency 90410ns (18082 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel end instruction in WB stage at time 381045ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel end instruction in WB stage at time 381045ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel end instruction in WB stage at time 381045ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel end instruction in WB stage at time 381045ns: start-end pair with latency 90415ns (18083 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel end instruction in WB stage at time 381050ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel end instruction in WB stage at time 381050ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel end instruction in WB stage at time 381050ns: start-end pair with latency 90420ns (18084 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMI_PERF] Input communication sentinel accumulator state: 81340ns (16268 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 381080ns: start-end pair with latency 90755ns (18151 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 381080ns: start-end pair with latency 90755ns (18151 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel end instruction in WB stage at time 381080ns: start-end pair with latency 90755ns (18151 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel end instruction in WB stage at time 381080ns: start-end pair with latency 90755ns (18151 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 381085ns: start-end pair with latency 90760ns (18152 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 381085ns: start-end pair with latency 90760ns (18152 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel end instruction in WB stage at time 381085ns: start-end pair with latency 90760ns (18152 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel end instruction in WB stage at time 381085ns: start-end pair with latency 90760ns (18152 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 381090ns: start-end pair with latency 90765ns (18153 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 381090ns: start-end pair with latency 90765ns (18153 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel end instruction in WB stage at time 381090ns: start-end pair with latency 90765ns (18153 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel end instruction in WB stage at time 381090ns: start-end pair with latency 90765ns (18153 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 381095ns: start-end pair with latency 90770ns (18154 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196395ns (39279 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 381095ns: start-end pair with latency 90770ns (18154 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196395ns (39279 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196395ns (39279 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 381095ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 11855ns (2371 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel end instruction in WB stage at time 381095ns: start-end pair with latency 90770ns (18154 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196395ns (39279 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196400ns (39280 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196400ns (39280 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196400ns (39280 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMI_PERF] Input communication sentinel accumulator state: 56320ns (11264 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196400ns (39280 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196405ns (39281 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196405ns (39281 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196405ns (39281 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196405ns (39281 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196410ns (39282 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196410ns (39282 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 196410ns (39282 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMP_PERF] Computation sentinel accumulator state: 12060ns (2412 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel end instruction in WB stage at time 381115ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel end instruction in WB stage at time 381115ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel end instruction in WB stage at time 381115ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel end instruction in WB stage at time 381115ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel end instruction in WB stage at time 381120ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel end instruction in WB stage at time 381120ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel end instruction in WB stage at time 381120ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel end instruction in WB stage at time 381120ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel end instruction in WB stage at time 381125ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel end instruction in WB stage at time 381125ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel end instruction in WB stage at time 381125ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel end instruction in WB stage at time 381125ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel end instruction in WB stage at time 381130ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel end instruction in WB stage at time 381130ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel end instruction in WB stage at time 381130ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMI_PERF] Input communication sentinel accumulator state: 85790ns (17158 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177730ns (35546 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177730ns (35546 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177730ns (35546 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177730ns (35546 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177735ns (35547 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177735ns (35547 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177735ns (35547 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177735ns (35547 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177740ns (35548 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177740ns (35548 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177740ns (35548 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177740ns (35548 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177745ns (35549 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177745ns (35549 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 177745ns (35549 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381215ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381230ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel end instruction in WB stage at time 381275ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel end instruction in WB stage at time 381275ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel end instruction in WB stage at time 381275ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 381275ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12035ns (2407 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel end instruction in WB stage at time 381275ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel end instruction in WB stage at time 381280ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel end instruction in WB stage at time 381280ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel end instruction in WB stage at time 381280ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel end instruction in WB stage at time 381280ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel end instruction in WB stage at time 381285ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel end instruction in WB stage at time 381285ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel end instruction in WB stage at time 381285ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel end instruction in WB stage at time 381285ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel end instruction in WB stage at time 381290ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel end instruction in WB stage at time 381290ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel end instruction in WB stage at time 381290ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMI_PERF] Input communication sentinel accumulator state: 95300ns (19060 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149830ns (29966 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149830ns (29966 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149830ns (29966 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149830ns (29966 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149835ns (29967 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149835ns (29967 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149835ns (29967 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149835ns (29967 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149840ns (29968 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149840ns (29968 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149840ns (29968 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149840ns (29968 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149845ns (29969 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149845ns (29969 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 149845ns (29969 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel end instruction in WB stage at time 381320ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel end instruction in WB stage at time 381320ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel end instruction in WB stage at time 381320ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel end instruction in WB stage at time 381320ns: start-end pair with latency 90440ns (18088 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel end instruction in WB stage at time 381325ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel end instruction in WB stage at time 381325ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel end instruction in WB stage at time 381325ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel end instruction in WB stage at time 381325ns: start-end pair with latency 90445ns (18089 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel end instruction in WB stage at time 381330ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel end instruction in WB stage at time 381330ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel end instruction in WB stage at time 381330ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel end instruction in WB stage at time 381330ns: start-end pair with latency 90450ns (18090 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel end instruction in WB stage at time 381335ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel end instruction in WB stage at time 381335ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel end instruction in WB stage at time 381335ns: start-end pair with latency 90455ns (18091 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMI_PERF] Input communication sentinel accumulator state: 99950ns (19990 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMP_PERF] Computation sentinel accumulator state: 3285ns (657 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel end instruction in WB stage at time 381400ns: start-end pair with latency 90860ns (18172 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel end instruction in WB stage at time 381400ns: start-end pair with latency 90860ns (18172 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel end instruction in WB stage at time 381400ns: start-end pair with latency 90860ns (18172 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel end instruction in WB stage at time 381400ns: start-end pair with latency 90860ns (18172 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel end instruction in WB stage at time 381405ns: start-end pair with latency 90865ns (18173 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel end instruction in WB stage at time 381405ns: start-end pair with latency 90865ns (18173 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel end instruction in WB stage at time 381405ns: start-end pair with latency 90865ns (18173 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 381405ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12160ns (2432 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel end instruction in WB stage at time 381405ns: start-end pair with latency 90865ns (18173 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel end instruction in WB stage at time 381410ns: start-end pair with latency 90870ns (18174 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel end instruction in WB stage at time 381410ns: start-end pair with latency 90870ns (18174 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel end instruction in WB stage at time 381410ns: start-end pair with latency 90870ns (18174 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel end instruction in WB stage at time 381410ns: start-end pair with latency 90870ns (18174 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel end instruction in WB stage at time 381415ns: start-end pair with latency 90875ns (18175 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137370ns (27474 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel end instruction in WB stage at time 381415ns: start-end pair with latency 90875ns (18175 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137370ns (27474 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137370ns (27474 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel end instruction in WB stage at time 381415ns: start-end pair with latency 90875ns (18175 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137370ns (27474 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137375ns (27475 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137375ns (27475 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137375ns (27475 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMI_PERF] Input communication sentinel accumulator state: 71760ns (14352 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137375ns (27475 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137380ns (27476 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137380ns (27476 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137380ns (27476 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137380ns (27476 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137385ns (27477 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137385ns (27477 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 137385ns (27477 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel end instruction in WB stage at time 381435ns: start-end pair with latency 90510ns (18102 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel end instruction in WB stage at time 381435ns: start-end pair with latency 90510ns (18102 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel end instruction in WB stage at time 381435ns: start-end pair with latency 90510ns (18102 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel end instruction in WB stage at time 381435ns: start-end pair with latency 90510ns (18102 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel end instruction in WB stage at time 381440ns: start-end pair with latency 90515ns (18103 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel end instruction in WB stage at time 381440ns: start-end pair with latency 90515ns (18103 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel end instruction in WB stage at time 381440ns: start-end pair with latency 90515ns (18103 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel end instruction in WB stage at time 381440ns: start-end pair with latency 90515ns (18103 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel end instruction in WB stage at time 381445ns: start-end pair with latency 90520ns (18104 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel end instruction in WB stage at time 381445ns: start-end pair with latency 90520ns (18104 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel end instruction in WB stage at time 381445ns: start-end pair with latency 90520ns (18104 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel end instruction in WB stage at time 381445ns: start-end pair with latency 90520ns (18104 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel end instruction in WB stage at time 381450ns: start-end pair with latency 90525ns (18105 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel end instruction in WB stage at time 381450ns: start-end pair with latency 90525ns (18105 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel end instruction in WB stage at time 381450ns: start-end pair with latency 90525ns (18105 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMI_PERF] Input communication sentinel accumulator state: 104955ns (20991 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124680ns (24936 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124680ns (24936 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124680ns (24936 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124680ns (24936 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124685ns (24937 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124685ns (24937 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124685ns (24937 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124685ns (24937 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124690ns (24938 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124690ns (24938 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124690ns (24938 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124690ns (24938 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124695ns (24939 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124695ns (24939 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381475ns
# [TB][PERF][mhartid 199 - Tile (12, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 124695ns (24939 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381490ns
# [TB][PERF][mhartid 57 - Tile (3, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98550ns (19710 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98550ns (19710 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98550ns (19710 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98550ns (19710 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98555ns (19711 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98555ns (19711 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98555ns (19711 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98555ns (19711 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98560ns (19712 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98560ns (19712 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98560ns (19712 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98560ns (19712 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98565ns (19713 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98565ns (19713 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 98565ns (19713 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155820ns (31164 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155820ns (31164 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155820ns (31164 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155820ns (31164 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155825ns (31165 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155825ns (31165 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155825ns (31165 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155825ns (31165 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155830ns (31166 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155830ns (31166 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155830ns (31166 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155830ns (31166 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155835ns (31167 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155835ns (31167 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 155835ns (31167 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 381595ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85050ns (17010 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85050ns (17010 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85050ns (17010 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85050ns (17010 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85055ns (17011 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85055ns (17011 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85055ns (17011 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85055ns (17011 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85060ns (17012 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85060ns (17012 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85060ns (17012 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85060ns (17012 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85065ns (17013 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85065ns (17013 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 85065ns (17013 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381685ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381700ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel end instruction in WB stage at time 381720ns: start-end pair with latency 90930ns (18186 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel end instruction in WB stage at time 381720ns: start-end pair with latency 90930ns (18186 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel end instruction in WB stage at time 381720ns: start-end pair with latency 90930ns (18186 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel end instruction in WB stage at time 381720ns: start-end pair with latency 90930ns (18186 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel end instruction in WB stage at time 381725ns: start-end pair with latency 90935ns (18187 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel end instruction in WB stage at time 381725ns: start-end pair with latency 90935ns (18187 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel end instruction in WB stage at time 381725ns: start-end pair with latency 90935ns (18187 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel end instruction in WB stage at time 381725ns: start-end pair with latency 90935ns (18187 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel end instruction in WB stage at time 381730ns: start-end pair with latency 90940ns (18188 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel end instruction in WB stage at time 381730ns: start-end pair with latency 90940ns (18188 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel end instruction in WB stage at time 381730ns: start-end pair with latency 90940ns (18188 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel end instruction in WB stage at time 381730ns: start-end pair with latency 90940ns (18188 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel end instruction in WB stage at time 381735ns: start-end pair with latency 90945ns (18189 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel end instruction in WB stage at time 381735ns: start-end pair with latency 90945ns (18189 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel end instruction in WB stage at time 381735ns: start-end pair with latency 90945ns (18189 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMI_PERF] Input communication sentinel accumulator state: 90475ns (18095 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69920ns (13984 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69920ns (13984 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69920ns (13984 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69920ns (13984 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69925ns (13985 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69925ns (13985 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69925ns (13985 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69925ns (13985 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69930ns (13986 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69930ns (13986 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69930ns (13986 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69930ns (13986 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69935ns (13987 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69935ns (13987 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 69935ns (13987 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43305ns (8661 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43305ns (8661 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43305ns (8661 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43305ns (8661 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43310ns (8662 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43310ns (8662 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43310ns (8662 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43310ns (8662 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43315ns (8663 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43315ns (8663 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43315ns (8663 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43315ns (8663 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43320ns (8664 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43320ns (8664 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 43320ns (8664 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34010ns (6802 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34010ns (6802 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34010ns (6802 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34010ns (6802 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34015ns (6803 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34015ns (6803 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34015ns (6803 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34015ns (6803 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34020ns (6804 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103240ns (20648 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34020ns (6804 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103240ns (20648 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34020ns (6804 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103240ns (20648 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34020ns (6804 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103240ns (20648 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34025ns (6805 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103245ns (20649 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34025ns (6805 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103245ns (20649 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103245ns (20649 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34025ns (6805 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103245ns (20649 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103250ns (20650 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103250ns (20650 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103250ns (20650 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103250ns (20650 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103255ns (20651 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103255ns (20651 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 103255ns (20651 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381955ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381970ns
# [TB][PERF][mhartid 63 - Tile (3, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16530ns (3306 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16535ns (3307 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16535ns (3307 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16535ns (3307 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46890ns (9378 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46890ns (9378 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46890ns (9378 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46890ns (9378 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46895ns (9379 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46895ns (9379 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46895ns (9379 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46895ns (9379 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46900ns (9380 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46900ns (9380 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46900ns (9380 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46900ns (9380 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46905ns (9381 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46905ns (9381 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 46905ns (9381 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 258295ns (51659 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 225620ns (45124 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 199725ns (39945 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 181125ns (36225 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 159680ns (31936 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 152480ns (30496 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 139515ns (27903 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 126385ns (25277 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 530ns (106 clock cycles) and accumulated latency 105550ns (21110 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 99775ns (19955 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 85850ns (17170 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 70310ns (14062 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 47875ns (9575 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 42590ns (8518 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 32785ns (6557 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382235ns: start-end pair with latency 10195ns (2039 clock cycles) and accumulated latency 14805ns (2961 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382240ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382260ns
# [TB][mhartid 180 - Tile (11, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382270ns
# [TB][mhartid 184 - Tile (11, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382270ns
# [TB][mhartid 188 - Tile (11, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382270ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382350ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382900ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382900ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382900ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382900ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382905ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382905ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382905ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382905ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382905ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382905ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382905ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382905ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382910ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382910ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382910ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382910ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382910ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382910ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382910ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382910ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382915ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382915ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382915ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382915ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382915ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 382915ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14855ns (2971 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382915ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382920ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382920ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 382920ns
# [TB][mhartid 180 - Tile (11, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383050ns: start-end pair with latency 775ns (155 clock cycles) and accumulated latency 775ns (155 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383055ns
# [TB][mhartid 184 - Tile (11, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383400ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383405ns
# [TB][mhartid 188 - Tile (11, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383715ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 1440ns (288 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383720ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 259925ns (51985 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 227340ns (45468 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 201445ns (40289 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 182845ns (36569 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 925ns (185 clock cycles) and accumulated latency 160605ns (32121 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 154200ns (30840 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 141235ns (28247 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 128105ns (25621 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 106125ns (21225 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 101495ns (20299 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 87570ns (17514 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 72030ns (14406 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 48135ns (9627 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 44310ns (8862 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 34505ns (6901 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383985ns: start-end pair with latency 1720ns (344 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 383990ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 383990ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 383990ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 383990ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384000ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel end instruction in WB stage at time 384555ns: start-end pair with latency 94365ns (18873 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMI_PERF] Input communication sentinel accumulator state: 42865ns (8573 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMO_PERF] Output communication sentinel accumulator state: 2265ns (453 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMP_PERF] Computation sentinel accumulator state: 3030ns (606 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel end instruction in WB stage at time 384775ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMI_PERF] Input communication sentinel accumulator state: 47445ns (9489 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMO_PERF] Output communication sentinel accumulator state: 2300ns (460 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMP_PERF] Computation sentinel accumulator state: 3050ns (610 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel end instruction in WB stage at time 384820ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMI_PERF] Input communication sentinel accumulator state: 51395ns (10279 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMP_PERF] Computation sentinel accumulator state: 3065ns (613 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel end instruction in WB stage at time 384875ns: start-end pair with latency 94505ns (18901 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMI_PERF] Input communication sentinel accumulator state: 59915ns (11983 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMO_PERF] Output communication sentinel accumulator state: 2550ns (510 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMP_PERF] Computation sentinel accumulator state: 3105ns (621 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 227340ns (45468 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel end instruction in WB stage at time 384955ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMI_PERF] Input communication sentinel accumulator state: 63910ns (12782 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMO_PERF] Output communication sentinel accumulator state: 2625ns (525 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMP_PERF] Computation sentinel accumulator state: 3125ns (625 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel end instruction in WB stage at time 385035ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMI_PERF] Input communication sentinel accumulator state: 68745ns (13749 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMO_PERF] Output communication sentinel accumulator state: 2725ns (545 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMP_PERF] Computation sentinel accumulator state: 3150ns (630 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel end instruction in WB stage at time 385090ns: start-end pair with latency 94505ns (18901 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMI_PERF] Input communication sentinel accumulator state: 78140ns (15628 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMO_PERF] Output communication sentinel accumulator state: 2760ns (552 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMP_PERF] Computation sentinel accumulator state: 3185ns (637 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel end instruction in WB stage at time 385135ns: start-end pair with latency 94505ns (18901 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMI_PERF] Input communication sentinel accumulator state: 82970ns (16594 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMO_PERF] Output communication sentinel accumulator state: 2880ns (576 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMP_PERF] Computation sentinel accumulator state: 3205ns (641 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel end instruction in WB stage at time 385180ns: start-end pair with latency 94855ns (18971 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMI_PERF] Input communication sentinel accumulator state: 55890ns (11178 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMO_PERF] Output communication sentinel accumulator state: 775ns (155 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 201445ns (40289 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMP_PERF] Computation sentinel accumulator state: 12035ns (2407 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel end instruction in WB stage at time 385215ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMI_PERF] Input communication sentinel accumulator state: 87885ns (17577 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMO_PERF] Output communication sentinel accumulator state: 2980ns (596 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMP_PERF] Computation sentinel accumulator state: 3225ns (645 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 182845ns (36569 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel end instruction in WB stage at time 385375ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMI_PERF] Input communication sentinel accumulator state: 98450ns (19690 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMO_PERF] Output communication sentinel accumulator state: 3020ns (604 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMP_PERF] Computation sentinel accumulator state: 3265ns (653 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 154200ns (30840 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel end instruction in WB stage at time 385420ns: start-end pair with latency 94540ns (18908 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMI_PERF] Input communication sentinel accumulator state: 103670ns (20734 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMO_PERF] Output communication sentinel accumulator state: 3110ns (622 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMP_PERF] Computation sentinel accumulator state: 3310ns (662 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel end instruction in WB stage at time 385500ns: start-end pair with latency 94960ns (18992 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMI_PERF] Input communication sentinel accumulator state: 73050ns (14610 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMO_PERF] Output communication sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 141235ns (28247 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMP_PERF] Computation sentinel accumulator state: 12160ns (2432 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel end instruction in WB stage at time 385535ns: start-end pair with latency 94610ns (18922 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMI_PERF] Input communication sentinel accumulator state: 109155ns (21831 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMO_PERF] Output communication sentinel accumulator state: 3165ns (633 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMP_PERF] Computation sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 128105ns (25621 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 101495ns (20299 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 160605ns (32121 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 87570ns (17514 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel end instruction in WB stage at time 385820ns: start-end pair with latency 95030ns (19006 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMI_PERF] Input communication sentinel accumulator state: 93255ns (18651 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMO_PERF] Output communication sentinel accumulator state: 1440ns (288 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMP_PERF] Computation sentinel accumulator state: 12320ns (2464 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 72030ns (14406 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385910ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385910ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385910ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385910ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385915ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385915ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385915ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385915ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385915ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385915ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385915ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385915ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385920ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385920ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385920ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385920ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385925ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385925ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385925ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 385925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17855ns (3571 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385925ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385930ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385930ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 385930ns
# [TB][PERF][mhartid 189 - Tile (11, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 44310ns (8862 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 34505ns (6901 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 106125ns (21225 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 48135ns (9627 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 387000ns: start-end pair with latency 3005ns (601 clock cycles) and accumulated latency 14860ns (2972 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387005ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388920ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388925ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388930ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388930ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388930ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388930ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388935ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388935ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388935ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388935ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388935ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 388935ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20855ns (4171 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388935ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388940ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388940ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388940ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388940ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388945ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388945ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388945ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388945ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388950ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388950ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 388950ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389145ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389145ns
# [TB][mhartid 160 - Tile (10, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389145ns
# [TB][mhartid 240 - Tile (15, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389145ns
# [TB][mhartid 32 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389150ns
# [TB][mhartid 96 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389150ns
# [TB][mhartid 144 - Tile (9, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389150ns
# [TB][mhartid 224 - Tile (14, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389150ns
# [TB][mhartid 16 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389155ns
# [TB][mhartid 80 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389155ns
# [TB][mhartid 128 - Tile (8, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389155ns
# [TB][mhartid 208 - Tile (13, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389155ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389160ns
# [TB][mhartid 64 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389160ns
# [TB][mhartid 192 - Tile (12, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 389160ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389695ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389695ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389695ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389695ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389700ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 389700ns: start-end pair with latency 99555ns (19911 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389700ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 389700ns: start-end pair with latency 99555ns (19911 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389700ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel end instruction in WB stage at time 389700ns: start-end pair with latency 99555ns (19911 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389700ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel end instruction in WB stage at time 389700ns: start-end pair with latency 99555ns (19911 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389705ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 389705ns: start-end pair with latency 99560ns (19912 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389705ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 389705ns: start-end pair with latency 99560ns (19912 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389705ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel end instruction in WB stage at time 389705ns: start-end pair with latency 99560ns (19912 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389705ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel end instruction in WB stage at time 389705ns: start-end pair with latency 99560ns (19912 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389710ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 389710ns: start-end pair with latency 99565ns (19913 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389710ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 389710ns: start-end pair with latency 99565ns (19913 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel end instruction in WB stage at time 389710ns: start-end pair with latency 99565ns (19913 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 389710ns: start-end pair with latency 545ns (109 clock cycles) and accumulated latency 545ns (109 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel end instruction in WB stage at time 389710ns: start-end pair with latency 99565ns (19913 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 389715ns: start-end pair with latency 99570ns (19914 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 389715ns: start-end pair with latency 99570ns (19914 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel end instruction in WB stage at time 389715ns: start-end pair with latency 99570ns (19914 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMI_PERF] Input communication sentinel accumulator state: 32030ns (6406 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMO_PERF] Output communication sentinel accumulator state: 545ns (109 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMP_PERF] Computation sentinel accumulator state: 20855ns (4171 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255755ns (51151 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255755ns (51151 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255755ns (51151 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255755ns (51151 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255760ns (51152 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255760ns (51152 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255760ns (51152 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255760ns (51152 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255765ns (51153 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255765ns (51153 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255765ns (51153 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255765ns (51153 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255770ns (51154 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255770ns (51154 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 255770ns (51154 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390010ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 17860ns (3572 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390015ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 393020ns: start-end pair with latency 3000ns (600 clock cycles) and accumulated latency 20860ns (4172 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 393035ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 393245ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 393805ns: start-end pair with latency 555ns (111 clock cycles) and accumulated latency 555ns (111 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel end instruction in WB stage at time 393810ns: start-end pair with latency 103665ns (20733 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMI_PERF] Input communication sentinel accumulator state: 31950ns (6390 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMO_PERF] Output communication sentinel accumulator state: 555ns (111 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMP_PERF] Computation sentinel accumulator state: 20860ns (4172 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 259925ns (51985 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bdd) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c09) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5bea) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb3) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bee) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc8) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c01) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf5) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb9) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[47](=0x5bd7) != Z[47](=0x5bc5)
# [mhartid 0] **ERROR**: Y[51](=0x5bf8) != Z[51](=0x5be6)
# [mhartid 0] **ERROR**: Y[52](=0x5bf3) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd0) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf8) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bf9) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfe) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd6) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd4) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdb) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be1) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbe) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[138](=0x5be9) != Z[138](=0x5bd7)
# [mhartid 0] **ERROR**: Y[140](=0x5bc0) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bee) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc8) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb8) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bbf) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf7) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[157](=0x5bd1) != Z[157](=0x5bbd)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd8) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb1) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf8) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[176](=0x5be1) != Z[176](=0x5bcf)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be1) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be4) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bcf) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc3) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbc) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfb) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b78) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bcd) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bcc) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bde) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bc0) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf5) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bde) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb8) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bcf) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfd) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bf0) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[312](=0x5bd0) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[313](=0x5bd1) != Z[313](=0x5bbe)
# [mhartid 0] **ERROR**: Y[316](=0x5bbe) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd3) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be4) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c05) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[339](=0x5bee) != Z[339](=0x5bdb)
# [mhartid 0] **ERROR**: Y[345](=0x5bbd) != Z[345](=0x5bab)
# [mhartid 0] **ERROR**: Y[359](=0x5ba6) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb2) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bce) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5c00) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be2) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c05) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[383](=0x5bf5) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5bea) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd4) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bce) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be4) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[401](=0x5bef) != Z[401](=0x5bdd)
# [mhartid 0] **ERROR**: Y[403](=0x5bf6) != Z[403](=0x5be4)
# [mhartid 0] **ERROR**: Y[407](=0x5be7) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be3) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdb) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bcd) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bef) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb0) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc4) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be6) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bec) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bdb) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bef) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc5) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bdc) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[463](=0x5bb7) != Z[463](=0x5ba5)
# [mhartid 0] **ERROR**: Y[472](=0x5bf5) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd5) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[476](=0x5bf9) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd3) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd7) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc5) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bce) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb4) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bbb) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[512](=0x5bc4) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bca) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[515](=0x5ba1) != Z[515](=0x5b8f)
# [mhartid 0] **ERROR**: Y[516](=0x5bf2) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bef) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be8) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bd9) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c01) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b85) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bda) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be6) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bf0) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bac) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc1) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf3) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf2) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bdb) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc6) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bbb) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc4) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be2) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[568](=0x5be1) != Z[568](=0x5bcf)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5be9) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[582](=0x5be9) != Z[582](=0x5bd7)
# [mhartid 0] **ERROR**: Y[585](=0x5c05) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[587](=0x5bfb) != Z[587](=0x5be8)
# [mhartid 0] **ERROR**: Y[588](=0x5bf8) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb7) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc6) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5baf) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be3) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bcb) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be6) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb9) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be9) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bfd) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd8) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5bff) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bba) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[652](=0x5be4) != Z[652](=0x5bd1)
# [mhartid 0] **ERROR**: Y[654](=0x5c00) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[659](=0x5be0) != Z[659](=0x5bce)
# [mhartid 0] **ERROR**: Y[664](=0x5bcc) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bc9) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be7) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bef) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bfa) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[681](=0x5bed) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfd) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfc) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfd) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd1) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc1) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[708](=0x5be9) != Z[708](=0x5bd7)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfd) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[720](=0x5bc7) != Z[720](=0x5bb5)
# [mhartid 0] **ERROR**: Y[724](=0x5bc6) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd4) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5bde) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd8) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfb) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bd8) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf1) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd1) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf2) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf6) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[757](=0x5bbc) != Z[757](=0x5ba9)
# [mhartid 0] **ERROR**: Y[759](=0x5bc4) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bde) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[778](=0x5bd8) != Z[778](=0x5bc6)
# [mhartid 0] **ERROR**: Y[781](=0x5ba8) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc7) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba1) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c02) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[803](=0x5bba) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bc9) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd4) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd1) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[829](=0x5bd6) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5c00) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bac) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc9) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bef) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bf0) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bc0) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bdc) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c04) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be0) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5bed) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bf0) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be2) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc3) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bda) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5baa) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9a) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[894](=0x5c0d) != Z[894](=0x5bfb)
# [mhartid 0] **ERROR**: Y[896](=0x5bc1) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5baf) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[921](=0x5c04) != Z[921](=0x5bf2)
# [mhartid 0] **ERROR**: Y[923](=0x5bfc) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bed) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5bec) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[929](=0x5bf1) != Z[929](=0x5bde)
# [mhartid 0] **ERROR**: Y[937](=0x5bf0) != Z[937](=0x5bde)
# [mhartid 0] **ERROR**: Y[940](=0x5bc8) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bbb) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdb) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb4) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf3) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be2) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[963](=0x5bf1) != Z[963](=0x5bdf)
# [mhartid 0] **ERROR**: Y[975](=0x5bd6) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf2) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[982](=0x5bea) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[991](=0x5bd2) != Z[991](=0x5bc0)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bc0) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdc) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8e) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bcf) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 273 errors
# TILE[          0] ERRORS:  273
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7702030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7702030 ns  Iteration: 0  Instance: /magia_tb
# End time: 10:13:21 on Nov 24,2025, Elapsed time: 70:55:15
# Errors: 1, Warnings: 256
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/k2_m1024_16x16/MAGIA'
