Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:300]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'signed_div_i' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:330]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:397]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:398]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:407]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/datapath.v:408]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign/rtls/top.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
