--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mac.twx mac.ncd -o mac.twr mac.pcf -ucf mac_ucf.ucf

Design file:              mac.ncd
Physical constraint file: mac.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
W_en        |    1.796(R)|      SLOW  |   -0.098(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.026(R)|      SLOW  |   -1.939(R)|      FAST  |clk_BUFGP         |   0.000|
sel<0>      |    8.126(R)|      SLOW  |   -2.913(R)|      FAST  |clk_BUFGP         |   0.000|
sel<1>      |    8.362(R)|      SLOW  |   -3.194(R)|      FAST  |clk_BUFGP         |   0.000|
sel<2>      |    8.220(R)|      SLOW  |   -3.133(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led<0>      |         8.792(R)|      SLOW  |         4.997(R)|      FAST  |clk_BUFGP         |   0.000|
Led<1>      |         8.792(R)|      SLOW  |         4.997(R)|      FAST  |clk_BUFGP         |   0.000|
Led<2>      |         8.784(R)|      SLOW  |         5.025(R)|      FAST  |clk_BUFGP         |   0.000|
Led<3>      |         8.784(R)|      SLOW  |         5.025(R)|      FAST  |clk_BUFGP         |   0.000|
Led<4>      |         8.373(R)|      SLOW  |         4.685(R)|      FAST  |clk_BUFGP         |   0.000|
Led<5>      |         8.221(R)|      SLOW  |         4.607(R)|      FAST  |clk_BUFGP         |   0.000|
Led<6>      |         8.329(R)|      SLOW  |         4.669(R)|      FAST  |clk_BUFGP         |   0.000|
Led<7>      |         8.329(R)|      SLOW  |         4.669(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.116|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 22 12:45:16 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



