\section{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def Struct Reference}
\label{structDBGMCU__TypeDef}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}


Debug M\+CU.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+D\+C\+O\+DE}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B1\+FZ}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+P\+B2\+FZ}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Debug M\+CU. 

Definition at line \textbf{ 442} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDBGMCU__TypeDef_a5eaefc557573ae7bdc632ef6b6d574b5}} 
\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B1\+FZ@{A\+P\+B1\+FZ}}
\index{A\+P\+B1\+FZ@{A\+P\+B1\+FZ}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B1\+FZ}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B1\+FZ}

Debug M\+CU A\+P\+B1 freeze register, Address offset\+: 0x08 

Definition at line \textbf{ 446} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDBGMCU__TypeDef_a4628a8c32f97ef93b15b2b503ef90c75}} 
\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B2\+FZ@{A\+P\+B2\+FZ}}
\index{A\+P\+B2\+FZ@{A\+P\+B2\+FZ}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection{A\+P\+B2\+FZ}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+P\+B2\+FZ}

Debug M\+CU A\+P\+B2 freeze register, Address offset\+: 0x0C 

Definition at line \textbf{ 447} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDBGMCU__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

Debug M\+CU configuration register, Address offset\+: 0x04 

Definition at line \textbf{ 445} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDBGMCU__TypeDef_a24df28d0e440321b21f6f07b3bb93dea}} 
\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!I\+D\+C\+O\+DE@{I\+D\+C\+O\+DE}}
\index{I\+D\+C\+O\+DE@{I\+D\+C\+O\+DE}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection{I\+D\+C\+O\+DE}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+D\+C\+O\+DE}

M\+CU device ID code, Address offset\+: 0x00 

Definition at line \textbf{ 444} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
