-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity state_buffer_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    op : IN STD_LOGIC_VECTOR (1 downto 0);
    state : IN STD_LOGIC_VECTOR (95 downto 0);
    result_i : IN STD_LOGIC_VECTOR (79 downto 0);
    result_o : OUT STD_LOGIC_VECTOR (79 downto 0);
    result_i_ap_vld : IN STD_LOGIC;
    result_o_ap_vld : OUT STD_LOGIC;
    success : OUT STD_LOGIC;
    success_ap_vld : OUT STD_LOGIC );
end;


architecture behav of state_buffer_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "state_buffer_kernel_state_buffer_kernel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-3-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.505000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=593,HLS_SYN_LUT=1244,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal result_i_preg : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal result_i_in_sig : STD_LOGIC_VECTOR (79 downto 0);
    signal result_i_ap_vld_preg : STD_LOGIC := '0';
    signal result_i_ap_vld_in_sig : STD_LOGIC;
    signal list_total_size_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal list_free_head_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal list_nodes_next_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal list_nodes_next_V_ce0 : STD_LOGIC;
    signal list_nodes_next_V_we0 : STD_LOGIC;
    signal list_nodes_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_nodes_next_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_nodes_state_lp_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal list_nodes_state_lp_id_V_ce0 : STD_LOGIC;
    signal list_nodes_state_lp_id_V_we0 : STD_LOGIC;
    signal list_nodes_state_lp_id_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_nodes_state_lvt_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal list_nodes_state_lvt_V_ce0 : STD_LOGIC;
    signal list_nodes_state_lvt_V_we0 : STD_LOGIC;
    signal list_nodes_state_lvt_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal list_nodes_state_lvt_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal list_nodes_state_rng_state_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal list_nodes_state_rng_state_V_ce0 : STD_LOGIC;
    signal list_nodes_state_rng_state_V_we0 : STD_LOGIC;
    signal list_nodes_state_rng_state_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal list_nodes_state_rng_state_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal list_lp_heads_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal list_lp_heads_V_ce0 : STD_LOGIC;
    signal list_lp_heads_V_we0 : STD_LOGIC;
    signal list_lp_heads_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_lp_heads_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_lp_sizes_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal list_lp_sizes_V_ce0 : STD_LOGIC;
    signal list_lp_sizes_V_we0 : STD_LOGIC;
    signal list_lp_sizes_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_lp_sizes_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal op_read_read_fu_144_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_lp_id_V_fu_431_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_lp_id_V_reg_720 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_398_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal commit_time_V_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal list_total_size_V_load_reg_731 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_3_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_3_reg_752 : STD_LOGIC_VECTOR (63 downto 0);
    signal list_lp_sizes_V_addr_reg_757 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1077_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal list_nodes_next_V_addr_reg_766 : STD_LOGIC_VECTOR (6 downto 0);
    signal list_lp_sizes_V_addr_1_reg_776 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln587_2_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_2_reg_781 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln95_fu_541_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln95_reg_794 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln1073_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal list_lp_heads_V_addr_2_reg_807 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln1065_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln150_fu_658_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln150_reg_832 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln1081_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_840 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal list_lp_sizes_V_addr_2_reg_844 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_idle : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_ready : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o_ap_vld : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_we0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o_ap_vld : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_we0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_we0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_idle : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_ready : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out_ap_vld : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_we0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_we0 : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o_ap_vld : STD_LOGIC;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_ce0 : STD_LOGIC;
    signal retval_0_i69_reg_323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal retval_0_i_reg_337 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_phi_mux_retval_0_i91_phi_fu_355_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_0_i91_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_state16 : BOOLEAN;
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal removed_V_1_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal removed_V_loc_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_fu_486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_4_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1073_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln887_2_fu_671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln887_1_fu_592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln887_fu_553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_fu_506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal lp_id_V_1_fu_134 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln886_2_fu_530_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal or_ln_fu_568_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal or_ln79_1_fu_617_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal or_ln16_1_fu_650_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal or_ln1_fu_692_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal add_ln887_fu_585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln886_fu_634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln887_1_fu_682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_470_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln13_fu_451_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln886_1_fu_500_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_415_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln23_fu_564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_641_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_fu_688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln1073 : IN STD_LOGIC_VECTOR (5 downto 0);
        commit_time_V : IN STD_LOGIC_VECTOR (31 downto 0);
        removed_V_3_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        removed_V_3_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        removed_V_3_out_o_ap_vld : OUT STD_LOGIC;
        list_nodes_next_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        list_nodes_next_V_ce0 : OUT STD_LOGIC;
        list_nodes_next_V_we0 : OUT STD_LOGIC;
        list_nodes_next_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_nodes_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        list_nodes_state_lvt_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        list_nodes_state_lvt_V_ce0 : OUT STD_LOGIC;
        list_nodes_state_lvt_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        list_free_head_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        list_free_head_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_free_head_V_o_ap_vld : OUT STD_LOGIC;
        list_lp_sizes_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        list_lp_sizes_V_ce0 : OUT STD_LOGIC;
        list_lp_sizes_V_we0 : OUT STD_LOGIC;
        list_lp_sizes_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_lp_sizes_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        list_lp_heads_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        list_lp_heads_V_ce0 : OUT STD_LOGIC;
        list_lp_heads_V_we0 : OUT STD_LOGIC;
        list_lp_heads_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_V : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln587_5 : IN STD_LOGIC_VECTOR (5 downto 0);
        commit_time_V : IN STD_LOGIC_VECTOR (31 downto 0);
        removed_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        removed_V_out_ap_vld : OUT STD_LOGIC;
        list_nodes_next_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        list_nodes_next_V_ce0 : OUT STD_LOGIC;
        list_nodes_next_V_we0 : OUT STD_LOGIC;
        list_nodes_next_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_nodes_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        list_lp_heads_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        list_lp_heads_V_ce0 : OUT STD_LOGIC;
        list_lp_heads_V_we0 : OUT STD_LOGIC;
        list_lp_heads_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_free_head_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        list_free_head_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        list_free_head_V_o_ap_vld : OUT STD_LOGIC;
        list_nodes_state_lvt_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        list_nodes_state_lvt_V_ce0 : OUT STD_LOGIC;
        list_nodes_state_lvt_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    list_nodes_next_V_U : component state_buffer_kernel_list_nodes_next_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_nodes_next_V_address0,
        ce0 => list_nodes_next_V_ce0,
        we0 => list_nodes_next_V_we0,
        d0 => list_nodes_next_V_d0,
        q0 => list_nodes_next_V_q0);

    list_nodes_state_lp_id_V_U : component state_buffer_kernel_list_nodes_state_lp_id_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_nodes_state_lp_id_V_address0,
        ce0 => list_nodes_state_lp_id_V_ce0,
        we0 => list_nodes_state_lp_id_V_we0,
        d0 => state_lp_id_V_fu_431_p1,
        q0 => list_nodes_state_lp_id_V_q0);

    list_nodes_state_lvt_V_U : component state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_nodes_state_lvt_V_address0,
        ce0 => list_nodes_state_lvt_V_ce0,
        we0 => list_nodes_state_lvt_V_we0,
        d0 => list_nodes_state_lvt_V_d0,
        q0 => list_nodes_state_lvt_V_q0);

    list_nodes_state_rng_state_V_U : component state_buffer_kernel_list_nodes_state_lvt_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_nodes_state_rng_state_V_address0,
        ce0 => list_nodes_state_rng_state_V_ce0,
        we0 => list_nodes_state_rng_state_V_we0,
        d0 => list_nodes_state_rng_state_V_d0,
        q0 => list_nodes_state_rng_state_V_q0);

    list_lp_heads_V_U : component state_buffer_kernel_list_lp_heads_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_lp_heads_V_address0,
        ce0 => list_lp_heads_V_ce0,
        we0 => list_lp_heads_V_we0,
        d0 => list_lp_heads_V_d0,
        q0 => list_lp_heads_V_q0);

    list_lp_sizes_V_U : component state_buffer_kernel_list_lp_sizes_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => list_lp_sizes_V_address0,
        ce0 => list_lp_sizes_V_ce0,
        we0 => list_lp_sizes_V_we0,
        d0 => list_lp_sizes_V_d0,
        q0 => list_lp_sizes_V_q0);

    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364 : component state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start,
        ap_done => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done,
        ap_idle => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_idle,
        ap_ready => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_ready,
        current_V_2 => reg_425,
        zext_ln1073 => trunc_ln95_reg_794,
        commit_time_V => commit_time_V_reg_725,
        removed_V_3_out_i => removed_V_1_fu_130,
        removed_V_3_out_o => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o,
        removed_V_3_out_o_ap_vld => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o_ap_vld,
        list_nodes_next_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_address0,
        list_nodes_next_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_ce0,
        list_nodes_next_V_we0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_we0,
        list_nodes_next_V_d0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_d0,
        list_nodes_next_V_q0 => list_nodes_next_V_q0,
        list_nodes_state_lvt_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_address0,
        list_nodes_state_lvt_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_ce0,
        list_nodes_state_lvt_V_q0 => list_nodes_state_lvt_V_q0,
        list_free_head_V_i => list_free_head_V,
        list_free_head_V_o => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o,
        list_free_head_V_o_ap_vld => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o_ap_vld,
        list_lp_sizes_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_address0,
        list_lp_sizes_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_ce0,
        list_lp_sizes_V_we0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_we0,
        list_lp_sizes_V_d0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_d0,
        list_lp_sizes_V_q0 => list_lp_sizes_V_q0,
        list_lp_heads_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_address0,
        list_lp_heads_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_ce0,
        list_lp_heads_V_we0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_we0,
        list_lp_heads_V_d0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_d0);

    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382 : component state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start,
        ap_done => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done,
        ap_idle => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_idle,
        ap_ready => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_ready,
        current_V => reg_425,
        zext_ln587_5 => trunc_ln150_reg_832,
        commit_time_V => commit_time_V_reg_725,
        removed_V_out => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out,
        removed_V_out_ap_vld => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out_ap_vld,
        list_nodes_next_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_address0,
        list_nodes_next_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_ce0,
        list_nodes_next_V_we0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_we0,
        list_nodes_next_V_d0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_d0,
        list_nodes_next_V_q0 => list_nodes_next_V_q0,
        list_lp_heads_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_address0,
        list_lp_heads_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_ce0,
        list_lp_heads_V_we0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_we0,
        list_lp_heads_V_d0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_d0,
        list_free_head_V_i => list_free_head_V,
        list_free_head_V_o => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o,
        list_free_head_V_o_ap_vld => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o_ap_vld,
        list_nodes_state_lvt_V_address0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_address0,
        list_nodes_state_lvt_V_ce0 => grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_ce0,
        list_nodes_state_lvt_V_q0 => list_nodes_state_lvt_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_ready = ap_const_logic_1)) then 
                    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_ready = ap_const_logic_1)) then 
                    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    result_i_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                result_i_ap_vld_preg <= ap_const_logic_0;
            else
                if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    result_i_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (result_i_ap_vld = ap_const_logic_1))) then 
                    result_i_ap_vld_preg <= result_i_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    result_i_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                result_i_preg <= ap_const_lv80_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (result_i_ap_vld = ap_const_logic_1))) then 
                    result_i_preg <= result_i;
                end if; 
            end if;
        end if;
    end process;


    list_free_head_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                list_free_head_V <= list_lp_heads_V_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln1077_reg_762 = ap_const_lv1_1))) then 
                list_free_head_V <= list_nodes_next_V_q0;
            elsif (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                list_free_head_V <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_free_head_V_o;
            elsif (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                list_free_head_V <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_free_head_V_o;
            end if; 
        end if;
    end process;

    list_total_size_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
                list_total_size_V <= zext_ln886_fu_506_p1;
            elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) then 
                list_total_size_V <= sub_ln887_fu_553_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_fu_579_p2 = ap_const_lv1_0))) then 
                list_total_size_V <= add_ln887_1_fu_592_p2;
            elsif (((icmp_ln1081_fu_665_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                list_total_size_V <= sub_ln887_2_fu_671_p2;
            end if; 
        end if;
    end process;

    lp_id_V_1_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_2))) then 
                lp_id_V_1_fu_134 <= ap_const_lv7_0;
            elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_0))) then 
                lp_id_V_1_fu_134 <= add_ln886_2_fu_530_p2;
            end if; 
        end if;
    end process;

    removed_V_1_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_2))) then 
                removed_V_1_fu_130 <= ap_const_lv16_0;
            elsif (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                removed_V_1_fu_130 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_removed_V_3_out_o;
            end if; 
        end if;
    end process;

    retval_0_i69_reg_323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_fu_579_p2 = ap_const_lv1_1))) then 
                retval_0_i69_reg_323 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                retval_0_i69_reg_323 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    retval_0_i91_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1081_fu_665_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                retval_0_i91_reg_351 <= ap_const_lv1_0;
            elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (icmp_ln1081_reg_840 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3))) then 
                retval_0_i91_reg_351 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    retval_0_i_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_0) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
                retval_0_i_reg_337 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln1077_reg_762 = ap_const_lv1_1))) then 
                retval_0_i_reg_337 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                commit_time_V_reg_725 <= state(63 downto 32);
                list_total_size_V_load_reg_731 <= list_total_size_V;
                state_lp_id_V_reg_720 <= state_lp_id_V_fu_431_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then
                icmp_ln1077_reg_762 <= icmp_ln1077_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                icmp_ln1081_reg_840 <= icmp_ln1081_fu_665_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_fu_579_p2 = ap_const_lv1_0))) then
                list_lp_heads_V_addr_2_reg_807 <= zext_ln587_3_reg_752(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then
                list_lp_sizes_V_addr_1_reg_776 <= zext_ln587_4_fu_494_p1(6 - 1 downto 0);
                list_nodes_next_V_addr_reg_766 <= zext_ln587_fu_486_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1081_fu_665_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                list_lp_sizes_V_addr_2_reg_844 <= zext_ln587_2_reg_781(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_1))) then
                list_lp_sizes_V_addr_reg_757 <= zext_ln587_3_fu_465_p1(6 - 1 downto 0);
                    zext_ln587_3_reg_752(15 downto 0) <= zext_ln587_3_fu_465_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state3))) then
                reg_425 <= list_lp_heads_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                removed_V_loc_fu_126 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_removed_V_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                trunc_ln150_reg_832 <= trunc_ln150_fu_658_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_0))) then
                trunc_ln95_reg_794 <= trunc_ln95_fu_541_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (op = ap_const_lv2_3))) then
                    zext_ln587_2_reg_781(15 downto 0) <= zext_ln587_2_fu_516_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln587_3_reg_752(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln587_2_reg_781(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, op, result_i_ap_vld_in_sig, op_read_read_fu_144_p2, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, ap_CS_fsm_state6, icmp_ln1065_fu_579_p2, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done, ap_CS_fsm_state16, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op = ap_const_lv2_3))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_fu_579_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln886_1_fu_500_p2 <= std_logic_vector(unsigned(trunc_ln13_fu_451_p1) + unsigned(ap_const_lv8_1));
    add_ln886_2_fu_530_p2 <= std_logic_vector(unsigned(lp_id_V_1_fu_134) + unsigned(ap_const_lv7_1));
    add_ln886_fu_634_p2 <= std_logic_vector(unsigned(list_lp_sizes_V_q0) + unsigned(ap_const_lv16_1));
    add_ln887_1_fu_592_p2 <= std_logic_vector(unsigned(list_total_size_V_load_reg_731) + unsigned(ap_const_lv16_FFFF));
    add_ln887_fu_585_p2 <= std_logic_vector(unsigned(list_lp_sizes_V_q0) + unsigned(ap_const_lv16_FFFF));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done)
    begin
        if ((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(op, result_i_ap_vld_in_sig)
    begin
        if (((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(result_i_ap_vld_in_sig, icmp_ln1073_fu_524_p2)
    begin
        if (((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done)
    begin
        if ((grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state16_assign_proc : process(op, result_i_ap_vld_in_sig)
    begin
                ap_block_state16 <= ((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3));
    end process;


    ap_block_state2_assign_proc : process(result_i_ap_vld_in_sig, icmp_ln1073_fu_524_p2)
    begin
                ap_block_state2 <= ((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(op, result_i_ap_vld_in_sig, ap_CS_fsm_state16)
    begin
        if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_retval_0_i91_phi_fu_355_p4_assign_proc : process(op, icmp_ln1081_reg_840, retval_0_i91_reg_351, ap_CS_fsm_state16)
    begin
        if (((icmp_ln1081_reg_840 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3))) then 
            ap_phi_mux_retval_0_i91_phi_fu_355_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_retval_0_i91_phi_fu_355_p4 <= retval_0_i91_reg_351;
        end if; 
    end process;


    ap_ready_assign_proc : process(op, result_i_ap_vld_in_sig, ap_CS_fsm_state16)
    begin
        if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_398_p4 <= state(63 downto 32);
    grp_fu_415_p4 <= result_i_in_sig(79 downto 48);
    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg;
    grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg;
    icmp_ln1065_fu_579_p2 <= "1" when (list_lp_sizes_V_q0 = ap_const_lv16_0) else "0";
    icmp_ln1073_fu_524_p2 <= "1" when (lp_id_V_1_fu_134 = ap_const_lv7_40) else "0";
    icmp_ln1077_fu_480_p2 <= "1" when (tmp_1_fu_470_p4 = ap_const_lv9_0) else "0";
    icmp_ln1081_fu_665_p2 <= "1" when (removed_V_loc_fu_126 = ap_const_lv16_0) else "0";

    list_lp_heads_V_address0_assign_proc : process(ap_CS_fsm_state1, op, op_read_read_fu_144_p2, zext_ln587_3_reg_752, icmp_ln1077_fu_480_p2, zext_ln587_2_fu_516_p1, ap_CS_fsm_state2, list_lp_heads_V_addr_2_reg_807, ap_CS_fsm_state6, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_address0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state14, zext_ln587_4_fu_494_p1, zext_ln1073_fu_536_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            list_lp_heads_V_address0 <= list_lp_heads_V_addr_2_reg_807;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            list_lp_heads_V_address0 <= zext_ln587_3_reg_752(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            list_lp_heads_V_address0 <= zext_ln1073_fu_536_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (op = ap_const_lv2_3))) then 
            list_lp_heads_V_address0 <= zext_ln587_2_fu_516_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_lp_heads_V_address0 <= zext_ln587_4_fu_494_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_lp_heads_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_heads_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_address0;
        else 
            list_lp_heads_V_address0 <= "XXXXXX";
        end if; 
    end process;


    list_lp_heads_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, op, result_i_ap_vld_in_sig, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, ap_CS_fsm_state6, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_ce0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op = ap_const_lv2_3)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0)))) then 
            list_lp_heads_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_lp_heads_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_heads_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_ce0;
        else 
            list_lp_heads_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    list_lp_heads_V_d0_assign_proc : process(ap_CS_fsm_state1, list_free_head_V, list_nodes_next_V_q0, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_d0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_d0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            list_lp_heads_V_d0 <= list_nodes_next_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_lp_heads_V_d0 <= list_free_head_V;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_lp_heads_V_d0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_heads_V_d0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_d0;
        else 
            list_lp_heads_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    list_lp_heads_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_we0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_we0, ap_CS_fsm_state8, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0)))) then 
            list_lp_heads_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_lp_heads_V_we0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_lp_heads_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_heads_V_we0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_heads_V_we0;
        else 
            list_lp_heads_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_lp_sizes_V_address0_assign_proc : process(ap_CS_fsm_state1, op_read_read_fu_144_p2, zext_ln587_3_fu_465_p1, list_lp_sizes_V_addr_reg_757, icmp_ln1077_fu_480_p2, list_lp_sizes_V_addr_1_reg_776, zext_ln587_2_reg_781, ap_CS_fsm_state6, ap_CS_fsm_state15, list_lp_sizes_V_addr_2_reg_844, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state5, zext_ln587_4_fu_494_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            list_lp_sizes_V_address0 <= list_lp_sizes_V_addr_2_reg_844;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            list_lp_sizes_V_address0 <= zext_ln587_2_reg_781(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            list_lp_sizes_V_address0 <= list_lp_sizes_V_addr_1_reg_776;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            list_lp_sizes_V_address0 <= list_lp_sizes_V_addr_reg_757;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_lp_sizes_V_address0 <= zext_ln587_4_fu_494_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_1))) then 
            list_lp_sizes_V_address0 <= zext_ln587_3_fu_465_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_sizes_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_address0;
        else 
            list_lp_sizes_V_address0 <= "XXXXXX";
        end if; 
    end process;


    list_lp_sizes_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, op, result_i_ap_vld_in_sig, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2, ap_CS_fsm_state6, ap_CS_fsm_state15, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (op_read_read_fu_144_p2 = ap_const_lv2_1)))) then 
            list_lp_sizes_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_sizes_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_ce0;
        else 
            list_lp_sizes_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    list_lp_sizes_V_d0_assign_proc : process(ap_CS_fsm_state6, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_d0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state5, add_ln887_fu_585_p2, add_ln886_fu_634_p2, sub_ln887_1_fu_682_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            list_lp_sizes_V_d0 <= sub_ln887_1_fu_682_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            list_lp_sizes_V_d0 <= add_ln886_fu_634_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            list_lp_sizes_V_d0 <= add_ln887_fu_585_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_sizes_V_d0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_d0;
        else 
            list_lp_sizes_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    list_lp_sizes_V_we0_assign_proc : process(op, result_i_ap_vld_in_sig, icmp_ln1077_reg_762, ap_CS_fsm_state6, icmp_ln1065_fu_579_p2, icmp_ln1081_reg_840, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_we0, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state5)
    begin
        if (((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (icmp_ln1081_reg_840 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln1077_reg_762 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_fu_579_p2 = ap_const_lv1_0)))) then 
            list_lp_sizes_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_lp_sizes_V_we0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_lp_sizes_V_we0;
        else 
            list_lp_sizes_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_next_V_address0_assign_proc : process(ap_CS_fsm_state1, list_nodes_next_V_addr_reg_766, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_address0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14, zext_ln587_fu_486_p1, zext_ln587_1_fu_603_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            list_nodes_next_V_address0 <= list_nodes_next_V_addr_reg_766;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            list_nodes_next_V_address0 <= zext_ln587_1_fu_603_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            list_nodes_next_V_address0 <= zext_ln587_fu_486_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_next_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_next_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_address0;
        else 
            list_nodes_next_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    list_nodes_next_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_ce0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            list_nodes_next_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_next_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_next_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_ce0;
        else 
            list_nodes_next_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_next_V_d0_assign_proc : process(list_free_head_V, list_lp_heads_V_q0, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_d0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_d0, ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            list_nodes_next_V_d0 <= list_lp_heads_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            list_nodes_next_V_d0 <= list_free_head_V;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_next_V_d0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_next_V_d0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_d0;
        else 
            list_nodes_next_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    list_nodes_next_V_we0_assign_proc : process(icmp_ln1077_reg_762, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_we0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_we0, ap_CS_fsm_state10, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln1077_reg_762 = ap_const_lv1_1)))) then 
            list_nodes_next_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_next_V_we0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_next_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_next_V_we0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_next_V_we0;
        else 
            list_nodes_next_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_state_lp_id_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, zext_ln587_fu_486_p1, zext_ln587_1_fu_603_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            list_nodes_state_lp_id_V_address0 <= zext_ln587_1_fu_603_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            list_nodes_state_lp_id_V_address0 <= zext_ln587_fu_486_p1(7 - 1 downto 0);
        else 
            list_nodes_state_lp_id_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    list_nodes_state_lp_id_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            list_nodes_state_lp_id_V_ce0 <= ap_const_logic_1;
        else 
            list_nodes_state_lp_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_state_lp_id_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_nodes_state_lp_id_V_we0 <= ap_const_logic_1;
        else 
            list_nodes_state_lp_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_state_lvt_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_address0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state14, zext_ln587_fu_486_p1, zext_ln587_1_fu_603_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            list_nodes_state_lvt_V_address0 <= zext_ln587_1_fu_603_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            list_nodes_state_lvt_V_address0 <= zext_ln587_fu_486_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_state_lvt_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_state_lvt_V_address0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_address0;
        else 
            list_nodes_state_lvt_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    list_nodes_state_lvt_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_ce0, grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            list_nodes_state_lvt_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            list_nodes_state_lvt_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_list_nodes_state_lvt_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            list_nodes_state_lvt_V_ce0 <= grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_list_nodes_state_lvt_V_ce0;
        else 
            list_nodes_state_lvt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    list_nodes_state_lvt_V_d0 <= state(63 downto 32);

    list_nodes_state_lvt_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_nodes_state_lvt_V_we0 <= ap_const_logic_1;
        else 
            list_nodes_state_lvt_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_state_rng_state_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7, zext_ln587_fu_486_p1, zext_ln587_1_fu_603_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            list_nodes_state_rng_state_V_address0 <= zext_ln587_1_fu_603_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            list_nodes_state_rng_state_V_address0 <= zext_ln587_fu_486_p1(7 - 1 downto 0);
        else 
            list_nodes_state_rng_state_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    list_nodes_state_rng_state_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            list_nodes_state_rng_state_V_ce0 <= ap_const_logic_1;
        else 
            list_nodes_state_rng_state_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    list_nodes_state_rng_state_V_d0 <= state(95 downto 64);

    list_nodes_state_rng_state_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, op_read_read_fu_144_p2, icmp_ln1077_fu_480_p2)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_480_p2 = ap_const_lv1_1) and (op_read_read_fu_144_p2 = ap_const_lv2_0))) then 
            list_nodes_state_rng_state_V_we0 <= ap_const_logic_1;
        else 
            list_nodes_state_rng_state_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    op_read_read_fu_144_p2 <= op;
    or_ln16_1_fu_650_p3 <= (tmp_fu_641_p4 & state_lp_id_V_reg_720);
    or_ln1_fu_692_p4 <= ((grp_fu_415_p4 & grp_fu_398_p4) & trunc_ln27_fu_688_p1);
    or_ln79_1_fu_617_p4 <= ((list_nodes_state_rng_state_V_q0 & list_nodes_state_lvt_V_q0) & list_nodes_state_lp_id_V_q0);
    or_ln_fu_568_p4 <= ((grp_fu_415_p4 & grp_fu_398_p4) & trunc_ln23_fu_564_p1);

    result_i_ap_vld_in_sig_assign_proc : process(result_i_ap_vld, result_i_ap_vld_preg)
    begin
        if ((result_i_ap_vld = ap_const_logic_1)) then 
            result_i_ap_vld_in_sig <= result_i_ap_vld;
        else 
            result_i_ap_vld_in_sig <= result_i_ap_vld_preg;
        end if; 
    end process;


    result_i_in_sig_assign_proc : process(result_i, result_i_preg, result_i_ap_vld)
    begin
        if ((result_i_ap_vld = ap_const_logic_1)) then 
            result_i_in_sig <= result_i;
        else 
            result_i_in_sig <= result_i_preg;
        end if; 
    end process;


    result_o_assign_proc : process(op, result_i, result_i_ap_vld_in_sig, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state16, or_ln_fu_568_p4, or_ln79_1_fu_617_p4, or_ln16_1_fu_650_p3, or_ln1_fu_692_p4)
    begin
        if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3))) then 
            result_o <= or_ln1_fu_692_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            result_o <= or_ln16_1_fu_650_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            result_o <= or_ln79_1_fu_617_p4;
        elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) then 
            result_o <= or_ln_fu_568_p4;
        else 
            result_o <= result_i;
        end if; 
    end process;


    result_o_ap_vld_assign_proc : process(op, result_i_ap_vld_in_sig, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1)) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3)))) then 
            result_o_ap_vld <= ap_const_logic_1;
        else 
            result_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    state_lp_id_V_fu_431_p1 <= state(16 - 1 downto 0);
    sub_ln887_1_fu_682_p2 <= std_logic_vector(unsigned(list_lp_sizes_V_q0) - unsigned(removed_V_loc_fu_126));
    sub_ln887_2_fu_671_p2 <= std_logic_vector(unsigned(list_total_size_V_load_reg_731) - unsigned(removed_V_loc_fu_126));
    sub_ln887_fu_553_p2 <= std_logic_vector(unsigned(list_total_size_V_load_reg_731) - unsigned(removed_V_1_fu_130));

    success_assign_proc : process(op, result_i_ap_vld_in_sig, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, retval_0_i69_reg_323, retval_0_i_reg_337, ap_phi_mux_retval_0_i91_phi_fu_355_p4, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3))) then 
            success <= ap_phi_mux_retval_0_i91_phi_fu_355_p4(0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            success <= retval_0_i_reg_337(0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            success <= retval_0_i69_reg_323(0);
        elsif ((not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) then 
            success <= ap_const_logic_1;
        else 
            success <= 'X';
        end if; 
    end process;


    success_ap_vld_assign_proc : process(op, result_i_ap_vld_in_sig, ap_CS_fsm_state2, icmp_ln1073_fu_524_p2, ap_CS_fsm_state16, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_524_p2 = ap_const_lv1_1)) or (not(((result_i_ap_vld_in_sig = ap_const_logic_0) and (op = ap_const_lv2_3))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (op = ap_const_lv2_3)))) then 
            success_ap_vld <= ap_const_logic_1;
        else 
            success_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_470_p4 <= list_total_size_V(15 downto 7);
    tmp_fu_641_p4 <= state(95 downto 32);
    trunc_ln13_fu_451_p1 <= list_total_size_V(8 - 1 downto 0);
    trunc_ln150_fu_658_p1 <= state(6 - 1 downto 0);
    trunc_ln23_fu_564_p1 <= result_i_in_sig(16 - 1 downto 0);
    trunc_ln27_fu_688_p1 <= result_i_in_sig(16 - 1 downto 0);
    trunc_ln95_fu_541_p1 <= lp_id_V_1_fu_134(6 - 1 downto 0);
    zext_ln1073_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lp_id_V_1_fu_134),64));
    zext_ln587_1_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(list_lp_heads_V_q0),64));
    zext_ln587_2_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_lp_id_V_fu_431_p1),64));
    zext_ln587_3_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_lp_id_V_fu_431_p1),64));
    zext_ln587_4_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_lp_id_V_fu_431_p1),64));
    zext_ln587_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(list_free_head_V),64));
    zext_ln886_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_1_fu_500_p2),16));
end behav;
