git clone --depth 1 --no-tags https://github.com/RaulprTech/Pseudo-Softmax-with-parameters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688629336
git clone --depth 1 --no-tags https://github.com/harshasus/sure-trust-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685563555
git clone --depth 1 --no-tags https://github.com/vishnupriyapesu/pes_universal_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685893339
git clone --depth 1 --no-tags https://github.com/aaronghosh/pes_bupc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685893590
git clone --depth 1 --no-tags https://github.com/ariya954/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686329537
git clone --depth 1 --no-tags https://github.com/yuheng03712/ICcontest_pre_univ_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687170310
git clone --depth 1 --no-tags https://github.com/Huihaojia/CgraDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686719185
git clone --depth 1 --no-tags https://github.com/manav4code/MIPS-Multi-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686761447
git clone --depth 1 --no-tags https://github.com/sikeclown/my_rtl_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685217059
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685391005
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fullsubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685379073
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685381881
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/jk_flipflop_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685467867
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/gray_code_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685471397
git clone --depth 1 --no-tags https://github.com/efabless/EF_PIN_MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685040244
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-05-staging.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687028377
git clone --depth 1 --no-tags https://github.com/imadkhaleel/Udemy-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688084431
git clone --depth 1 --no-tags https://github.com/joshamadsen/ECE3300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688260284
git clone --depth 1 --no-tags https://github.com/LeeSungChan/uos-jjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689761712
git clone --depth 1 --no-tags https://github.com/HIRMA-Microcontroller/HIRMAatCADLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691758438
git clone --depth 1 --no-tags https://github.com/p810105b/HDL_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685841079
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/generic-register-file_str.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689603919
git clone --depth 1 --no-tags https://github.com/dsingla54/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689600716
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/Five_stage_pipelined_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689043060
git clone --depth 1 --no-tags https://github.com/Gauravmk343/Error-detection-Cyclic-redundancy-check-hardware-implementation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689565838
git clone --depth 1 --no-tags https://github.com/midyakartik/8-bit-ALU_Verilog-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688787683
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689690464
git clone --depth 1 --no-tags https://github.com/NigelBrine/openfpga-defender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689615019
git clone --depth 1 --no-tags https://github.com/chandanabgowda/32bitCLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689534456
git clone --depth 1 --no-tags https://github.com/Assem75/RISC-V-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691749654
git clone --depth 1 --no-tags https://github.com/KeshavGulati18/Digital-Car-Parking-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692178306
git clone --depth 1 --no-tags https://github.com/Ahmed-Salah-312/VGA_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692585303
git clone --depth 1 --no-tags https://github.com/dinuo88/Processor-design-and-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692407665
git clone --depth 1 --no-tags https://github.com/Vansh203/2n_to_1_MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686584798
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686612897
git clone --depth 1 --no-tags https://github.com/amirs2312/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686612538
git clone --depth 1 --no-tags https://github.com/bsrimann/HDL_bits_solutions_last.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686623362
git clone --depth 1 --no-tags https://github.com/diadatp/shiny-octo-chainsaw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688748724
git clone --depth 1 --no-tags https://github.com/ionutpasat/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688931647
git clone --depth 1 --no-tags https://github.com/AidanL2106/TT4_Submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688963689
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/AI_based_design-CyberGuard_Fortifying_Tomorrows_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688844015
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/FIFO-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687958600
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/32-bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687943352
git clone --depth 1 --no-tags https://github.com/TonyHo722/yosys_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690428385
git clone --depth 1 --no-tags https://github.com/sadiqb999/Arithmetic-Logic-Design-Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689850933
git clone --depth 1 --no-tags https://github.com/xiangwei3490/xiangwei3490.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685118588
git clone --depth 1 --no-tags https://github.com/Botond24/DigTec-BME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687036797
git clone --depth 1 --no-tags https://github.com/mlhoustoniii/ECE4305L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687846195
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/UART-design-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687937729
git clone --depth 1 --no-tags https://github.com/gowthami-codes/up_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685364154
git clone --depth 1 --no-tags https://github.com/yashas-adi/pes_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685903548
git clone --depth 1 --no-tags https://github.com/FF-Industries/pes_se_M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685896800
git clone --depth 1 --no-tags https://github.com/kennyayala29/encoder-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685889425
git clone --depth 1 --no-tags https://github.com/tredden330/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686686958
git clone --depth 1 --no-tags https://github.com/Ninot1Quyi/MIPS-five-level-pipeline-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687324375
git clone --depth 1 --no-tags https://github.com/IRiDecenT/digital_logic_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686821555
git clone --depth 1 --no-tags https://github.com/shuvaa712148/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689078596
git clone --depth 1 --no-tags https://github.com/LeeAng0513/RISC-V-Processor-Design-RV32IM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688900362
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688876759
git clone --depth 1 --no-tags https://github.com/CenMert/Delta-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691142654
git clone --depth 1 --no-tags https://github.com/Graffitio/Harman_FPGA_Ultrasonic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690967479
git clone --depth 1 --no-tags https://github.com/Huch0/LogicCircuitDesignAndExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690534903
git clone --depth 1 --no-tags https://github.com/Pinigelbard/Clock_divide_by_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689650667
git clone --depth 1 --no-tags https://github.com/akashbrijesh/NN_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689651840
git clone --depth 1 --no-tags https://github.com/y-mizukura/COUNT4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689694021
git clone --depth 1 --no-tags https://github.com/shuchita1505/Voting_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689517844
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab1-32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690057301
git clone --depth 1 --no-tags https://github.com/riadhbenabdelhamid/PWM_4Channels-chatGPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690570313
git clone --depth 1 --no-tags https://github.com/Kalai21-creator/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690895475
git clone --depth 1 --no-tags https://github.com/kasrakamali/8-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686004920
git clone --depth 1 --no-tags https://github.com/db2260/mp3-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685971460
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/Digital-Alarm-Clock-DAC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686315544
git clone --depth 1 --no-tags https://github.com/DanialFathpour/Verilog_Scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685910619
git clone --depth 1 --no-tags https://github.com/Nirmal-Kumar-S/Deep-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691902166
git clone --depth 1 --no-tags https://github.com/JimmyGan1012/EE150A_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691672187
git clone --depth 1 --no-tags https://github.com/Superbbbbbb/HUST-Project-of-Hardware-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685061276
git clone --depth 1 --no-tags https://github.com/irfanyucesan/EE2003-Digital-Design-Lab-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692435841
git clone --depth 1 --no-tags https://github.com/TakuHiwa/Log_Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691372203
git clone --depth 1 --no-tags https://github.com/eigengravy/cs-f215.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687834116
git clone --depth 1 --no-tags https://github.com/AniketKumarC007/8Bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685598101
git clone --depth 1 --no-tags https://github.com/sodyn99/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688295370
git clone --depth 1 --no-tags https://github.com/wsl5300/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692347486
git clone --depth 1 --no-tags https://github.com/FlavioRobertoTavares/Projeto-3-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692574222
git clone --depth 1 --no-tags https://github.com/varun18913/Transmitter-design-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685322203
git clone --depth 1 --no-tags https://github.com/FF-Industries/DSD_AHP_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689353480
git clone --depth 1 --no-tags https://github.com/mrdunker/System_design_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689718834
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-36.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686234458
git clone --depth 1 --no-tags https://github.com/ScreamingPigeon/softcore-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687210169
git clone --depth 1 --no-tags https://github.com/Vansh203/4_Bits_Synchronous_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686585039
git clone --depth 1 --no-tags https://github.com/Benisonpin/isp_TWLCEO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686603627
git clone --depth 1 --no-tags https://github.com/guttatus/verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686638288
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_pipemultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687440825
git clone --depth 1 --no-tags https://github.com/Chiao2002/DCCDLAB_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687369812
git clone --depth 1 --no-tags https://github.com/rajivbishwokarma/tensil_mnist_morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687795727
