// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2020 MediaTek Inc.
 *
 */

/dts-v1/;

#include <dt-bindings/clock/mt8188-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/pinctrl/mt8188-pinfunc.h>
#include <dt-bindings/memory/mt8188-larb-port.h>
#include <dt-bindings/clock/mt8188-clk.h>
#include <dt-bindings/gce/mt8188-gce.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/power/mt8188-power.h>
#include <dt-bindings/apusys/mt8188-apusys-power.h>
#include <dt-bindings/regulator/mtk,mt6315.h>
#include <dt-bindings/interconnect/mtk,mt8188-emi.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>

/ {
	model = "MT8188";
	compatible = "mediatek,MT8188";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0 0x0011bb00 0 0x100>;
	};

	performance: performance-controller@11bc10 {
		compatible = "mediatek,cpufreq-hw";
		reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
		#performance-domain-cells = <1>;
	};

	gic: interrupt-controller@c000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;

		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu6 &cpu7>;
			};
		};
	};

	cm_mgr: cm_mgr@0c530000 {
		compatible = "mediatek,mt8188-cm-mgr";
		reg = <0 0x0c530000 0 0x9000>;
		reg-names = "cm_mgr_base";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>;
		cm_mgr,cp_down = <140 100 140 100 140>;
		cm_mgr,cp_up = <100 100 100 100 100>;
		cm_mgr,dt_down = <3 0 0 0 0>;
		cm_mgr,dt_up = <0 0 0 0 0>;
		cm_mgr,vp_down = <100 100 100 100 100>;
		cm_mgr,vp_up = <100 100 100 100 100>;
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c55fb00 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fba0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fc40 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fce0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fd80 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fe20 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fec0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55ff60 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0 0x0d040000 0 0x100>, /* dem base */
		      <0 0x0d01a000 0 0x1000>, /* dbgao base */
		      <0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
		      <0 0x0d010000 0 0x1000>, /* bus tracer etb base */
		      <0 0x0d040800 0 0x100>, /* infra bus tracer base */
		      <0 0x0d040900 0 0x100>, /* peri1 bus tracer base */
		      <0 0x0d040a00 0 0x100>; /* peri2 bus tracer base */

		mediatek,err_flag = <0xfbf8ffff>;

		/*
		 * index 0 for infra bus tracer
		 * index 1 for peri1 bus tracer
		 * index 2 for peri2 bus tracer
		 */
		mediatek,num_tracer = <3>;
		mediatek,enabled_tracer = <1 1 1>;
		mediatek,at_id = <0x10 0x30 0x70>;

		/* filters: disabled by default */
		/*
		 * mediatek,watchpoint_filter = <0x0 0x10010000 0xfffff000>;
		 * mediatek,bypass_filter = <0x14000000 0xffff0000>;
		 * mediatek,id_filter = <0x10 0x40>;
		 * mediatek,rw_filter = <0x0 0x1>;
		 */
	};

	topckgen: syscon@10000000 {
		compatible = "mediatek,mt8188-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao: syscon@10001000 {
		compatible = "mediatek,mt8188-infracfg_ao", "syscon", "simple-mfd";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;

		infracfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;
			ti,reset-bits = <
				0x150 5 0x154 5 0 0     (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				0x120 0 0x124 0 0 0     (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				0x730 10 0x734 10 0 0   (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				0x140 18 0x144 18 0 0   (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				0x130 2 0x134 2 0 0     (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				0x130 4 0x134 4 0 0     (ASSERT_SET | DEASSERT_SET | STATUS_NONE)
			>;
		};
	};

	scp_infra: scp_infra@10001000 {
	    compatible = "mediatek,scpinfra";
	    reg = <0 0x10001000 0 0x1000>,	/* infracfg_ao */
		  <0 0x10006000 0 0x1000>,	/* spm */
		  <0 0x10000000 0 0x1000>;	/* topckgen */
	    #clock-cells = <1>;
	};

	pio: pinctrl@10005000 {
		compatible = "mediatek,mt8188-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11c00000 0 0x1000>,
		      <0 0x11e10000 0 0x1000>,
		      <0 0x11e20000 0 0x1000>,
		      <0 0x11ea0000 0 0x1000>,
		      <0 0x1000b000 0 0x1000>;
		reg-names = "iocfg0", "iocfg_rm",
			    "iocfg_lt", "iocfg_lm", "iocfg_rt",
			    "eint";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 176>;
		interrupt-controller;
		interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH 0>;
		#interrupt-cells = <2>;
		mediatek,eint = <&eint>;

		pinctrl-0 = <&gpio14>;
		pinctrl-names = "default";
		gpio14: gpio14_eint {
			pins_cmd_dat {
				pinmux = <PINMUX_GPIO14__FUNC_B_GPIO14>;
				bias-pull-up;
				input-enable;
			};
		};

		watchdog_pins_default: watchdog_pins {
			wdt_op {
				pinmux = <PINMUX_GPIO100__FUNC_O_WATCHDOG>;
			};
		};

		hdmi_pin: hdmipinctrl {
			hdmi_hotplug {
				pinmux = <PINMUX_GPIO51__FUNC_I0_HDMITX20_HTPLG>;
				bias-pull-down;
			};
			hdmi_ddc {
				pinmux = <PINMUX_GPIO53__FUNC_B1_HDMITX20_SCL>,
					 <PINMUX_GPIO54__FUNC_B1_HDMITX20_SDA>;
				mediatek,drive-strength-adv = <0>;
				drive-strength = <MTK_DRIVE_10mA>;
			};
			hdmi_cec {
				pinmux = <PINMUX_GPIO52__FUNC_B1_HDMITX20_CEC>;
				bias-disable;
			};
			hdmi_5vctrl {
				pinmux = <PINMUX_GPIO50__FUNC_O_HDMITX20_PWR5V>;
				bias-disable;
			};
		};

		pmif_pin: pmif_default_pin {
			pmif_default {
				pinmux = <PINMUX_GPIO99__FUNC_I0_RTC32K_CK>,
					 <PINMUX_GPIO92__FUNC_O_PWRAP_SPI0_CSN>,
					 <PINMUX_GPIO93__FUNC_O_PWRAP_SPI0_CK>,
					 <PINMUX_GPIO94__FUNC_B0_PWRAP_SPI0_MO>,
					 <PINMUX_GPIO95__FUNC_B0_PWRAP_SPI0_MI>,
					 <PINMUX_GPIO175__FUNC_B0_SPMI_M_SCL>,
					 <PINMUX_GPIO176__FUNC_B0_SPMI_M_SDA>;
			};
		};

		scp_default: scp_default {
			scp_pin {
				pinmux = <PINMUX_GPIO98__FUNC_O_SCP_VREQ_VAO>;
				bias-disable;
				input-enable;
			};
		};

		srclken_pin: srclkenpinctrl {
			srclken0 {
				pinmux = <PINMUX_GPIO96__FUNC_O_SRCLKENA0>;
			};
			srclken1 {
				pinmux = <PINMUX_GPIO97__FUNC_O_SRCLKENA1>;
			};
		};
	};

	spmtwam: spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>;
		spm_twam_con = <0x990>;
		spm_twam_window_len = <0x994>;
		spm_twam_idle_sel = <0x998>;
		spm_irq_mask = <0x78>;
		spm_irq_sta = <0x138>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
	};

	scpsys: syscon@10006000 {
		compatible = "syscon", "simple-mfd";
		reg = <0 0x10006000 0 0x1000>;
		#power-domain-cells = <1>;

		/* System Power Manager */
		spm: power-controller {
			compatible = "mediatek,mt8188-power-controller";
			#address-cells = <1>;
			#size-cells = <0>;
			#power-domain-cells = <1>;

			/* power domain of the SoC */
			mfg0: mfg0@MT8188_POWER_DOMAIN_MFG0 {
				reg = <MT8188_POWER_DOMAIN_MFG0>;
				#address-cells = <1>;
				#size-cells = <0>;
				#power-domain-cells = <1>;

				mfg1@MT8188_POWER_DOMAIN_MFG1 {
					reg = <MT8188_POWER_DOMAIN_MFG1>;
					clocks = <&topckgen CLK_TOP_MFG_CK_FAST_REF_SEL>,
						 <&topckgen CLK_TOP_MFG_CORE_TMP_SEL>;
					clock-names= "mfg10", "mfg11";
					mediatek,infracfg = <&infracfg_ao>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					mfg2@MT8188_POWER_DOMAIN_MFG2 {
						reg = <MT8188_POWER_DOMAIN_MFG2>;
						#power-domain-cells = <0>;
					};

					mfg3@MT8188_POWER_DOMAIN_MFG3 {
						reg = <MT8188_POWER_DOMAIN_MFG3>;
						#power-domain-cells = <0>;
					};

					mfg4@MT8188_POWER_DOMAIN_MFG4 {
						reg = <MT8188_POWER_DOMAIN_MFG4>;
						#power-domain-cells = <0>;
					};
				};
			};

			vppsys0@MT8188_POWER_DOMAIN_VPPSYS0 {
				reg = <MT8188_POWER_DOMAIN_VPPSYS0>;
				clocks = <&topckgen CLK_TOP_VPP_SEL>,
					 <&topckgen CLK_TOP_CAM_SEL>,
					 <&topckgen CLK_TOP_CCU_SEL>,
					 <&topckgen CLK_TOP_IMG_SEL>,
					 <&topckgen CLK_TOP_VENC_SEL>,
					 <&topckgen CLK_TOP_VDEC_SEL>,
					 <&topckgen CLK_TOP_WPE_VPP_SEL>,
					 <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP0>,
					 <&topckgen CLK_TOP_CFGREG_F26M_VPP0>,
					 <&vppsys0 CLK_VPP0_SMI_COMMON_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB0_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VDO0_LARB1_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VENCSYS_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VENCSYS_CORE1_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_INFRA_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_CAMSYS_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB5_MMSRAM>,
					 <&vppsys0 CLK_VPP0_GALS_VPP1_LARB6_MMSRAM>,
					 <&vppsys0 CLK_VPP0_SMI_REORDER_MMSRAM>,
					 <&vppsys0 CLK_VPP0_SMI_IOMMU>,
					 <&vppsys0 CLK_VPP0_GALS_IMGSYS_CAMSYS>,
					 <&vppsys0 CLK_VPP0_GALS_EMI0_EMI1>,
					 <&vppsys0 CLK_VPP0_SMI_SUB_COMMON_REORDER>,
					 <&vppsys0 CLK_VPP0_SMI_RSI>,
					 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
					 <&vppsys0 CLK_VPP0_GALS_VDEC_VDEC_CORE1>,
					 <&vppsys0 CLK_VPP0_GALS_VPP1_WPESYS>,
					 <&vppsys0 CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1>;
				clock-names = "vppsys00", "vppsys01", "vppsys02", "vppsys03",
					      "vppsys04", "vppsys05", "vppsys06", "vppsys07",
					      "vppsys08",
					      "vppsys0-0", "vppsys0-1", "vppsys0-2", "vppsys0-3",
					      "vppsys0-4", "vppsys0-5", "vppsys0-6", "vppsys0-7",
					      "vppsys0-8", "vppsys0-9", "vppsys0-10", "vppsys0-11",
					      "vppsys0-12", "vppsys0-13", "vppsys0-14",
					      "vppsys0-15", "vppsys0-16", "vppsys0-17",
					      "vppsys0-18";
				mediatek,infracfg = <&infracfg_ao>;
				#address-cells = <1>;
				#size-cells = <0>;
				#power-domain-cells = <1>;

				vdosys0@MT8188_POWER_DOMAIN_VDOSYS0 {
					reg = <MT8188_POWER_DOMAIN_VDOSYS0>;
					clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VDO0>,
						 <&topckgen CLK_TOP_CFGREG_F26M_VDO0>,
						 <&vdosys0 CLK_VDO0_SMI_GALS>,
						 <&vdosys0 CLK_VDO0_SMI_COMMON>,
						 <&vdosys0 CLK_VDO0_SMI_EMI>,
						 <&vdosys0 CLK_VDO0_SMI_IOMMU>,
						 <&vdosys0 CLK_VDO0_SMI_LARB>,
						 <&vdosys0 CLK_VDO0_SMI_RSI>,
						 <&vdosys0 CLK_VDO0_APB_BUS>;
					clock-names = "vdosys00", "vdosys01",
						      "vdosys0-0", "vdosys0-1", "vdosys0-2",
						      "vdosys0-3", "vdosys0-4", "vdosys0-5",
						      "vdosys0-6";
					mediatek,infracfg = <&infracfg_ao>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					vppsys1@MT8188_POWER_DOMAIN_VPPSYS1 {
						reg = <MT8188_POWER_DOMAIN_VPPSYS1>;
						clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP1>,
							 <&topckgen CLK_TOP_CFGREG_F26M_VPP1>,
							 <&vppsys1 CLK_VPP1_GALS5>,
							 <&vppsys1 CLK_VPP1_GALS6>,
							 <&vppsys1 CLK_VPP1_LARB5>,
							 <&vppsys1 CLK_VPP1_LARB6>;
						clock-names = "vppsys10", "vppsys11",
							      "vppsys1-0", "vppsys1-1",
							      "vppsys1-2", "vppsys1-3";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					vdec1@MT8188_POWER_DOMAIN_VDEC1 {
						reg = <MT8188_POWER_DOMAIN_VDEC1>;
						clocks = <&vdecsys CLK_VDE2_LARB1>;
						clock-names = "vdec1-0";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					vdec0@MT8188_POWER_DOMAIN_VDEC0 {
						reg = <MT8188_POWER_DOMAIN_VDEC0>;
						clocks = <&vdecsys_soc CLK_VDE1_SOC_LARB1>;
						clock-names = "vdec0-0";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					cam_vcore: cam_vcore@MT8188_POWER_DOMAIN_CAM_VCORE {
						reg = <MT8188_POWER_DOMAIN_CAM_VCORE>;
						clocks = <&topckgen CLK_TOP_CAM_SEL>,
						      <&topckgen CLK_TOP_CCU_SEL>,
						      <&topckgen CLK_TOP_CCU_AHB_SEL>,
						      <&topckgen CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS>;
						clock-names = "cam_vcore0", "cam_vcore1",
							      "cam_vcore2", "cam_vcore3";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						cam_main@MT8188_POWER_DOMAIN_CAM_MAIN {
							reg = <MT8188_POWER_DOMAIN_CAM_MAIN>;
							clocks = <&camsys CLK_CAM_MAIN_LARB13>,
								<&camsys CLK_CAM_MAIN_LARB14>,
								<&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
								<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
								<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>;
							clock-names= "cam_main-0", "cam_main-1",
								     "cam_main-2", "cam_main-3",
								     "cam_main-4";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							cam_subb@MT8188_POWER_DOMAIN_CAM_SUBB {
							reg =<MT8188_POWER_DOMAIN_CAM_SUBB>;
							clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
								<&camsys_rawb CLK_CAM_RAWB_LARBX>,
								<&camsys_yuvb CLK_CAM_YUVB_LARBX>;
							clock-names = "cam_subb-0", "cam_subb-1",
								"cam_subb-2";
							mediatek,smi = <&smi_cam0>;
							mediatek,larb = \
								<&camsys_rawb &camsys_yuvb>;
							#power-domain-cells = <0>;
							};

							cam_suba@MT8188_POWER_DOMAIN_CAM_SUBA {
							reg =<MT8188_POWER_DOMAIN_CAM_SUBA>;
							clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
								 <&camsys_rawa CLK_CAM_RAWA_LARBX>,
								 <&camsys_yuva CLK_CAM_YUVA_LARBX>;
							clock-names = "cam_suba-0", "cam_suba-1",
								      "cam_suba-2";
							mediatek,smi = <&smi_cam1>;
							mediatek,larb = \
								<&camsys_rawa &camsys_yuva>;
							#power-domain-cells = <0>;
							};
						};
					};

					vdosys1@MT8188_POWER_DOMAIN_VDOSYS1 {
						reg = <MT8188_POWER_DOMAIN_VDOSYS1>;
						clocks = <&topckgen CLK_TOP_CFGREG_CLOCK_EN_VDO1>,
							 <&topckgen CLK_TOP_CFGREG_F26M_VDO1>,
							 <&vdosys1 CLK_VDO1_SMI_LARB2>,
							 <&vdosys1 CLK_VDO1_SMI_LARB3>,
							 <&vdosys1 CLK_VDO1_GALS>;
						clock-names = "vdosys10", "vdosys11",
							      "vdosys1-0", "vdosys1-1", "vdosys1-2";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						hdmi_tx@MT8188_POWER_DOMAIN_HDMI_TX {
							reg = <MT8188_POWER_DOMAIN_HDMI_TX>;
							clocks = <&topckgen CLK_TOP_HDMI_APB_SEL>,
								 <&topckgen CLK_TOP_HDCP_24M_SEL>;
							clock-names = "hdmi_tx0", "hdmi_tx1";
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						dp_tx@MT8188_POWER_DOMAIN_DP_TX {
							reg = <MT8188_POWER_DOMAIN_DP_TX>;
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};

						edp_tx@MT8188_POWER_DOMAIN_EDP_TX {
							reg = <MT8188_POWER_DOMAIN_EDP_TX>;
							mediatek,infracfg = <&infracfg_ao>;
							#power-domain-cells = <0>;
						};
					};

					venc@MT8188_POWER_DOMAIN_VENC {
						reg = <MT8188_POWER_DOMAIN_VENC>;
						clocks = <&vencsys CLK_VEN1_CKE0_LARB>,
							 <&vencsys CLK_VEN1_CKE1_VENC>,
							 <&vencsys CLK_VEN1_CKE5_GALS>,
							 <&vencsys CLK_VEN1_CKE6_GALS_SRAM>;
						clock-names = "venc-0", "venc-1",
							      "venc-2", "venc-3";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					wpe@MT8188_POWER_DOMAIN_WPE {
						reg = <MT8188_POWER_DOMAIN_WPE>;
						clocks = <&wpesys CLK_WPE_TOP_SMI_LARB7>,
							 <&wpesys CLK_WPE_TOP_SMI_LARB7_PCLK_EN>;
						clock-names = "wpe-0", "wpe-1";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					img_vcore: img_vcore@MT8188_POWER_DOMAIN_IMG_VCORE {
						reg = <MT8188_POWER_DOMAIN_IMG_VCORE>;
						clocks = <&topckgen CLK_TOP_IMG_SEL>,
						      <&topckgen CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS>;
						clock-names = "img_vcore0", "img_vcore1";
						mediatek,infracfg = <&infracfg_ao>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <1>;

						img_main@MT8188_POWER_DOMAIN_IMG_MAIN {
							reg = <MT8188_POWER_DOMAIN_IMG_MAIN>;
							clocks = <&imgsys CLK_IMGSYS_MAIN_LARB9>,
							       <&imgsys CLK_IMGSYS_MAIN_VCORE_GALS>,
							       <&imgsys CLK_IMGSYS_MAIN_DIP0>,
							       <&imgsys CLK_IMGSYS_MAIN_GALS>;
							clock-names = "img_main-0", "img_main-1",
								      "img_main-2", "img_main-3";
							mediatek,infracfg = <&infracfg_ao>;
							#address-cells = <1>;
							#size-cells = <0>;
							#power-domain-cells = <1>;

							dip@MT8188_POWER_DOMAIN_DIP {
							reg = <MT8188_POWER_DOMAIN_DIP>;
							clocks = <&imgsys CLK_IMGSYS_MAIN_WPE0>,
							<&imgsys CLK_IMGSYS_MAIN_IPE>,
							<&imgsys CLK_IMGSYS_MAIN_WPE1>,
							<&imgsys CLK_IMGSYS_MAIN_WPE2>,
						<&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>,
							<&imgsys_wpe1 CLK_IMGSYS_WPE1_LARB11>,
							<&imgsys_wpe2 CLK_IMGSYS_WPE2_LARB11>,
							<&imgsys_wpe3 CLK_IMGSYS_WPE3_LARB11>,
							<&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_LARB15>;
							clock-names = "dip-0", "dip-1",
								      "dip-2", "dip-3",
								      "dip-4", "dip-5",
								      "dip-6", "dip-7",
								      "dip-8";
							mediatek,smi = <&smi_img0 &smi_img1>;
							mediatek,larb = \
								<&imgsys1_dip_top &imgsys_wpe1
								 &imgsys_wpe3 &imgsys_wpe2
								 &imgsys1_dip_nr>;
							#power-domain-cells = <0>;
							};

							ipe@MT8188_POWER_DOMAIN_IPE {
							reg = <MT8188_POWER_DOMAIN_IPE>;
							clocks = <&topckgen CLK_TOP_IPE_SEL>,
								 <&imgsys CLK_IMGSYS_MAIN_IPE>,
								 <&ipesys CLK_IPE_SMI_LARB12>;
							clock-names= "ipe0", "ipe-0", "ipe-1";
							mediatek,smi = <&smi_img1>;
							mediatek,larb = <&ipesys>;
							#power-domain-cells = <0>;
							};
						};
					};
				};
			};

			pextp_mac_p0@MT8188_POWER_DOMAIN_PEXTP_MAC_P0 {
				reg = <MT8188_POWER_DOMAIN_PEXTP_MAC_P0>;
				mediatek,infracfg = <&infracfg_ao>;
				clocks = <&pericfg_ao CLK_PERI_AO_PCIE_P0_FMEM>;
				clock-names = "pextp_mac_p0-0";
				#power-domain-cells = <0>;
			};

			csirx_top@MT8188_POWER_DOMAIN_CSIRX_TOP {
				reg = <MT8188_POWER_DOMAIN_CSIRX_TOP>;
				clocks = <&topckgen CLK_TOP_SENINF_SEL>,
					 <&topckgen CLK_TOP_SENINF1_SEL>;
				clock-names = "csirx_top0", "csirx_top1";
				#power-domain-cells = <0>;
			};

			pextp_phy_top@MT8188_POWER_DOMAIN_PEXTP_PHY_TOP {
				reg = <MT8188_POWER_DOMAIN_PEXTP_PHY_TOP>;
				#power-domain-cells = <0>;
			};

			adsp_ao@MT8188_POWER_DOMAIN_ADSP_AO {
				reg = <MT8188_POWER_DOMAIN_ADSP_AO>;
				clocks = <&topckgen CLK_TOP_AUDIO_LOCAL_BUS_SEL>,
					 <&topckgen CLK_TOP_ADSP_SEL>;
				clock-names = "adsp_ao0", "adsp_ao1";
				mediatek,infracfg = <&infracfg_ao>;
				#address-cells = <1>;
				#size-cells = <0>;
				#power-domain-cells = <1>;

				adsp_infra@MT8188_POWER_DOMAIN_ADSP_INFRA {
					reg = <MT8188_POWER_DOMAIN_ADSP_INFRA>;
					mediatek,infracfg = <&infracfg_ao>;
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <1>;

					audio_asrc@MT8188_POWER_DOMAIN_AUDIO_ASRC {
						reg = <MT8188_POWER_DOMAIN_AUDIO_ASRC>;
						clocks = <&topckgen CLK_TOP_ASM_H_SEL>;
						clock-names = "audio_asrc0";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					audio@MT8188_POWER_DOMAIN_AUDIO {
						reg = <MT8188_POWER_DOMAIN_AUDIO>;
						clocks = <&topckgen CLK_TOP_A1SYS_HP_SEL>,
							 <&topckgen CLK_TOP_AUD_INTBUS_SEL>;
						clock-names = "audio0", "audio1";
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};

					adsp@MT8188_POWER_DOMAIN_ADSP {
						reg = <MT8188_POWER_DOMAIN_ADSP>;
						mediatek,infracfg = <&infracfg_ao>;
						#power-domain-cells = <0>;
					};
				};
			};

			ether@MT8188_POWER_DOMAIN_ETHER {
				reg = <MT8188_POWER_DOMAIN_ETHER>;
				clocks = <&pericfg_ao CLK_PERI_AO_ETHERNET_MAC>;
				clock-names = "ether0";
				mediatek,infracfg = <&infracfg_ao>;
				#power-domain-cells = <0>;
			};
		};
	};

	sleep: sleep@10006000 {
		compatible = "mediatek,mt8188-sleep", "syscon";
		reg = <0 0x10006000 0 0x1000>;
		pinctrl-names = "default";
		pinctrl-0 = <&srclken_pin>;
	};

	watchdog: watchdog@10007000 {
		compatible = "mediatek,mt8188-wdt",
				 "mediatek,mt6589-wdt",
				 "syscon", "simple-mfd";
		reg = <0 0x10007000 0 0x100>;
		pinctrl-names = "default";
		pinctrl-0 = <&watchdog_pins_default>;
		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0xf>;
			mode-charger = <BOOT_CHARGER>;
			mode-recovery = <BOOT_RECOVERY>;
			mode-bootloader = <BOOT_BOOTLOADER>;
			mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
			mode-kpoc = <BOOT_KPOC>;
			mode-ddr-reserve = <BOOT_DDR_RSVD>;
			mode-meta = <BOOT_META>;
			mode-rpmbpk = <BOOT_RPMBPK>;
		};
	};

	stc: stc@10008000 {
		compatible = "mediatek,gpt-stc";
		reg = <0 0x10008000 0 0x40>;
	};

	eint: apirq@1000b000 {
		compatible = "mediatek,mtk-eint";
		reg = <0 0x1000b000 0 0x1000>;
		reg-name = "eint";
		interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,total-pin-number = <225>;
	};

	apmixedsys: syscon@1000c000 {
		compatible = "mediatek,mt8188-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		#clock-cells = <1>;
	};

	fhctl: fhctl@1000ce00 {
		compatible = "mediatek,mt8188-fhctl";
		reg = <0 0x1000ce00 0 0x200>,
		   <0 0x1000c000 0 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";
			armpll_ll {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
			armpll_bl {
				fh-id = <1>;
				pll-id = <999>;
				perms = <0x18>;
			};
			ccipll {
				fh-id = <3>;
				pll-id = <999>;
				perms = <0x18>;
			};
			msdcpll {
				fh-id = <3>;
				pll-id = <CLK_APMIXED_MSDCPLL>;
				perms = <0x1c>;
			};
			tvdpll1 {
				fh-id = <4>;
				pll-id = <CLK_APMIXED_TVDPLL1>;
				perms = <0x1c>;
			};
			tvdpll2 {
				fh-id = <5>;
				pll-id = <CLK_APMIXED_TVDPLL2>;
				perms = <0x1c>;
			};
			mpll {
				fh-id = <7>;
				perms = <0x1c>;
			};
			mmpll {
				fh-id = <8>;
				pll-id = <CLK_APMIXED_MMPLL>;
				perms = <0x1c>;
			};
			mainpll {
				fh-id = <9>;
				pll-id = <CLK_APMIXED_MAINPLL>;
				perms = <0x1c>;
			};
			imgpll {
				fh-id = <10>;
				pll-id = <CLK_APMIXED_IMGPLL>;
				perms = <0x1c>;
			};
			adsppll {
				fh-id = <11>;
				pll-id = <CLK_APMIXED_ADSPPLL>;
				perms = <0x1c>;
			};
			mfgpll {
				fh-id = <12>;
				pll-id = <CLK_APMIXED_MFGPLL>;
				perms = <0x1c>;
			};
		};
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0 0x1000d000 0 0x1000>;
	};

	keypad: keypad@10010000 {
		compatible = "mediatek,mt8188-keypad", "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING 0>;
	};

	ddr_emi: dvfsrc@10012000 {
		compatible = "mediatek,mt8188-dvfsrc";
		reg = <0 0x10012000 0 0x1000>;
		reg-names = "dvfsrc";
		#interconnect-cells = <1>;
		dvfsrc_vcore: dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
			regulator-always-on;
		};
		dvfsrc_vscp: dvfsrc-vscp {
			regulator-name = "dvfsrc-vscp";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
			regulator-always-on;
		};
		dvfsrc_freq_opp6: opp6 {
			opp-peak-KBps = <0>;
		};
		dvfsrc_freq_opp5: opp5 {
			opp-peak-KBps = <2500000>;
		};
		dvfsrc_freq_opp4: opp4 {
			opp-peak-KBps = <3800000>;
		};
		dvfsrc_freq_opp3: opp3 {
			opp-peak-KBps = <5100000>;
		};
		dvfsrc_freq_opp2: opp2 {
			opp-peak-KBps = <5900000>;
		};
		dvfsrc_freq_opp1: opp1 {
			opp-peak-KBps = <7600000>;
		};
		dvfsrc_freq_opp0: opp0 {
			opp-peak-KBps = <10200000>;
		};
		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			rc-vcore-supply = <&dvfsrc_vcore>;
			rc-vscp-supply = <&dvfsrc_vscp>;
			interconnects = <&ddr_emi MT6873_MASTER_DBGIF
					 &ddr_emi MT6873_SLAVE_DDR_EMI>,
					<&ddr_emi MT6873_MASTER_DBGIF
					 &ddr_emi MT6873_SLAVE_DDR_EMI>,
					<&ddr_emi MT6873_MASTER_HRT_DBGIF
					 &ddr_emi MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>,
					<&dvfsrc_freq_opp2>,
					<&dvfsrc_freq_opp3>,
					<&dvfsrc_freq_opp4>,
					<&dvfsrc_freq_opp5>,
					<&dvfsrc_freq_opp6>;
		};
		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
			rc-vcore-supply = <&dvfsrc_vcore>;
		};
	};

	cec: cec@10014000 {
		compatible = "mediatek,mt8195-cec", "mediatek,mt8188-cec";
		reg = <0 0x10014000 0 0x100>;
		interrupts = <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_CEC_66M_HCLK>,
			 <&infracfg_ao CLK_INFRA_AO_CEC_66M_BCLK>,
			 <&infracfg_ao CLK_INFRA_AO_HDMI_32K>,
			 <&infracfg_ao CLK_INFRA_AO_HDMI_26M>;
		clock-names = "cec_66m_h",
			      "cec_66m_b",
			      "hdmi_32k",
			      "hdmi_26m";
		hdmi = <&hdmi0>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,mt6765-timer",
			"mediatek,mt8188-timer";
		reg = <0 0x10017000 0 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk13m>;
	};

	pwrap: pwrap@10024000 {
		compatible = "mediatek,mt8195-pwrap", "syscon";
		reg = <0 0x10024000 0 0x1000>;
		reg-names = "pwrap";
		interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>,
			 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>;
		clock-names = "spi", "wrap";
		assigned-clocks = <&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_ULPOSC_D10>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmif_pin>;
	};

	spmi: spmi@10027000 {
		compatible = "mediatek,mt8188-spmi";
		reg = <0 0x10027000 0 0x000e00>,
		      <0 0x10029000 0 0x000100>;
		reg-names = "pmif", "spmimst";
		interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
		irq_event_en = <0x18000000 0x0001c000 0x0 0x0 0x0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_PMIC_AP>,
			 <&infracfg_ao CLK_INFRA_AO_PMIC_TMR>,
			 <&topckgen CLK_TOP_SPMI_M_MST_SEL>;
		clock-names = "pmif_sys_ck",
			      "pmif_tmr_ck",
			      "spmimst_clk_mux";
		assigned-clocks = <&topckgen CLK_TOP_SPMI_M_MST_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_ULPOSC_D10>;
	};

	pwm: pwm@10048000 {
		compatible = "mediatek,mt8188-pwm";
		reg = <0 0x10048000 0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_PWM_HCLK>,
			 <&infracfg_ao CLK_INFRA_AO_PWM>,
			 <&infracfg_ao CLK_INFRA_AO_PWM1>,
			 <&infracfg_ao CLK_INFRA_AO_PWM2>,
			 <&infracfg_ao CLK_INFRA_AO_PWM3>,
			 <&infracfg_ao CLK_INFRA_AO_PWM4>;
		clock-names = "top", "main", "pwm1", "pwm2", "pwm3", "pwm4";
		status = "disabled";
	};

	mcucfg@c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0xc530000 0 0x10000>;
		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH 0>;
	};


	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
		interrupts = <GIC_SPI 826 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	systracker: systracker@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0 0x10208000 0 0x1000>,
		      <0 0x10001000 0 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,mt8188-rng";
		reg = <0 0x1020f000 0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_TRNG>;
		clock-names = "rng";
	};

	emicen: emicen@10219000 {
		compatible = "mediatek,mt8188-emicen",
			     "mediatek,common-emicen";
		reg = <0 0x10219000 0 0x1000>,
		      <0 0x1021d000 0 0x1000>;
		mediatek,emi-reg = <&emichn>;
	};

	apdma: dma-controller@10220780 {
		compatible = "mediatek,mt6779-uart-dma";
		reg =   <0 0x10220780 0 0x80>,
			<0 0x10220800 0 0x80>,
			<0 0x10220880 0 0x80>,
			<0 0x10220900 0 0x80>,
			<0 0x10220980 0 0x80>,
			<0 0x10220a00 0 0x80>,
			<0 0x10220a80 0 0x80>,
			<0 0x10220b00 0 0x80>;
		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "apdma";
		dma-requests = <8>;
		#dma-cells = <1>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt8188-emimpu",
			     "mediatek,common-emimpu";
		reg = <0 0x10226000 0 0x1000>,
		      <0 0x10225000 0 0x1000>;
		mediatek,emi-reg = <&emicen>;
		interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH 0>;
		region_cnt = <32>;
		domain_cnt = <16>;
		addr_align = <16>;
		ap_region = <31>;
		ap_apc = <0 0 5 0 0 0 6 5>,
			 <0 0 5 0 0 0 5 5>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 16>,
			<0x200 0x00000003 16>,
			<0x1f0 0x80000000 1>;
		clear_md = <0x1fc 0x80000000 1>;
		ctrl_intf = <1>;
		slverr = <0>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt8188-dramc",
			     "mediatek,common-dramc";
		reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
		      <0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
		      <0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
		      <0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
		      <0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
		      <0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
		      <0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
		      <0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
		      <0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
		      <0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
		      <0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
		      <0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
		      <0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
		      <0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
		      <0 0x10256000 0 0x1000>, /* DDRPHY NAO CHC */
		      <0 0x10266000 0 0x1000>, /* DDRPHY NAO CHD */
		      <0 0x10006000 0 0x1000>; /* SLEEP BASE */
		mr4_version = <1>;
		mr4_rg = <0x0090 0x0000ffff 0>;
		fmeter_version = <1>;
		crystal_freq = <52>;
		pll_id = <0x050c 0x00000100 8>;
		shu_lv = <0x050c 0x00030000 16>;
		shu_of = <0x900>;
		sdmpcw = <0x0904 0xffff0000 16>,
			 <0x0924 0xffff0000 16>;
		prediv = <0x0908 0x000c0000 18>,
			 <0x0928 0x000c0000 18>;
		posdiv = <0x0908 0x00000007 0>,
			 <0x0928 0x00000007 0>;
		ckdiv4 = <0x0ef4 0x00000004 2>,
			 <0x0ef4 0x00000004 2>;
		pll_md = <0x0900 0x00000001 0>,
			 <0x0900 0x00000001 0>;
		cldiv2 = <0x0900 0x00000001 0>,
			 <0x0900 0x00000001 0>;
		fbksel = <0x090c 0x00000040 6>,
			 <0x090c 0x00000040 6>;
		dqsopen = <0x0ef0 0x00100000 20>,
			 <0x0ef0 0x00100000 20>;
		dqopen = <0x0ef0 0x00200000 21>,
			 <0x0ef0 0x00200000 21>;
		ckdiv4_ca = <0x0e74 0x00000004 2>,
			 <0x0e74 0x00000004 2>;
	};

	emichn: emichn@10235000 {
		compatible = "mediatek,mt8188-emichn",
			     "mediatek,common-emichn";
		reg = <0 0x10235000 0 0x1000>,
		      <0 0x10245000 0 0x1000>,
		      <0 0x10255000 0 0x1000>,
		      <0 0x10265000 0 0x1000>;
	};

	sys_cirq@10312000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10312000 0 0x1000>;
	};

	sys_cirq@10313000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10313000 0 0x1000>;
	};

	sys_cirq@10314000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10314000 0 0x1000>;
	};

	infra_iommu: infra_iommu@10315000 {
		compatible = "mediatek,mt8188-iommu-infra";
		reg = <0 0x10315000 0 0x1000>;
		interrupts = <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>;
		clock-names = "bclk";
		#iommu-cells = <1>;
	};

	gce_mbox: gce_mbox@10320000 {
		compatible = "mediatek,mt8188-gce";
		reg = <0 0x10320000 0 0x4000>;
		interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		clock-names = "gce", "gce-d", "gce-timer";
		clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
			 <&infracfg_ao CLK_INFRA_AO_GCE2>,
			 <&infracfg_ao CLK_INFRA_AO_GCE_26M>;
	};

	gce_mbox_sec: gce_mbox_sec@10320000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x10320000 0 0x4000>;
		#mbox-cells = <3>;
		mboxes = <&gce_mbox 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clock-names = "gce", "gce-d";
		clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
			 <&infracfg_ao CLK_INFRA_AO_GCE2>;
	};

	gce_mbox_d: gce_mbox_d@10330000 {
		compatible = "mediatek,mt8188-gce-d";
		reg = <0 0x10330000 0 0x4000>;
		interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		clock-names = "gce", "gce-d", "gce-timer";
		clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
			 <&infracfg_ao CLK_INFRA_AO_GCE2>,
			 <&infracfg_ao CLK_INFRA_AO_GCE_26M>;
	};

	gce_mbox_d_sec: gce_mbox_d_sec@10330000 {
		compatible = "mediatek,mailbox-gce-sec-d";
		reg = <0 0x10330000 0 0x4000>;
		#mbox-cells = <3>;
		mboxes = <&gce_mbox_d 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clock-names = "gce", "gce-d";
		clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
			 <&infracfg_ao CLK_INFRA_AO_GCE2>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x28000>,
		      <0 0x10440000 0 0x10000>,
		      <0 0x10450000 0 0x100>,
		      <0 0x10451000 0 0x4>,
		      <0 0x10451004 0 0x4>,
		      <0 0x10460000 0 0x100>,
		      <0 0x10461000 0 0x4>,
		      <0 0x10461004 0 0x4>,
		      <0 0x10470000 0 0x100>,
		      <0 0x10471000 0 0x4>,
		      <0 0x10471004 0 0x4>,
		      <0 0x10480000 0 0x100>,
		      <0 0x10481000 0 0x4>,
		      <0 0x10481004 0 0x4>,
		      <0 0x10490000 0 0x100>,
		      <0 0x10491000 0 0x4>,
		      <0 0x10491004 0 0x4>;

		reg-names = "sspm_base",
			    "cfgreg",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr";

		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		clock-names = "sspm",
			      "sspm_bus_h";

		clocks = <&infracfg_ao CLK_INFRA_AO_FSSPM>,
			 <&infracfg_ao CLK_INFRA_AO_SSPM_BUS_HCLK>;
	};

	scp: scp@10700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x10500000 0 0x100000>,	 /* tcm */
		      <0 0x10724000 0 0x1000>,		 /* cfg */
		      <0 0x10721000 0 0x1000>,		 /* clk*/
		      <0 0x10730000 0 0x1000>,		 /* cfg core0 */
		      <0 0x10740000 0 0x1000>,		 /* cfg core1 */
		      <0 0x10752000 0 0x1000>,		 /* bus tracker */
		      <0 0x10760000 0 0x40000>,		 /* llc */
		      <0 0x107a5000 0 0x4>,		 /* cfg_sec */
		      <0 0x107fb000 0 0x100>,		 /* mbox0 base */
		      <0 0x107fb100 0 0x4>,		 /* mbox0 set */
		      <0 0x107fb10c 0 0x4>,		 /* mbox0 clr */
		      <0 0x107a5020 0 0x4>,		 /* mbox0 init */
		      <0 0x107fc000 0 0x100>,		 /* mbox1 base */
		      <0 0x107fc100 0 0x4>,		 /* mbox1 set */
		      <0 0x107fc10c 0 0x4>,		 /* mbox1 clr */
		      <0 0x107a5024 0 0x4>,		 /* mbox1 init */
		      <0 0x107fd000 0 0x100>,		 /* mbox2 base */
		      <0 0x107fd100 0 0x4>,		 /* mbox2 set */
		      <0 0x107fd10c 0 0x4>,		 /* mbox2 clr */
		      <0 0x107a5028 0 0x4>,		 /* mbox2 init */
		      <0 0x107fe000 0 0x100>,		 /* mbox3 base */
		      <0 0x107fe100 0 0x4>,		 /* mbox3 set */
		      <0 0x107fe10c 0 0x4>,		 /* mbox3 clr */
		      <0 0x107a502c 0 0x4>,		 /* mbox3 init */
		      <0 0x107ff000 0 0x100>,		 /* mbox4 base */
		      <0 0x107ff100 0 0x4>,		 /* mbox4 set */
		      <0 0x107ff10c 0 0x4>,		 /* mbox4 clr */
		      <0 0x107a5030 0 0x4>;		 /* mbox4 init */

		reg-names = "scp_sram_base",
			    "scp_cfgreg",
			    "scp_clkreg",
			    "scp_cfgreg_core0",
			    "scp_cfgreg_core1",
			    "scp_bus_tracker",
			    "scp_l1creg",
			    "scp_cfgreg_sec",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core_0 = "enable";
		scp_sramSize = <0x00100000>;
		core_nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  2>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<29 4 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 4  7>;/* IPI_OUT_SENSOR_NOTIFY */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
		< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<30 4  2 0>,/* IPI_IN_SENSOR_CTRL */
		<32 4  7 0>;/* IPI_IN_SENSOR_NOTIFY */

		/* feature, frequecy, coreid */
		scp_feature_tbl = < 0  40 1>,	/* vow */
				  < 1 350 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 1>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 1>,	/* barge in */
				  < 7  10 1>,	/* vow dump */
				  < 8  80 1>,	/* vow vendor M */
				  < 9  43 1>,	/* vow vendor A */
				  <10  22 1>,	/* vow vendor G */
				  <11  20 1>,	/* vow dual mic */
				  <12 100 1>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp-mem-tbl = <0 0x0 0x0>, /* secure dump, its size is in secure_dump_size */
			      <1 0x100 0x0>, /* vow */
			      <2 0x100000 0x0>, /* sensor main*/
			      <3 0x180000 0x0>, /* logger */
			      <4 0x100 0x0>, /* audio */
			      <5 0x100 0x0>, /* vow bargein */
			      <7 0x100 0x0>, /* ultrasound*/
			      <8 0x10000 0x0>, /* sensor supper*/
			      <9 0x1000 0x0>, /* sensor list */
			      <10 0x2000 0x0>, /* sensor debug */
			      <11 0x100 0x0>, /* sensor custom writer */
			      <12 0x100 0x0>; /* sensor custom reader */

		memorydump = <0x200000>, /* l2tcm */
			     <0x03c000>, /* l1c */
			     <0x003c00>, /* regdump */
			     <0x000400>, /* trace buffer */
			     <0x100000>; /* dram */
	};

	scp_dvfs: scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			dvfsrc-vscp-supply = <&dvfsrc_vscp>;
	};

	scp_clk_ctrl: scp_clk_ctrl@10721000 {
		compatible = "mediatek,scp_clk_ctrl", "syscon";
		reg = <0 0x10721000 0 0x1000>; /* clk*/
	};

	afe: afe@10b10000 {
		compatible = "mediatek,mt8188-audio";
		topckgen = <&topckgen>;
		power-domains = <&spm MT8188_POWER_DOMAIN_AUDIO>;
		interrupts = <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
		reg = <0 0x10b10000 0 0x10000>;
		clocks = <&clk26m>,
			 <&apmixedsys CLK_APMIXED_APLL1>,
			 <&apmixedsys CLK_APMIXED_APLL2>,
			 <&apmixedsys CLK_APMIXED_APLL3>,
			 <&apmixedsys CLK_APMIXED_APLL4>,
			 <&apmixedsys CLK_APMIXED_APLL5>,
			 <&topckgen CLK_TOP_APLL1>,
			 <&topckgen CLK_TOP_APLL1_D4>,
			 <&topckgen CLK_TOP_APLL2>,
			 <&topckgen CLK_TOP_APLL2_D4>,
			 <&topckgen CLK_TOP_APLL3>,
			 <&topckgen CLK_TOP_APLL3_D4>,
			 <&topckgen CLK_TOP_APLL4>,
			 <&topckgen CLK_TOP_APLL4_D4>,
			 <&topckgen CLK_TOP_APLL5>,
			 <&topckgen CLK_TOP_APLL5_D4>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV0>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV1>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV2>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV3>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV4>,
			 <&topckgen CLK_TOP_APLL12_CK_DIV9>,
			 <&topckgen CLK_TOP_MAINPLL_D4>,
			 <&topckgen CLK_TOP_MAINPLL_D7>,
			 <&topckgen CLK_TOP_MAINPLL_D7_D2>,
			 <&topckgen CLK_TOP_APLL1_SEL>,
			 <&topckgen CLK_TOP_APLL2_SEL>,
			 <&topckgen CLK_TOP_APLL3_SEL>,
			 <&topckgen CLK_TOP_APLL4_SEL>,
			 <&topckgen CLK_TOP_APLL5_SEL>,
			 <&topckgen CLK_TOP_A1SYS_HP_SEL>,
			 <&topckgen CLK_TOP_A2SYS_SEL>,
			 <&topckgen CLK_TOP_A3SYS_SEL>,
			 <&topckgen CLK_TOP_A4SYS_SEL>,
			 <&topckgen CLK_TOP_ASM_H_SEL>,
			 <&topckgen CLK_TOP_ASM_L_SEL>,
			 <&topckgen CLK_TOP_AUD_IEC_SEL>,
			 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
			 <&topckgen CLK_TOP_AUDIO_H_SEL>,
			 <&topckgen CLK_TOP_AUDIO_LOCAL_BUS_SEL>,
			 <&topckgen CLK_TOP_DPTX_SEL>,
			 <&topckgen CLK_TOP_INTDIR_SEL>,
			 <&topckgen CLK_TOP_I2SO1_SEL>,
			 <&topckgen CLK_TOP_I2SO2_SEL>,
			 <&topckgen CLK_TOP_I2SI1_SEL>,
			 <&topckgen CLK_TOP_I2SI2_SEL>,
			 <&topckgen CLK_TOP_MPHONE_SLAVE_BCK>,
			 <&infracfg_ao CLK_INFRA_AO_AUDIO_26M_BCLK>;
		clock-names = "clk26m",
				  "apll1",
				  "apll2",
				  "apll3",
				  "apll4",
				  "apll5",
				  "apll1_ck",
				  "apll1_d4",
				  "apll2_ck",
				  "apll2_d4",
				  "apll3_ck",
				  "apll3_d4",
				  "apll4_ck",
				  "apll4_d4",
				  "apll5_ck",
				  "apll5_d4",
				  "apll12_div0",
				  "apll12_div1",
				  "apll12_div2",
				  "apll12_div3",
				  "apll12_div4",
				  "apll12_div9",
				  "mainpll_d4",
				  "mainpll_d7",
				  "mainpll_d7_d2",
				  "apll1_sel",
				  "apll2_sel",
				  "apll3_sel",
				  "apll4_sel",
				  "apll5_sel",
				  "a1sys_hp_sel",
				  "a2sys_sel",
				  "a3sys_sel",
				  "a4sys_sel",
				  "asm_h_sel",
				  "asm_l_sel",
				  "aud_iec_sel",
				  "aud_intbus_sel",
				  "audio_h_sel",
				  "audio_local_bus_sel",
				  "dptx_m_sel",
				  "intdir_sel",
				  "i2so1_m_sel",
				  "i2so2_m_sel",
				  "i2si1_m_sel",
				  "i2si2_m_sel",
				  "mphone_slave_b",
				  "infra_ao_audio_26m_b";
		status = "disabled";

		adsp_pcm: mt8188-adsp-pcm {
			compatible = "mediatek,mt8188-adsp";
			reg = <0 0x10b20000 0 0x10000>;
			status = "disabled";
		};

		hifidsp_audio_ipi: hifidsp-audio-ipi {
			compatible = "mediatek,hifidsp-audio-ipi";
			status = "disabled";
		};
	};

	audsys_src: syscon@10b00000 {
		compatible = "mediatek,mt8188-audsys_src", "syscon";
		reg = <0 0x10b00000 0 0x2000>;
		#clock-cells = <1>;

		audio_asrc: audio_asrc {
			compatible = "mediatek,mt8188-audio-asrc";
			power-domains = <&spm MT8188_POWER_DOMAIN_AUDIO_ASRC>;
			interrupts = <GIC_SPI 805 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 806 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 807 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 808 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen CLK_TOP_ASM_H_SEL>,
				 <&apmixedsys CLK_APMIXED_APLL1>,
				 <&apmixedsys CLK_APMIXED_APLL2>,
				 <&audsys_src CLK_AUDIO_SRC_ASRC0>,
				 <&audsys_src CLK_AUDIO_SRC_ASRC1>,
				 <&audsys_src CLK_AUDIO_SRC_ASRC2>,
				 <&audsys_src CLK_AUDIO_SRC_ASRC3>,
				 <&topckgen CLK_TOP_A1SYS_HP_SEL>,
				 <&topckgen CLK_TOP_A2SYS_SEL>,
				 <&topckgen CLK_TOP_A3SYS_SEL>,
				 <&topckgen CLK_TOP_A4SYS_SEL>;
			clock-names = "asm_h_sel",
				      "apll1",
				      "apll2",
				      "asrc0",
				      "asrc1",
				      "asrc2",
				      "asrc3",
				      "a1sys_hp_sel",
				      "a2sys_sel",
				      "a3sys_sel",
				      "a4sys_sel";
			status = "disabled";
		};
	};

	adsp: adsp@10b80000 {
		compatible = "mediatek,mt8188-audio_dsp";
		reg = <0 0x10b80000 0 0x2000>,
		      <0 0x10d00000 0 0x80000>,
		      <0 0x10b86000 0 0x1000>,
		      <0 0x10b8b000 0 0x20>;
		reg-names = "cfg", "sram", "mbox0", "secure";
		interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupts-name = "ipi", "wdt", "audio";
		clocks = <&apmixedsys CLK_APMIXED_ADSPPLL>,
			 <&topckgen CLK_TOP_ADSP_SEL>;
		clock-names = "clk_apmixed_adsppll",
			      "clk_top_adsp_sel";
		power-domains = <&spm MT8188_POWER_DOMAIN_ADSP>;
		memory-region = <&adsp_mem_reserved>;
	};

	dsp_iommu: dsp_iommu@10ba0000 {
		compatible = "mediatek,mt8188-iommu-dsp",
			     "mediatek,mt8188-iommu-infra";
		reg = <0 0x10ba0000 0 0x1000>;
		interrupts = <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>;
		clock-names = "bclk";
		#iommu-cells = <1>;
		// power-domains = <&spm MT8188_POWER_DOMAIN_ADSP_INFRA>;
	};

	uart0: serial@11001100 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001100 0 0x100>;
		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART0>;
		clock-names = "baud", "bus";
		dmas = <&apdma 0 &apdma 1>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	uart1: serial@11001200 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001200 0 0x100>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART1>;
		dmas = <&apdma 2 &apdma 3>;
		dma-names = "tx", "rx";
		clock-names = "baud", "bus";
	};

	uart2: serial@11001300 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001300 0 0x100>;
		interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART2>;
		clock-names = "baud", "bus";
		dmas = <&apdma 4 &apdma 5>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	uart3: serial@11001400 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001400 0 0x100>;
		interrupts = <GIC_SPI 723 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_AO_UART3>;
		clock-names = "baud", "bus";
		dmas = <&apdma 6 &apdma 7>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	auxadc: adc@11002000 {
		compatible = "mediatek,mt8188-auxadc", "mediatek,mt8173-auxadc";
		reg = <0 0x11002000 0 0x1000>;
		clocks = <&infracfg_ao CLK_INFRA_AO_AUXADC>;
		clock-names = "main";
		#io-channel-cells = <1>;
		status = "disabled";
	};

	pericfg_ao: syscon@11003000 {
		compatible = "mediatek,mt8188-pericfg_ao", "syscon";
		reg = <0 0x11003000 0 0x1000>;
		#clock-cells = <1>;
	};

	spi0: spi@1100a000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-quad";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x1100a000 0 0x100>;
		interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI0>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	svs: svs@1100b000 {
		compatible = "mediatek,mt8188-svs";
		reg = <0 0x1100b000 0 0x1000>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
		clock-names = "main";
		nvmem-cells = <&svs_calibration>,
			      <&lvts_e_data1>;
		nvmem-cell-names = "svs-calibration-data",
				   "t-calibration-data";
		resets = <&infracfg_rst 0>;
		reset-names = "svs_rst";
	};

	lvts: lvts@1100b000 {
		compatible = "mediatek,mt8188-lvts";
		#thermal-sensor-cells = <1>;
		reg = <0 0x1100b000 0 0x1000>,
		      <0 0x11278000 0 0x1000>;
		interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks = <&infracfg_ao CLK_INFRA_AO_THERM>;
		clock-names = "lvts_clk";

		resets = <&infracfg_rst 5>,
			 <&infracfg_rst 4>;

		nvmem-cells = <&lvts_e_data1>;
		nvmem-cell-names = "e_data1";
	};

	disp_pwm0: disp_pwm0@1100e000 {
		compatible = "mediatek,mt8188-disp-pwm",
			 "mediatek,mt8195-disp-pwm";
		reg = <0 0x1100e000 0 0x1000>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
		#pwm-cells = <2>;
		clocks = <&topckgen CLK_TOP_DISP_PWM0_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_DISP_PWM>,
			 <&topckgen CLK_TOP_ULPOSC_D4>;
		clock-names = "main", "mm", "pwm_src";
		status = "disabled";
	};

	disp_pwm1: disp_pwm1@1100f000 {
		compatible = "mediatek,mt8188-disp-pwm",
			 "mediatek,mt8195-disp-pwm";
		reg = <0 0x1100f000 0 0x1000>;
		interrupts = <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_DISP_PWM1_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_DISP_PWM1>,
			 <&topckgen CLK_TOP_ULPOSC_D4>;
		clock-names = "main", "mm", "pwm_src";
		status = "disabled";
	};

	spi1: spi@11010000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-single";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11010000 0 0x100>;
		interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI1>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi2: spi@11012000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-single";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11012000 0 0x100>;
		interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI2>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi3: spi@11013000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-single";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11013000 0 0x100>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI3>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi4: spi@11018000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-single";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11018000 0 0x100>;
		interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI4>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi5: spi@11019000 {
		compatible = "mediatek,mt8188-spi", "mediatek,ipm-spi-single";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11019000 0 0x100>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D2>,
			 <&topckgen CLK_TOP_SPI_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_SPI5>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spis0: spi@1101d000 {
		compatible = "mediatek,mt8188-spi-slave";
		reg = <0 0x1101d000 0 0x100>;
		interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>;
		clock-names = "spi";
		assigned-clocks = <&clk26m>;
		assigned-clock-parents = <&clk26m>;
		status = "disabled";
	};

	spis1: spi@1101e000 {
		compatible = "mediatek,mt8188-spi-slave";
		reg = <0 0x1101e000 0 0x100>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>;
		clock-names = "spi";
		assigned-clocks = <&clk26m>;
		assigned-clock-parents = <&clk26m>;
		status = "disabled";
	};

	eth: ethernet@11021000 {
		compatible = "mediatek,mt8188-gmac";
		reg = <0 0x11021000 0 0x4000>;
		interrupts = <GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "macirq";
		mac-address = [00 55 7b b5 7d f7];
		clock-names = "axi",
			      "apb",
			      "mac_cg",
			      "mac_main",
			      "ptp_ref",
			      "rmii_internal";
		clocks = <&pericfg_ao CLK_PERI_AO_ETHERNET>,
			 <&pericfg_ao CLK_PERI_AO_ETHERNET_BUS>,
			 <&pericfg_ao CLK_PERI_AO_ETHERNET_MAC>,
			 <&topckgen CLK_TOP_SNPS_ETH_250M_SEL>,
			 <&topckgen CLK_TOP_SNPS_ETH_62P4M_PTP_SEL>,
			 <&topckgen CLK_TOP_SNPS_ETH_50M_RMII_SEL>;
		assigned-clocks = <&topckgen CLK_TOP_SNPS_ETH_250M_SEL>,
				  <&topckgen CLK_TOP_SNPS_ETH_62P4M_PTP_SEL>,
				  <&topckgen CLK_TOP_SNPS_ETH_50M_RMII_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_ETHPLL_D2>,
					 <&topckgen CLK_TOP_ETHPLL_D8>,
					 <&topckgen CLK_TOP_ETHPLL_D10>;
		power-domains = <&spm MT8188_POWER_DOMAIN_ETHER>;
		mediatek,infracfg_ao = <&infracfg_ao>;
		snps,axi-config = <&stmmac_axi_setup>;
		snps,mtl-rx-config = <&mtl_rx_setup>;
		snps,mtl-tx-config = <&mtl_tx_setup>;
		snps,txpbl = <1>;
		snps,rxpbl = <1>;
		clk_csr = <0>;
		snps,tso;
		status = "disabled";
	};

	ssusb1: usb1@11201000 {
		compatible = "mediatek,mt8188-mtu3", "mediatek,mtu3";
		reg = <0 0x11201000 0 0x2dff>,
		      <0 0x11203e00 0 0x0100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
		phys = <&u2port1 PHY_TYPE_USB2>, <&u3port1 PHY_TYPE_USB3>;
		assigned-clocks = <&topckgen CLK_TOP_USB_TOP_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
		clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_BUS>,
			 <&topckgen CLK_TOP_SSUSB_TOP_REF>,
			 <&pericfg_ao CLK_PERI_AO_SSUSB_XHCI>;
		clock-names = "sys_ck", "ref_ck", "mcu_ck";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		usb_host1: xhci1@11200000 {
			compatible = "mediatek,mt8188-xhci", "mediatek,mtk-xhci";
			reg = <0 0x11200000 0 0x1000>;
			reg-names = "mac";
			interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
			assigned-clocks = <&topckgen CLK_TOP_SSUSB_XHCI_SEL>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_XHCI>;
			clock-names = "sys_ck";
			status = "disabled";
		};
	};

	mmc0: mmc@11230000 {
		compatible = "mediatek,mt8195-mmc";
		reg = <0 0x11230000 0 0x10000>,
		      <0 0x11f50000 0 0x1000>;
		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC0>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC0_SRC>,
			 <&infracfg_ao CLK_INFRA_AO_RG_AES_MSDCFDE_CK_0P>;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		status = "disabled";
	};

	mmc1: mmc@11240000 {
		compatible = "mediatek,mt8195-mmc";
		reg = <0 0x11240000 0 0x1000>,
		      <0 0x11eb0000 0 0x1000>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC1>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC1_SRC>;
		clock-names = "source", "hclk", "source_cg";
		assigned-clocks = <&topckgen CLK_TOP_MSDC30_1_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
		status = "disabled";
	};

	wifi_pwrseq: wifi-pwrseq {
		compatible = "mmc-pwrseq-simple";
		status = "disabled";
	};

	mmc2: mmc@11250000 {
		compatible = "mediatek,mt8195-mmc";
		reg = <0 0x11250000 0 0x1000>,
		      <0 0x11e60000 0 0x1000>;
		interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_MSDC30_2_SEL>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC2>,
			 <&infracfg_ao CLK_INFRA_AO_MSDC30_2>;
		clock-names = "source", "hclk", "source_cg";
		assigned-clocks = <&topckgen CLK_TOP_MSDC30_2_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
		status = "disabled";
	};

	ufshci@11270000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0 0x11270000 0 0x2300>;
		interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;
		phys = <&ufsphy>;
		bootmode = <&chosen>;

		clocks = <&clk26m>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>;
		clock-names = "ufshci", "ufs_aes", "ufs_tick",
			      "unipro_sysclk", "unipro_tick",
			      "unipro_mp_bclk", "ufs_tx_symbol",
			      "ufs_mem_sub";
		freq-table-hz = <0 0>, <0 0>, <0 0>,
				<0 0>, <0 0>, <0 0>,
				<0 0>, <0 0>;

		/* vcc-supply = <&mt_pmic_vemc_ldo_reg>;*/
		vcc-fixed-regulator;

		/* Number of lanes available per direction - either 1 or 2 */
		lanes-per-direction = <2>;

		/* Auto-Hibern8 Timer. Unit: ms (0 means disabled) */
		mediatek,auto-hibern8-timer = <10>;

		/* System Suspend Level */
		mediatek,spm-level = <3>;

		/* Runtime Suspend Configuration, 1. Runtime PM on/off (on: 1, off: 0) */
		mediatek,rpm-enable = <1>;

		/* 2. Auto Suspend Delay. Unit: ms */
		mediatek,rpm-autosuspend-delay = <2000>;

		/* 3. Runtime Suspend Level */
		mediatek,rpm-level = <3>;

		/* Performance Mode */
		mediatek,perf-crypto-vcore = <2>;

		/* Reference clock control mode, SW mode: 0, Half-HW mode: 1, HW mode: 2 */
	};

	i2c0: i2c@11280000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11280000 0 0x1000>,
		      <0 0x10220080 0 0x80>;
		interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C0>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c2: i2c@11281000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11281000 0 0x1000>,
			<0 0x10220180 0 0x80>;
		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C2>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c3: i2c@11282000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11282000 0 0x1000>,
		      <0 0x10220280 0 0x80>;
		interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_c CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C3>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	ssusb2: usb2@112a1000 {
		compatible = "mediatek,mt8188-mtu3", "mediatek,mtu3";
		reg = <0 0x112a1000 0 0x2dff>,
		      <0 0x112a3e00 0 0x0100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH 0>;
		phys = <&u2port2 PHY_TYPE_USB2>;
		assigned-clocks = <&topckgen CLK_TOP_USB_TOP_3P_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
		clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_BUS>,
			 <&topckgen CLK_TOP_SSUSB_TOP_P3_REF>,
			 <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>;
		clock-names = "sys_ck", "ref_ck", "mcu_ck";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		usb_host2: xhci2@112a0000 {
			compatible = "mediatek,mt8188-xhci", "mediatek,mtk-xhci";
			reg = <0 0x112a0000 0 0x1000>;
			reg-names = "mac";
			interrupts  = <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH 0>;
			assigned-clocks = <&topckgen CLK_TOP_SSUSB_XHCI_3P_SEL>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_3P_XHCI>;
			clock-names = "sys_ck";
			status = "disabled";
		};
	};

	ssusb: usb@112b1000 {
		compatible = "mediatek,mt8188-mtu3", "mediatek,mtu3";
		reg = <0 0x112b1000 0 0x2dff>,
		      <0 0x112b3e00 0 0x0100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH 0>;
		phys = <&u2port0 PHY_TYPE_USB2>;
		assigned-clocks = <&topckgen CLK_TOP_USB_TOP_2P_SEL>;
		assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
		clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_BUS>,
			 <&topckgen CLK_TOP_SSUSB_TOP_P2_REF>,
			 <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>;
		clock-names = "sys_ck", "ref_ck", "mcu_ck";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		usb_host0: xhci@112b0000 {
			compatible = "mediatek,mtk-xhci";
			reg = <0 0x112b0000 0 0x1000>;
			reg-names = "mac";
			interrupts = <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>;
			assigned-clocks = <&topckgen CLK_TOP_SSUSB_XHCI_2P_SEL>;
			assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D5_D4>;
			clocks = <&pericfg_ao CLK_PERI_AO_SSUSB_2P_XHCI>;
			clock-names = "sys_ck";
			status = "disabled";
		};
	};

	pcie: pcie@112f0000 {
		device_type = "pci";
		compatible = "mediatek,mt8192-pcie",
			     "mediatek,mt8188-pcie";
		reg = <0 0x112f0000 0 0x2000>;
		reg-names = "pcie-mac";
		linux,pci-domain = <0>;
		#address-cells = <3>;
		#size-cells = <2>;
		interrupts = <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH 0>;
		bus-range = <0x00 0xff>;
		ranges = <0x82000000 0 0x20000000
			  0x0 0x20000000 0 0x04000000>;
		/*iommu-map = <0x0000 &infra_iommu IFR_IOMMU_PORT_PCIE_0 0xFFFF>;*/
		iommu-map-mask = <0x0>;

		status = "disabled";

		clocks = <&infracfg_ao CLK_INFRA_AO_PCIE_TL_26M>,
			 <&infracfg_ao CLK_INFRA_AO_PCIE_TL_96M>,
			 <&infracfg_ao CLK_INFRA_AO_PCIE_TL_32K>,
			 <&infracfg_ao CLK_INFRA_AO_PCIE_PERI_26M>,
			 <&pericfg_ao CLK_PERI_AO_PCIE_P0_FMEM>,
			 <&infracfg_ao CLK_INFRA_AO_PCIE_PL_P_250M_P0>;

		phys = <&pcieport PHY_TYPE_PCIE>;
		phy-names = "pcie-phy";
		power-domains = <&spm MT8188_POWER_DOMAIN_PEXTP_MAC_P0>;

		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0 0 0 1 &pcie_intc 0>,
				<0 0 0 2 &pcie_intc 1>,
				<0 0 0 3 &pcie_intc 2>,
				<0 0 0 4 &pcie_intc 3>;
		pcie_intc: interrupt-controller {
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
		};
	};

	nor_flash: nor@1132C000 {
		compatible = "mediatek,mt8173-nor";
		reg = <0 0x1132C000 0 0x1000>;
		interrupts = <GIC_SPI 825 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_SPINOR_SEL>,
			<&clk26m>;
		clock-names = "spi", "sf";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	mipi_tx_config0: mipi_dphy0@11c80000 {
		compatible = "mediatek,mt8188-mipi-tx",
			 "mediatek,mt8195-mipi-tx";
		reg = <0 0x11c80000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx0_pll";
		status = "disabled";
	};

	mipi_tx_config1: mipi_dphy1@11c90000 {
		compatible = "mediatek,mt8188-mipi-tx",
		 "mediatek,mt8195-mipi-tx";
		reg = <0 0x11c90000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx1_pll";
		status = "disabled";
	};

	hdmi_phy: hdmi-phy@11d5f000 {
		compatible = "mediatek,mt8188-hdmi-phy";
		nvmem-cells = <&hdmitx_efuse>;
		nvmem-cell-names = "hdmitx_phy_efuse";
		reg = <0 0x11d5f000 0 0x100>;
		clocks = <&infracfg_ao CLK_INFRA_AO_HDMI_26M>;
		clock-names = "hdmi_xtal_sel";
		clock-output-names = "hdmi_txpll";
		#clock-cells = <0>;
		#phy-cells = <0>;
	};

	i2c1: i2c@11e00000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11e00000 0 0x1000>,
		      <0 0x10220100 0 0x80>;
		interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C1>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c4: i2c@11e01000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11e01000 0 0x1000>,
		      <0 0x10220380 0 0x80>;
		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_w CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C4>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	imp_iic_wrap_w: syscon@11e02000 {
		compatible = "mediatek,mt8188-imp_iic_wrap_w", "syscon";
		reg = <0 0x11e02000 0 0x1000>;
		#clock-cells = <1>;
	};

	u3phy0: usb-phy0@11e30000 {
		compatible = "mediatek,mt8188-tphy",
			     "mediatek,generic-tphy-v2";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		u2port0: usb2-phy0@11e30000 {
			reg = <0 0x11e30000 0 0x700>;
			clocks = <&topckgen CLK_TOP_SSUSB_PHY_P2_REF>,
				 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
			clock-names = "ref", "da_ref";
			mediatek,eye-rev6 = <1>;
			#phy-cells = <1>;
			status = "disabled";
		};
	};

	u3phy1: usb-phy1@11e40000 {
		compatible = "mediatek,mt8188-tphy",
			     "mediatek,generic-tphy-v2";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		u2port1: usb2-phy1@11e40000 {
			reg = <0 0x11e40000 0 0x700>;
			clocks = <&topckgen CLK_TOP_SSUSB_PHY_REF>,
				 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
			clock-names = "ref", "da_ref";
			mediatek,eye-rev6 = <1>;
			#phy-cells = <1>;
			status = "disabled";
		};

		u3port1: usb3-phy1@11e40700 {
			reg = <0 0x11e40700 0 0x700>;
			clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>, <&clk26m>;
			clock-names = "ref", "da_ref";
			#phy-cells = <1>;
			status = "disabled";
		};
	};

	u3phy2: usb-phy2@11e80000 {
		compatible = "mediatek,mt8188-tphy",
			     "mediatek,generic-tphy-v2";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		status = "disabled";

		u2port2: usb2-phy2@11e80000 {
			reg = <0 0x11e80000 0 0x700>;
			clocks = <&topckgen CLK_TOP_SSUSB_PHY_P3_REF>,
				 <&apmixedsys CLK_APMIXED_PLL_SSUSB26M_EN>;
			clock-names = "ref", "da_ref";
			mediatek,eye-rev6 = <1>;
			#phy-cells = <1>;
			status = "disabled";
		};
	};

	pciephy: t-phy@11c20700 {
		compatible = "mediatek,mt8188-tphy",
			     "mediatek,generic-tphy-v2";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x11c20700 0x700>;
		power-domains = <&spm MT8188_POWER_DOMAIN_PEXTP_PHY_TOP>;
		status = "disabled";

		pcieport: pcie-phy@0 {
			reg = <0 0x700>;
			clocks = <&topckgen CLK_TOP_CFGREG_F_PCIE_PHY_REF>;
			clock-names = "ref";
			#phy-cells = <1>;
		};
	};

	i2c5: i2c@11ec0000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11ec0000 0 0x1000>,
		      <0 0x10220480 0 0x80>;
		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_en CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C5>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c6: i2c@11ec1000 {
		compatible = "mediatek,mt8188-i2c";
		reg = <0 0x11ec1000 0 0x1000>,
		      <0 0x10220600 0 0x80>;
		interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-div = <1>;
		clocks = <&imp_iic_wrap_en CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C6>,
			 <&infracfg_ao CLK_INFRA_AO_APDMA_BCLK>;
		clock-names = "main", "dma";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	imp_iic_wrap_en: syscon@11ec2000 {
		compatible = "mediatek,mt8188-imp_iic_wrap_en", "syscon";
		reg = <0 0x11ec2000 0 0x1000>;
		#clock-cells = <1>;
	};

	efuse: efuse@11f20000 {
		compatible = "mediatek,devinfo";
		reg = <0 0x11f20000 0 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;

		dp_calibration: dp_data {
			reg = <0x1ac 0x10>;
		};

		lvts_e_data1: data1 {
			reg = <0x1bc 0x40>;
		};
		hdmirx_efuse: data2 {
			reg = <0x01c 0xc>;
		};
		hdmirx_rterm: data3 {
			reg = <0x1bc 0x4>;
		};
		hdmitx_efuse: calib@184 {
			reg = <0x184 0x4>;
		};
		csi_efuse0: csi_data0 {
			reg = <0x19c 0x4>;
		};
		csi_efuse1: csi_data1 {
			reg = <0x1a0 0x4>;
		};
		svs_calibration: calib@cc {
			reg = <0xcc 0x68>;
		};
		gpu_segment_table0: gpu_efuse0 {
			reg = <0x00c 0x4>;
		};
		gpu_segment_table1: gpu_efuse1 {
			reg = <0x018 0x4>;
		};
		gpu_segment_table2: gpu_efuse2 {
			reg = <0x118 0x4>;
		};
	};

	ufsphy: phy@11fa0000 {
		compatible = "mediatek,mt8183-ufsphy";
		reg = <0 0x11fa0000 0 0xc000>;
	};

	imp_iic_wrap_c: syscon@11283000 {
		compatible = "mediatek,mt8188-imp_iic_wrap_c", "syscon";
		reg = <0 0x11283000 0 0x1000>;
		#clock-cells = <1>;
	};

	mali: mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0 0x13000000 0 0x4000>;
		interrupts =
			<GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names =
			"GPU",
			"MMU",
			"JOB",
			"EVENT",
			"PWR";
		operating-points-v2 = <&gpu_mali_opp>;
		#cooling-cells = <2>;
		ged-supply = <&ged>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0 0x13fbb000 0 0x1000>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0 0x13fbd000 0 0x1000>;
	};

	mfgcfg: syscon@13fbf000 {
		compatible = "mediatek,mt8188-mfgcfg", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	vppsys0: syscon@14000000 {
		compatible = "mediatek,mt8188-vppsys0", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	vpp_sram_smi_common: smi@1400e000 {
		compatible = "mediatek,mt8188-smi-common";
		mediatek,common-id = <2>;
		reg = <0 0x1400e000 0 0x1000>;
		clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_MMSRAM>,
			 <&vppsys0 CLK_VPP0_SMI_REORDER_MMSRAM>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	vpp0_mutex: vpp0_mutex@1400f000 {
		compatible = "mediatek,vpp0_mutex";
		reg = <0 0x1400f000 0 0x1000>;
		interrupts = <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH 0>;
		#clock-names = "MDP_MUTEX0";
		clocks = <&vppsys0 CLK_VPP0_MUTEX>;
		clock-names = "MDP_MUTEX0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_rdma0: mdp_rdma0@14001000 {
		compatible = "mediatek,mdp";
		reg = <0 0x14001000 0 0x1000>;
		interrupts = <GIC_SPI 578 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao CLK_INFRA_AO_GCE>,
				<&infracfg_ao CLK_INFRA_AO_GCE_26M>,
				<&vppsys0 CLK_VPP0_WARP0_ASYNC_TX>,
				<&vppsys0 CLK_VPP02VPP1_RELAY>,
				<&vppsys0 CLK_VPP0_VPP12VPP0_ASYNC>,
				<&vppsys0 CLK_VPP0_MMSYSRAM_TOP>,
				<&vppsys0 CLK_VPP0_MDP_RDMA>,
				<&vppsys0 CLK_VPP0_WARP0_RELAY>,
				<&vppsys0 CLK_VPP0_WARP0_ASYNC>,
				<&vppsys1 CLK_VPP1_VPP0_DL_ASYNC>,
				<&vppsys1 CLK_VPP1_VPP0_DL1_RELAY>,
				<&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP0>,
				<&topckgen CLK_TOP_CFGREG_F26M_VPP0>,
				<&topckgen CLK_TOP_CFGREG_CLOCK_EN_VPP1>,
				<&topckgen CLK_TOP_CFGREG_F26M_VPP1>;
	       clock-names = "GCE",
				"GCE_TIMER",
				"WARP0_ASYNC_TX",
				"VPP02VPP1_RELAY",
				"VPP12VPP0_ASYNC",
				"MMSYSRAM_TOP",
				"MDP_RDMA0",
				"WARP0_RELAY",
				"WARP0_MDP_DL_ASYNC",
				"VPP0_DL_ASYNC",
				"VPP0_DL1_RELAY",
				"TOP_CFG_VPP0",
				"TOP_CFG_26M_VPP0",
				"TOP_CFG_VPP1",
				"TOP_CFG_26M_VPP1";

		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_MDP_RDMA)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_SVPP2_MDP_RDMA)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L6_SVPP3_MDP_RDMA)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_MDP_WROT)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_SVPP2_MDP_WROT)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L6_SVPP3_MDP_WROT)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"mdp_rdma0",
			"mdp_rdma2",
			"mdp_rdma3",
			"mdp_wrot0",
			"mdp_wrot2",
			"mdp_wrot3";

		mdp-opp = <&opp_table_vpp>;
		operating-points-v2 = <&opp_table_vpp>;
		mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		mmsys2_config = <&vppsys1>;
		mm_mutex2 = <&vpp1_mutex>;
		mmsys_config = <&vppsys0>;
		mm_mutex   = <&vpp0_mutex>;
		mboxes =
			<&gce_mbox 13 1000 CMDQ_THR_PRIO_1>,
			<&gce_mbox 14 1000 CMDQ_THR_PRIO_1>,
			<&gce_mbox 16 1000 CMDQ_THR_PRIO_1>,
			<&gce_mbox 21 1000 CMDQ_THR_PRIO_1>;
		/* To be removed after DRM enabled --> */
		/* To Do: refine after mdp3 */
		mdp_rdma0  = <&mdp_rdma0>;
		mdp_rdma1  = <&svpp1_mdp_rdma>;
		mdp_rdma2  = <&svpp2_mdp_rdma>;
		mdp_rdma3  = <&svpp3_mdp_rdma>;
		mdp_stitch = <&mdp_stich0>;
		mdp_rsz0   = <&mdp_rsz0>;
		mdp_rsz1   = <&svpp1_mdp_rsz>;
		mdp_rsz2   = <&svpp2_mdp_rsz>;
		mdp_rsz3   = <&svpp3_mdp_rsz>;
		mdp_wrot0  = <&mdp_wrot0>;
		mdp_wrot1  = <&svpp1_mdp_wrot>;
		mdp_wrot2  = <&svpp2_mdp_wrot>;
		mdp_wrot3  = <&svpp3_mdp_wrot>;
		mdp_tdshp0 = <&mdp_tdshp0>;
		mdp_tdshp1 = <&svpp1_mdp_tdshp>;
		mdp_tdshp2 = <&svpp2_mdp_tdshp>;
		mdp_tdshp3 = <&svpp3_mdp_tdshp>;
		mdp_aal0   = <&mdp_aal0>;
		mdp_aal1   = <&svpp1_mdp_aal>;
		mdp_aal2   = <&svpp2_mdp_aal>;
		mdp_aal3   = <&svpp3_mdp_aal>;
		mdp_color0 = <&mdp_color0>;
		mdp_color1 = <&svpp1_mdp_color>;
		mdp_color2 = <&svpp2_mdp_color>;
		mdp_color3 = <&svpp3_mdp_color>;
		mdp_hdr0   = <&mdp_hdr0>;
		mdp_hdr1   = <&svpp1_mdp_hdr>;
		mdp_hdr2   = <&svpp2_mdp_hdr>;
		mdp_hdr3   = <&svpp3_mdp_hdr>;
		mdp_fg0    = <&mdp_fg0>;
		mdp_fg1    = <&svpp1_mdp_fg>;
		mdp_fg2    = <&svpp2_mdp_fg>;
		mdp_fg3    = <&svpp3_mdp_fg>;
		mdp_tcc0   = <&mdp_tcc0>;
		mdp_tcc1   = <&svpp1_mdp_tcc>;
		mdp_ovl0   = <&mdp_ovl0>;
		mdp_ovl1   = <&svpp1_mdp_ovl>;
		mdp_pad0   = <&mdp_pad0>;
		mdp_pad1   = <&svpp1_mdp_pad>;
		mdp_pad2   = <&svpp2_mdp_pad>;
		mdp_pad3   = <&svpp3_mdp_pad>;
		mdp_split  = <&vpp_split0>;
		mdp_merge2 = <&svpp2_mdp_merge>;
		mdp_merge3 = <&svpp3_mdp_merge>;
		/* To Do: refine after DRM enabled */
		thread_count = <24>;
		mediatek,mailbox-gce = <&gce_mbox>;
		disp_mutex_reg = <0x14120000 0x1000>;
		g3d_config_base = <0x13000000 0 0xffff0000>;
		mmsys_config_base = <0x13000000 1 0xffff0000>;
		disp_dither_base = <0x1c007000 2 0xffff0000>;
		mm_na_base = <0x14020000 3 0xffff0000>;
		imgsys_base = <0x15020000 4 0xffff0000>;
		vdec_gcon_base = <0x18800000 5 0xffff0000>;
		venc_gcon_base = <0x18810000 6 0xffff0000>;
		conn_peri_base = <0x18820000 7 0xffff0000>;
		topckgen_base = <0x18830000 8 0xffff0000>;
		kp_base = <0x18840000 9 0xffff0000>;
		scp_sram_base = <0x10000000 10 0xffff0000>;
		infra_na3_base = <0x10010000 11 0xffff0000>;
		infra_na4_base = <0x10020000 12 0xffff0000>;
		scp_base = <0x10030000 13 0xffff0000>;
		mcucfg_base = <0xc530000 14 0xffff0000>;
		gcpu_base = <0x10050000 15 0xffff0000>;
		usb0_base = <0x10200000 16 0xffff0000>;
		usb_sif_base = <0x10280000 17 0xffff0000>;
		audio_base = <0x17000000 18 0xffff0000>;
		vdec_base = <0x17010000 19 0xffff0000>;
		msdc2_base = <0x17020000 20 0xffff0000>;
		vdec1_base = <0x17030000 21 0xffff0000>;
		msdc3_base = <0x18000000 22 0xffff0000>;
		ap_dma_base = <0x18010000 23 0xffff0000>;
		gce_base = <0x10320000 24 0xffff0000>;
		vdec2_base = <0x18040000 25 0xffff0000>;
		vdec3_base = <0x18050000 26 0xffff0000>;
		camsys_base = <0x18080000 27 0xffff0000>;
		camsys1_base = <0x180a0000 28 0xffff0000>;
		camsys2_base = <0x180b0000 29 0xffff0000>;
	};

	mdp_fg0: mdp_fg0@14002000 {
		compatible = "mediatek,mdp_fg0";
		reg = <0 0x14002000 0 0x1000>;
		interrupts = <GIC_SPI 579 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_FG>;
		clock-names = "MDP_FG0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_stich0: mdp_stich0@14003000 {
		compatible = "mediatek,mdp_stich0";
		reg = <0 0x14003000 0 0x1000>;
		interrupts = <GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_STITCH>;
		clock-names = "MDP_STITCH";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_hdr0: mdp_hdr0@14004000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x14004000 0 0x1000>;
		interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_HDR>;
		clock-names = "MDP_HDR0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_aal0: mdp_aal0@14005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_AAL>;
		clock-names = "MDP_AAL0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_rsz0: mdp_rsz0@14006000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_RSZ>;
		clock-names = "MDP_RSZ0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_tdshp0: mdp_tdshp0@14007000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_TDSHP>;
		clock-names = "MDP_TDSHP0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_color0: mdp_color0@14008000 {
		compatible = "mediatek,mdp_color0";
		reg = <0 0x14008000 0 0x1000>;
		interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_COLOR>;
		clock-names = "MDP_COLOR0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_ovl0: mdp_ovl0@14009000 {
		compatible = "mediatek,mdp_ovl0";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_OVL>;
		clock-names = "MDP_OVL0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_pad0: mdp_pad0@1400a000 {
		compatible = "mediatek,mdp_pad0";
		reg = <0 0x1400a000 0 0x1000>;
		interrupts = <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_PADDING>;
		clock-names = "MDP_PAD0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_tcc0: mdp_tcc0@1400b000 {
		compatible = "mediatek,mdp_tcc0";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_TCC>;
		clock-names = "MDP_TCC0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mdp_wrot0: mdp_wrot0@1400c000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1400c000 0 0x1000>;
		interrupts = <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MDP_WROT>;
		clock-names = "MDP_WROT0";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	mmsram: mmsram@1400d000 {
		compatible = "mediatek,mmsram";
		reg = <0 0x1400d000 0 0x1000>,
		      <0 0x1e000000 0 0xc0000>;
		interrupts = <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_MMSYSRAM_TOP>;
		clock-names = "MMSYSRAM_TOP";
		//power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	vpp_smi_common: smi@14012000 {
		compatible = "mediatek,mt8188-smi-common";
		mediatek,common-id = <1>;
		reg = <0 0x14012000 0 0x1000>;
		clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
			 <&vppsys0 CLK_VPP0_SMI_SUB_COMMON_REORDER>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	larb4: larb@14013000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x14013000 0 0x1000>;
		mediatek,larb-id = <SMI_L4_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>,
			 <&vppsys0 CLK_VPP0_SMI_COMMON_LARB4>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	vpp_iommu: mm_iommu@14018000 {
		compatible = "mediatek,mt8188-iommu-vpp";
		reg = <0 0x14018000 0 0x5000>;
		mediatek,larbs = <&larb1 &larb3 &larb4 &larb6 &larb7
				  &larb11b &larb12 &larb14 &larb15 &larb16a
				  &larb17a &larb23 &larb27>;
		interrupts = <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys0 CLK_VPP0_SMI_IOMMU>;
		clock-names = "bclk";
		#iommu-cells = <1>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	vpp_sec_iommu: vpp_sec_iommu@1401c000 {
		compatible = "mediatek,secure_m4u";
		main-bank = <&vpp_iommu>;
		iommus = <&vpp_iommu M4U_PORT_L1_DISP_FAKE_ENG1>;
	};

	wpesys: syscon@14e00000 {
		compatible = "mediatek,mt8188-wpesys", "syscon";
		reg = <0 0x14e00000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpesys_vpp0: syscon@14e02000 {
		compatible = "mediatek,mt8188-wpesys_vpp0", "syscon";
		reg = <0 0x14e02000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe_a: wpe@14e02000 {
		compatible = "mediatek,mt8188-wpe", "mediatek,wpe";
		reg = <0 0x14e02000 0 0x1000>;
		mediatek,larb-id = <7>;
		mediatek,larb = <&larb7>;
		iommus = <&vpp_iommu M4U_PORT_L7_WPE_RDMA_0>,
			 <&vpp_iommu M4U_PORT_L7_WPE_RDMA_1>,
			 <&vpp_iommu M4U_PORT_L7_WPE_WDMA_0>;
		clocks = <&wpesys CLK_WPE_TOP_WPE_VPP0>,
			 <&wpesys CLK_WPE_TOP_WPESYS_EVENT_TX>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_VECI>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_VEC2I>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_VEC3I>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_WPEO>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_MSKO>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_VGEN>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_EXT>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_VFC>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH0_TOP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH0_DMA>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH1_TOP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH1_DMA>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH2_TOP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH2_DMA>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH3_TOP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_CACH3_DMA>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_PSP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_PSP2>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_SYNC>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_C24>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_MDP_CROP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_ISP_CROP>,
			 <&wpesys_vpp0 CLK_WPE_VPP0_TOP>;
		power-domains = <&spm MT8188_POWER_DOMAIN_WPE>;
		operating-points-v2 = <&opp_table_warp>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
#if 0
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_WPE_RDMA_0) &mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_WPE_RDMA_1) &mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_WPE_WDMA_0) &mmqos SLAVE_COMMON(1)>;
		interconnect-names = "vppwpe_rdma0", "vppwpe_rdma1", "vppwpe_wdma";
#endif
	};

	larb7: larb@14e04000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x14e04000 0 0x1000>;
		mediatek,larb-id = <SMI_L7_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&wpesys CLK_WPE_TOP_SMI_LARB7>,
			 <&wpesys CLK_WPE_TOP_SMI_LARB7>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_WPE>;
	};

	vppsys1: syscon@14f00000 {
		compatible = "mediatek,mt8188-vppsys1", "syscon";
		reg = <0 0x14f00000 0 0x1000>;
		#clock-cells = <1>;
	};

	vpp1_mutex: vpp1_mutex@14f01000 {
		compatible = "mediatek,vpp1_mutex";
		reg = <0 0x14f01000 0 0x1000>;
		interrupts = <GIC_SPI 635 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_DISP_MUTEX>;
		clock-names = "DISP_MUTEX";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	larb5: larb@14f02000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x14f02000 0 0x1000>;
		mediatek,larb-id = <SMI_L5_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&vppsys1 CLK_VPP1_GALS5>, <&vppsys1 CLK_VPP1_LARB5>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	larb6: larb@14f03000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x14f03000 0 0x1000>;
		mediatek,larb-id = <SMI_L6_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&vppsys1 CLK_VPP1_GALS6>, <&vppsys1 CLK_VPP1_LARB6>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	vpp_split0: vpp_split0@14f06000 {
		compatible = "mediatek,vpp_split0";
		reg = <0 0x14f06000 0 0x1000>;
		interrupts = <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_VPP_SPLIT>;
		clock-names = "MDP_SPLIT";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_tcc: svpp1_mdp_tcc@14f07000 {
		compatible = "mediatek,svpp1_mdp_tcc";
		reg = <0 0x14f07000 0 0x1000>;
		interrupts = <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_TCC>;
		clock-names = "MDP_TCC1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_rdma: svpp1_mdp_rdma@14f08000 {
		compatible = "mediatek,svpp1_mdp_rdma";
		reg = <0 0x14f08000 0 0x1000>;
		interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_RDMA>;
		clock-names = "MDP_RDMA1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_rdma: svpp2_mdp_rdma@14f09000 {
		compatible = "mediatek,svpp2_mdp_rdma";
		reg = <0 0x14f09000 0 0x1000>;
		interrupts = <GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_RDMA>;
		clock-names = "MDP_RDMA2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_rdma: svpp3_mdp_rdma@14f0a000 {
		compatible = "mediatek,svpp3_mdp_rdma";
		reg = <0 0x14f0a000 0 0x1000>;
		interrupts = <GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_RDMA>;
		clock-names = "MDP_RDMA3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_fg: svpp1_mdp_fg@14f0b000 {
		compatible = "mediatek,svpp1_mdp_fg";
		reg = <0 0x14f0b000 0 0x1000>;
		interrupts = <GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_FG>;
		clock-names = "MDP_FG1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_fg: svpp2_mdp_fg@14f0c000 {
		compatible = "mediatek,svpp2_mdp_fg";
		reg = <0 0x14f0c000 0 0x1000>;
		interrupts = <GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_FG>;
		clock-names = "MDP_FG2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_fg: svpp3_mdp_fg@14f0c000 {
		compatible = "mediatek,svpp3_mdp_fg";
		reg = <0 0x14f0d000 0 0x1000>;
		interrupts = <GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_FG>;
		clock-names = "MDP_FG3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_hdr: svpp1_mdp_hdr@14f0e000 {
		compatible = "mediatek,svpp1_mdp_hdr";
		reg = <0 0x14f0e000 0 0x1000>;
		interrupts = <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_HDR>;
		clock-names = "MDP_HDR1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_hdr: svpp2_mdp_hdr@14f0f000 {
		compatible = "mediatek,svpp2_mdp_hdr";
		reg = <0 0x14f0f000 0 0x1000>;
		interrupts = <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_HDR>;
		clock-names = "MDP_HDR2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_hdr: svpp3_mdp_hdr@14f10000 {
		compatible = "mediatek,svpp3_mdp_hdr";
		reg = <0 0x14f10000 0 0x1000>;
		interrupts = <GIC_SPI 616 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_HDR>;
		clock-names = "MDP_HDR3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_aal: svpp1_mdp_aal@14f11000 {
		compatible = "mediatek,svpp1_mdp_aal";
		reg = <0 0x14f11000 0 0x1000>;
		interrupts = <GIC_SPI 617 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_AAL>;
		clock-names = "MDP_AAL1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_aal: svpp2_mdp_aal@14f12000 {
		compatible = "mediatek,svpp2_mdp_aal";
		reg = <0 0x14f12000 0 0x1000>;
		interrupts = <GIC_SPI 618 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_AAL>;
		clock-names = "MDP_AAL2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_aal: svpp3_mdp_aal@14f13000 {
		compatible = "mediatek,svpp3_mdp_aal";
		reg = <0 0x14f13000 0 0x1000>;
		interrupts = <GIC_SPI 619 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_AAL>;
		clock-names = "MDP_AAL3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_rsz: svpp1_mdp_rsz@14f14000 {
		compatible = "mediatek,svpp1_mdp_rsz";
		reg = <0 0x14f14000 0 0x1000>;
		interrupts = <GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_RSZ>;
		clock-names = "MDP_RSZ1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_rsz: svpp2_mdp_rsz@14f15000 {
		compatible = "mediatek,svpp2_mdp_rsz";
		reg = <0 0x14f15000 0 0x1000>;
		interrupts = <GIC_SPI 621 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_RSZ>;
		clock-names = "MDP_RSZ2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_rsz: svpp3_mdp_rsz@14f16000 {
		compatible = "mediatek,svpp3_mdp_rsz";
		reg = <0 0x14f16000 0 0x1000>;
		interrupts = <GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_RSZ>;
		clock-names = "MDP_RSZ3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_tdshp: svpp1_mdp_tdshp@14f17000 {
		compatible = "mediatek,svpp1_mdp_tdshp";
		reg = <0 0x14f17000 0 0x1000>;
		interrupts = <GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_TDSHP>;
		clock-names = "MDP_TDSHP1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_tdshp: svpp2_mdp_tdshp@14f18000 {
		compatible = "mediatek,svpp2_mdp_tdshp";
		reg = <0 0x14f18000 0 0x1000>;
		interrupts = <GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_TDSHP>;
		clock-names = "MDP_TDSHP2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_tdshp: svpp3_mdp_tdshp@14f19000 {
		compatible = "mediatek,svpp3_mdp_tdshp";
		reg = <0 0x14f19000 0 0x1000>;
		interrupts = <GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_TDSHP>;
		clock-names = "MDP_TDSHP3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_merge: svpp2_mdp_merge@14f1a000 {
		compatible = "mediatek,svpp2_mdp_merge";
		reg = <0 0x14f1a000 0 0x1000>;
		interrupts = <GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_VPP_MERGE>;
		clock-names = "MDP_MERGE2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_merge: svpp3_mdp_merge@14f1b000 {
		compatible = "mediatek,svpp3_mdp_merge";
		reg = <0 0x14f1b000 0 0x1000>;
		interrupts = <GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_VPP_MERGE>;
		clock-names = "MDP_MERGE3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_color: svpp1_mdp_color@14f1c000 {
		compatible = "mediatek,svpp1_mdp_color";
		reg = <0 0x14f1c000 0 0x1000>;
		interrupts = <GIC_SPI 628 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_COLOR>;
		clock-names = "MDP_COLOR1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_color: svpp2_mdp_color@14f1d000 {
		compatible = "mediatek,svpp2_mdp_color";
		reg = <0 0x14f1d000 0 0x1000>;
		interrupts = <GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_COLOR>;
		clock-names = "MDP_COLOR2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_color: svpp3_mdp_color@14f1e000 {
		compatible = "mediatek,svpp3_mdp_color";
		reg = <0 0x14f1e000 0 0x1000>;
		interrupts = <GIC_SPI 630 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_COLOR>;
		clock-names = "MDP_COLOR3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_ovl: svpp1_mdp_ovl@14f1f000 {
		compatible = "mediatek,svpp1_mdp_ovl";
		reg = <0 0x14f1f000 0 0x1000>;
		interrupts = <GIC_SPI 631 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_OVL>;
		clock-names = "MDP_OVL1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_pad: svpp1_mdp_pad@14f20000 {
		compatible = "mediatek,svpp1_mdp_pad";
		reg = <0 0x14f20000 0 0x1000>;
		interrupts = <GIC_SPI 632 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP1_VPP_PAD>;
		clock-names = "MDP_PAD1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_pad: svpp2_mdp_pad@14f21000 {
		compatible = "mediatek,svpp2_mdp_pad";
		reg = <0 0x14f21000 0 0x1000>;
		interrupts = <GIC_SPI 633 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP2_VPP_PAD>;
		clock-names = "MDP_PAD2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_pad: svpp3_mdp_pad@14f22000 {
		compatible = "mediatek,svpp3_mdp_pad";
		reg = <0 0x14f22000 0 0x1000>;
		interrupts = <GIC_SPI 634 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vppsys1 CLK_VPP1_SVPP3_VPP_PAD>;
		clock-names = "MDP_PAD3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp1_mdp_wrot: svpp1_mdp_wrot@14f23000 {
		compatible = "mediatek,svpp1_mdp_wrot";
		reg = <0 0x14f23000 0 0x1000>;
		interrupts = <GIC_SPI 635 IRQ_TYPE_LEVEL_HIGH 0>;
		/* iommus = <&iommu0 M4U_PORT_L5_SVPP1_MDP_WROT>; */
		clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_WROT>;
		clock-names = "MDP_WROT1";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp2_mdp_wrot: svpp2_mdp_wrot@14f24000 {
		compatible = "mediatek,svpp2_mdp_wrot";
		reg = <0 0x14f24000 0 0x1000>;
		interrupts = <GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>;
		/* iommus = <&iommu0 M4U_PORT_L5_SVPP2_MDP_WROT>; */
		clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_WROT>;
		clock-names = "MDP_WROT2";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	svpp3_mdp_wrot: svpp3_mdp_wrot@14f25000 {
		compatible = "mediatek,svpp3_mdp_wrot";
		reg = <0 0x14f25000 0 0x1000>;
		interrupts = <GIC_SPI 637 IRQ_TYPE_LEVEL_HIGH 0>;
		/* iommus = <&iommu1 M4U_PORT_L6_SVPP3_MDP_WROT>; */
		clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_WROT>;
		clock-names = "MDP_WROT3";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	imgsys: syscon@15000000 {
		compatible = "mediatek,mt8188-imgsys", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		#clock-cells = <1>;
	};

	hcp: hcp@0 {
		compatible = "mediatek,hcp";
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_0>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_1>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_4P_0>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_RDMA_4P_1>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_CQ0>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_CQ1>,
			 <&vpp_iommu M4U_PORT_L11B_PIMGI_P1>,
			 <&vpp_iommu M4U_PORT_L11B_PIMGBI_P1>,
			 <&vpp_iommu M4U_PORT_L11B_PIMGCI_P1>,
			 <&vpp_iommu M4U_PORT_L11B_IMGI_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_IMGBI_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_IMGCI_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTI_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTI_T4_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTI_T6_C>,
			 <&vpp_iommu M4U_PORT_L11B_YUVO_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_YUVBO_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_YUVCO_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_WDMA_0>,
			 <&vpp_iommu M4U_PORT_L11B_WPE_WDMA_4P_0>,
			 <&vpp_iommu M4U_PORT_L11B_WROT_P1>,
			 <&vpp_iommu M4U_PORT_L11B_TCCSO_P1>,
			 <&vpp_iommu M4U_PORT_L11B_TCCSI_P1>,
			 <&vpp_iommu M4U_PORT_L11B_TIMGO_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_YUVO_T2_C>,
			 <&vpp_iommu M4U_PORT_L11B_YUVO_T5_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTO_T1_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTO_T4_C>,
			 <&vpp_iommu M4U_PORT_L11B_SMTO_T6_C>,
			 <&vpp_iommu M4U_PORT_L11B_DBGO_T1_C>,
			 <&vpp_iommu M4U_PORT_L15_VIPI_D1>,
			 <&vpp_iommu M4U_PORT_L15_VIPBI_D1>,
			 <&vpp_iommu M4U_PORT_L15_SMTI_D6>,
			 <&vpp_iommu M4U_PORT_L15_TNCSTI_D1>,
			 <&vpp_iommu M4U_PORT_L15_TNCSTI_D4>,
			 <&vpp_iommu M4U_PORT_L15_SMTI_D4>,
			 <&vpp_iommu M4U_PORT_L15_IMG3O_D1>,
			 <&vpp_iommu M4U_PORT_L15_IMG3BO_D1>,
			 <&vpp_iommu M4U_PORT_L15_IMG3CO_D1>,
			 <&vpp_iommu M4U_PORT_L15_IMG2O_D1>,
			 <&vpp_iommu M4U_PORT_L15_SMTI_D9>,
			 <&vpp_iommu M4U_PORT_L15_SMTO_D4>,
			 <&vpp_iommu M4U_PORT_L15_FEO_D1>,
			 <&vpp_iommu M4U_PORT_L15_TNCSO_D1>,
			 <&vpp_iommu M4U_PORT_L15_TNCSTO_D1>,
			 <&vpp_iommu M4U_PORT_L15_SMTO_D6>,
			 <&vpp_iommu M4U_PORT_L15_SMTO_D9>,
			 <&vpp_iommu M4U_PORT_L15_TNCO_D1>,
			 <&vpp_iommu M4U_PORT_L15_TNCO_D1_N>;
	};

	imgsys_fw: imgsys_fw@15000000 {
		compatible = "mediatek,imgsys";
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
		      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
		      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
		      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
		      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
		      <0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
		      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
		      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
		      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
		      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
		      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
		      <0 0x15220000 0 0x00100>,	/* 10 IMGSYS_WPE1_DIP1 */
		      <0 0x15320000 0 0x10000>,	/* 11 IMGSYS_ME */
		      <0 0x00000000 0 0x01000>,	/* 12 IMGSYS_ADL_A */
		      <0 0x00000000 0 0x01000>,	/* 13 IMGSYS_ADL_B */
		      <0 0x15520000 0 0x00100>,	/* 14 IMGSYS_WPE2_DIP1 */
		      <0 0x15620000 0 0x00100>,	/* 15 IMGSYS_WPE3_DIP1 */
		      <0 0x15110000 0 0x00100>,	/* 16 IMGSYS_DIP_TOP */
		      <0 0x15130000 0 0x00100>;	/* 17 IMGSYS_DIP_TOP_NR */
		mediatek,hcp = <&hcp>;
		mediatek,larbs = <&larb9>,
				 <&larb10>,
				 <&larb11a>,
				 <&larb11b>,
				 <&larb11c>,
				 <&larb15>;
		iommus = <&vdo_iommu M4U_PORT_L9_IMGI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_UFDI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_IMGBI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_IMGCI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_SMTI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_SMTI_T4_A>,
			 <&vdo_iommu M4U_PORT_L9_TNCSTI_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_TNCSTI_T4_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVBO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVCO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_TIMGO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVO_T2_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVO_T5_A>,
			 <&vdo_iommu M4U_PORT_L9_IMGI_T1_B>,
			 <&vdo_iommu M4U_PORT_L9_IMGBI_T1_B>,
			 <&vdo_iommu M4U_PORT_L9_IMGCI_T1_B>,
			 <&vdo_iommu M4U_PORT_L9_SMTI_T4_B>,
			 <&vdo_iommu M4U_PORT_L9_TNCSO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_SMTO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_SMTO_T4_A>,
			 <&vdo_iommu M4U_PORT_L9_TNCSTO_T1_A>,
			 <&vdo_iommu M4U_PORT_L9_YUVO_T2_B>,
			 <&vdo_iommu M4U_PORT_L9_YUVO_T5_B>,
			 <&vdo_iommu M4U_PORT_L9_SMTO_T4_B>,
			 <&vdo_iommu M4U_PORT_L10_IMGI_D1>,
			 <&vdo_iommu M4U_PORT_L10_IMGBI_D1>,
			 <&vdo_iommu M4U_PORT_L10_IMGCI_D1>,
			 <&vdo_iommu M4U_PORT_L10_IMGDI_D1>,
			 <&vdo_iommu M4U_PORT_L10_DEPI_D1>,
			 <&vdo_iommu M4U_PORT_L10_DMGI_D1>,
			 <&vdo_iommu M4U_PORT_L10_SMTI_D1>,
			 <&vdo_iommu M4U_PORT_L10_RECI_D1>,
			 <&vdo_iommu M4U_PORT_L10_RECI_D1_N>,
			 <&vdo_iommu M4U_PORT_L10_TNRWI_D1>,
			 <&vdo_iommu M4U_PORT_L10_TNRCI_D1>,
			 <&vdo_iommu M4U_PORT_L10_TNRCI_D1_N>,
			 <&vdo_iommu M4U_PORT_L10_IMG4O_D1>,
			 <&vdo_iommu M4U_PORT_L10_IMG4BO_D1>,
			 <&vdo_iommu M4U_PORT_L10_SMTI_D8>,
			 <&vdo_iommu M4U_PORT_L10_SMTO_D1>,
			 <&vdo_iommu M4U_PORT_L10_TNRMO_D1>,
			 <&vdo_iommu M4U_PORT_L10_TNRMO_D1_N>,
			 <&vdo_iommu M4U_PORT_L10_SMTO_D8>,
			 <&vdo_iommu M4U_PORT_L10_DBGO_D1>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_0>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_1>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_4P_0>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_RDMA_4P_1>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_CQ0>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_CQ1>,
			 <&vdo_iommu M4U_PORT_L11A_PIMGI_P1>,
			 <&vdo_iommu M4U_PORT_L11A_PIMGBI_P1>,
			 <&vdo_iommu M4U_PORT_L11A_PIMGCI_P1>,
			 <&vdo_iommu M4U_PORT_L11A_IMGI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_IMGBI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_IMGCI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTI_T4_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTI_T6_C>,
			 <&vdo_iommu M4U_PORT_L11A_YUVO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_YUVBO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_YUVCO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_WDMA_0>,
			 <&vdo_iommu M4U_PORT_L11A_WPE_WDMA_4P_0>,
			 <&vdo_iommu M4U_PORT_L11A_WROT_P1>,
			 <&vdo_iommu M4U_PORT_L11A_TCCSO_P1>,
			 <&vdo_iommu M4U_PORT_L11A_TCCSI_P1>,
			 <&vdo_iommu M4U_PORT_L11A_TIMGO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_YUVO_T2_C>,
			 <&vdo_iommu M4U_PORT_L11A_YUVO_T5_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTO_T4_C>,
			 <&vdo_iommu M4U_PORT_L11A_SMTO_T6_C>,
			 <&vdo_iommu M4U_PORT_L11A_DBGO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_0>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_1>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_4P_0>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_RDMA_4P_1>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_CQ0>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_CQ1>,
			 <&vdo_iommu M4U_PORT_L11C_PIMGI_P1>,
			 <&vdo_iommu M4U_PORT_L11C_PIMGBI_P1>,
			 <&vdo_iommu M4U_PORT_L11C_PIMGCI_P1>,
			 <&vdo_iommu M4U_PORT_L11C_IMGI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_IMGBI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_IMGCI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTI_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTI_T4_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTI_T6_C>,
			 <&vdo_iommu M4U_PORT_L11C_YUVO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_YUVBO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_YUVCO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_WDMA_0>,
			 <&vdo_iommu M4U_PORT_L11C_WPE_WDMA_4P_0>,
			 <&vdo_iommu M4U_PORT_L11C_WROT_P1>,
			 <&vdo_iommu M4U_PORT_L11C_TCCSO_P1>,
			 <&vdo_iommu M4U_PORT_L11C_TCCSI_P1>,
			 <&vdo_iommu M4U_PORT_L11C_TIMGO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_YUVO_T2_C>,
			 <&vdo_iommu M4U_PORT_L11C_YUVO_T5_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTO_T1_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTO_T4_C>,
			 <&vdo_iommu M4U_PORT_L11C_SMTO_T6_C>,
			 <&vdo_iommu M4U_PORT_L11C_DBGO_T1_C>;
		mboxes = <&gce_mbox 0 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 1 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 2 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 3 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 4 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 5 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 6 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 7 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 8 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 9 0 CMDQ_THR_PRIO_1>;
		traw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_0>;
		traw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_1>;
		traw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_2>;
		traw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_3>;
		traw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_4>;
		traw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_5>;
		traw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_6>;
		traw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_7>;
		traw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_8>;
		traw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_9>;
		ltraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_0>;
		ltraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_1>;
		ltraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_2>;
		ltraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_3>;
		ltraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_4>;
		ltraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_5>;
		ltraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_6>;
		ltraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_7>;
		ltraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_8>;
		ltraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_9>;
		xtraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_0>;
		xtraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_1>;
		xtraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_2>;
		xtraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_3>;
		xtraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_4>;
		xtraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_5>;
		xtraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_6>;
		xtraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_7>;
		xtraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_8>;
		xtraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_9>;
		dip_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_0>;
		dip_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_1>;
		dip_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_2>;
		dip_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_3>;
		dip_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_4>;
		dip_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_5>;
		dip_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_6>;
		dip_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_7>;
		dip_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_8>;
		dip_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_9>;
		pqa_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_0>;
		pqa_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_1>;
		pqa_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_2>;
		pqa_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_3>;
		pqa_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_4>;
		pqa_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_5>;
		pqa_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_6>;
		pqa_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_7>;
		pqa_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_8>;
		pqa_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_9>;
		pqb_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_0>;
		pqb_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_1>;
		pqb_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_2>;
		pqb_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_3>;
		pqb_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_4>;
		pqb_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_5>;
		pqb_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_6>;
		pqb_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_7>;
		pqb_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_8>;
		pqb_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_9>;
		wpe_eis_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_0>;
		wpe_eis_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_1>;
		wpe_eis_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_2>;
		wpe_eis_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_3>;
		wpe_eis_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_4>;
		wpe_eis_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_5>;
		wpe_eis_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_6>;
		wpe_eis_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_7>;
		wpe_eis_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_8>;
		wpe_eis_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_9>;
		wpe_tnr_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_0>;
		wpe_tnr_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_1>;
		wpe_tnr_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_2>;
		wpe_tnr_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_3>;
		wpe_tnr_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_4>;
		wpe_tnr_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_5>;
		wpe_tnr_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_6>;
		wpe_tnr_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_7>;
		wpe_tnr_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_8>;
		wpe_tnr_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_TNR_CQ_THR_DONE_9>;
		wpe_lite_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_0>;
		wpe_lite_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_1>;
		wpe_lite_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_2>;
		wpe_lite_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_3>;
		wpe_lite_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_4>;
		wpe_lite_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_5>;
		wpe_lite_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_6>;
		wpe_lite_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_7>;
		wpe_lite_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_8>;
		wpe_lite_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_9>;
		me_done =
			/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
		adl_tile_done =
			/bits/ 16 <CMDQ_EVENT_IMG_ADL_RESERVED>;
		wpe_eis_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
		wpe_tnr_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
		wpe_lite_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
		traw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
		ltraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
		xtraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
		dip_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
		pqdip_a_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
		pqdip_b_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
		me_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
		vss_traw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
		vss_ltraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
		vss_xtraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_XTRAW>;
		vss_dip_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
		sw_sync_token_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
		sw_sync_token_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
		sw_sync_token_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
		sw_sync_token_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
		sw_sync_token_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
		sw_sync_token_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
		sw_sync_token_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
		sw_sync_token_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
		sw_sync_token_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
		sw_sync_token_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
		sw_sync_token_pool_11 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
		sw_sync_token_pool_12 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
		sw_sync_token_pool_13 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
		sw_sync_token_pool_14 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
		sw_sync_token_pool_15 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
		sw_sync_token_pool_16 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
		sw_sync_token_pool_17 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
		sw_sync_token_pool_18 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
		sw_sync_token_pool_19 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
		sw_sync_token_pool_20 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
		sw_sync_token_pool_21 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
		sw_sync_token_pool_22 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
		sw_sync_token_pool_23 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
		sw_sync_token_pool_24 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
		sw_sync_token_pool_25 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
		sw_sync_token_pool_26 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
		sw_sync_token_pool_27 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
		sw_sync_token_pool_28 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
		sw_sync_token_pool_29 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
		sw_sync_token_pool_30 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
		sw_sync_token_pool_31 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
		sw_sync_token_pool_32 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
		sw_sync_token_pool_33 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
		sw_sync_token_pool_34 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
		sw_sync_token_pool_35 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
		sw_sync_token_pool_36 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
		sw_sync_token_pool_37 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
		sw_sync_token_pool_38 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
		sw_sync_token_pool_39 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
		sw_sync_token_pool_40 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
		sw_sync_token_pool_41 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
		sw_sync_token_pool_42 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
		sw_sync_token_pool_43 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
		sw_sync_token_pool_44 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
		sw_sync_token_pool_45 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
		sw_sync_token_pool_46 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
		sw_sync_token_pool_47 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
		sw_sync_token_pool_48 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
		sw_sync_token_pool_49 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
		sw_sync_token_pool_50 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
		sw_sync_token_pool_51 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
		sw_sync_token_pool_52 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
		sw_sync_token_pool_53 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
		sw_sync_token_pool_54 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
		sw_sync_token_pool_55 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
		sw_sync_token_pool_56 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
		sw_sync_token_pool_57 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
		sw_sync_token_pool_58 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
		sw_sync_token_pool_59 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
		sw_sync_token_pool_60 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
		sw_sync_token_tzmp_isp_wait =
			/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
		sw_sync_token_tzmp_isp_set =
			/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
#if 0
		sw_sync_token_pool_61 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
		sw_sync_token_pool_62 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
		sw_sync_token_pool_63 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
		sw_sync_token_pool_64 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
		sw_sync_token_pool_65 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
		sw_sync_token_pool_66 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
		sw_sync_token_pool_67 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
		sw_sync_token_pool_68 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
		sw_sync_token_pool_69 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
		sw_sync_token_pool_70 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
		sw_sync_token_pool_71 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
		sw_sync_token_pool_72 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
		sw_sync_token_pool_73 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
		sw_sync_token_pool_74 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
		sw_sync_token_pool_75 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
		sw_sync_token_pool_76 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
		sw_sync_token_pool_77 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
		sw_sync_token_pool_78 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
		sw_sync_token_pool_79 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
		sw_sync_token_pool_80 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
		sw_sync_token_pool_81 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
		sw_sync_token_pool_82 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
		sw_sync_token_pool_83 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
		sw_sync_token_pool_84 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
		sw_sync_token_pool_85 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
		sw_sync_token_pool_86 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
		sw_sync_token_pool_87 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
		sw_sync_token_pool_88 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
		sw_sync_token_pool_89 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
		sw_sync_token_pool_90 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
		sw_sync_token_pool_91 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
		sw_sync_token_pool_92 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
		sw_sync_token_pool_93 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
		sw_sync_token_pool_94 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
		sw_sync_token_pool_95 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
		sw_sync_token_pool_96 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
		sw_sync_token_pool_97 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
		sw_sync_token_pool_98 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
		sw_sync_token_pool_99 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
		sw_sync_token_pool_100 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
#endif
		sw_sync_token_camsys_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
		sw_sync_token_camsys_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
		sw_sync_token_camsys_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
		sw_sync_token_camsys_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
		sw_sync_token_camsys_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
		sw_sync_token_camsys_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
		sw_sync_token_camsys_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
		sw_sync_token_camsys_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
		sw_sync_token_camsys_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
		sw_sync_token_camsys_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_TRAW0>,
			 <&imgsys CLK_IMGSYS_MAIN_TRAW1>,
			 <&imgsys CLK_IMGSYS_MAIN_VCORE_GALS>,
			 <&imgsys CLK_IMGSYS_MAIN_DIP0>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE0>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE1>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE2>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE0>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE1>,
			 <&imgsys CLK_IMGSYS_MAIN_WPE2>,
			 <&imgsys CLK_IMGSYS_MAIN_GALS>,
			 <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_DIP_TOP>,
			 <&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_DIP_NR>,
			 <&imgsys_wpe1 CLK_IMGSYS_WPE1>,
			 <&imgsys_wpe2 CLK_IMGSYS_WPE2>,
			 <&imgsys_wpe3 CLK_IMGSYS_WPE3>,
			 <&imgsys CLK_IMGSYS_MAIN_IPE>;

		clock-names = "IMGSYS_CG_IMG_TRAW0",
			      "IMGSYS_CG_IMG_TRAW1",
			      "IMGSYS_CG_IMG_VCORE_GALS",
			      "IMGSYS_CG_IMG_DIP0",
			      "IMGSYS_CG_IMG_WPE0",
			      "IMGSYS_CG_IMG_WPE1",
			      "IMGSYS_CG_IMG_WPE2",
			      "IMGSYS_CG_IMG_ADL_LARB",
			      "IMGSYS_CG_IMG_ADL_TOP0",
			      "IMGSYS_CG_IMG_ADL_TOP1",
			      "IMGSYS_CG_IMG_GALS",
			      "DIP_TOP_DIP_TOP",
			      "DIP_NR_DIP_NR",
			      "WPE1_CG_DIP1_WPE",
			      "WPE2_CG_DIP1_WPE",
			      "WPE3_CG_DIP1_WPE",
			      "ME_CG_IPE";

		operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
		dvfsrc-vmm-supply = <&vmm_proxy_label>;
/*
 *		interconnects =
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_UFDI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTI_T4_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVBO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVCO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TIMGO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGI_T1_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGBI_T1_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMGCI_T1_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTI_T4_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_TNCSTO_T1_A)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T2_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_YUVO_T5_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_SMTO_T4_B)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGBI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGCI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMGDI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DEPI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DMGI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_RECI_D1_N)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRWI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRCI_D1_N)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG4O_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG4BO_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTI_D8)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_TNRMO_D1_N)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_SMTO_D8)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_DBGO_D1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_RDMA_4P_1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_CQ1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGBI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_PIMGCI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGBI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_IMGCI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T4_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTI_T6_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVBO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVCO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WPE_WDMA_4P_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_WROT_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TCCSO_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TCCSI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_TIMGO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T2_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_YUVO_T5_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T4_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_SMTO_T6_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11A_DBGO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_ME_RDMA)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_ME_WDMA)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_VIPI_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_VIPBI_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D6)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTI_D4)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D4)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3O_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3BO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG3CO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2O_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTI_D9)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D4)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_FEO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCSTO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D6)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_SMTO_D9)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_TNCO_D1_N)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_0)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_0)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_RDMA_4P_1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ0)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_CQ1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGI_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGBI_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_PIMGCI_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_IMGI_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_IMGBI_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_IMGCI_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T4_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTI_T6_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_YUVBO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_YUVCO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_0)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WPE_WDMA_4P_0)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_WROT_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_TCCSO_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_TCCSI_P1)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_TIMGO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T2_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_YUVO_T5_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T4_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_SMTO_T6_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11B_DBGO_T1_C)
 *				&mmqos SLAVE_COMMON(1)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_RDMA_4P_1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_CQ1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_PIMGI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_PIMGBI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_PIMGCI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_IMGI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_IMGBI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_IMGCI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T4_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTI_T6_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_YUVBO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_YUVCO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WPE_WDMA_4P_0)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_WROT_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_TCCSO_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_TCCSI_P1)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_TIMGO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T2_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_YUVO_T5_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T4_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_SMTO_T6_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11C_DBGO_T1_C)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos SLAVE_LARB(9)
 *				&mmqos SLAVE_COMMON(0)>,
 *			<&mmqos SLAVE_LARB(12)
 *				&mmqos SLAVE_COMMON(1)>;
 */
		interconnect-names =
				"l9_imgi_t1_a",
				"l9_ufdi_t1_a",
				"l9_imgbi_t1_a",
				"l9_imgci_t1_a",
				"l9_smti_t1_a",
				"l9_smti_t4_a",
				"l9_tncsti_t1_a",
				"l9_tncsti_t4_a",
				"l9_yuvo_t1_a",
				"l9_yuvbo_t1_a",
				"l9_yuvco_t1_a",
				"l9_timgo_t1_a",
				"l9_yuvo_t2_a",
				"l9_yuvo_t5_a",
				"l9_imgi_t1_b",
				"l9_imgbi_t1_b",
				"l9_imgci_t1_b",
				"l9_smti_t4_b",
				"l9_tncso_t1_a",
				"l9_smto_t1_a",
				"l9_smto_t4_a",
				"l9_tncsto_t1_a",
				"l9_yuvo_t2_b",
				"l9_yuvo_t5_b",
				"l9_smto_t4_b",
				"l10_imgi_d1",
				"l10_imgbi_d1",
				"l10_imgci_d1",
				"l10_imgdi_d1",
				"l10_depi_d1",
				"l10_dmgi_d1",
				"l10_smti_d1",
				"l10_reci_d1",
				"l10_reci_d1_n",
				"l10_tnrwi_d1",
				"l10_tnrci_d1",
				"l10_tnrci_d1_n",
				"l10_img4o_d1",
				"l10_img4bo_d1",
				"l10_smti_d8",
				"l10_smto_d1",
				"l10_tnrmo_d1",
				"l10_tnrmo_d1_n",
				"l10_smto_d8",
				"l10_dbgo_d1",
				"l11_wpe_rdma0",
				"l11_wpe_rdma1",
				"l11_wpe_rdma_4p0",
				"l11_wpe_rdma_4p1",
				"l11_wpe_cq0",
				"l11_wpe_cq1",
				"l11_pimgi_p1",
				"l11_pimgbi_p1",
				"l11_pimgci_p1",
				"l11_imgi_t1_c",
				"l11_imgbi_t1_c",
				"l11_imgci_t1_c",
				"l11_smti_t1_c",
				"l11_smti_t4_c",
				"l11_smti_t6_c",
				"l11_yuvo_t1_c",
				"l11_yuvbo_t1_c",
				"l11_yuvco_t1_c",
				"l11_wpe_wdma0",
				"l11_wpe_wdma_4p0",
				"l11_wrot_p1",
				"l11_tccso_p1",
				"l11_tccsi_p1",
				"l11_timgo_t1_c",
				"l11_yuvo_t2_c",
				"l11_yuvo_t5_c",
				"l11_smto_t1_c",
				"l11_smto_t4_c",
				"l11_smto_t6_c",
				"l11_dbgo_t1_c",
				"l12_me_rdma",
				"l12_me_wdma",
				"l15_vipi_d1",
				"l15_vipbi_d1",
				"l15_smti_d6",
				"l15_tncsti_d1",
				"l15_tncsti_d4",
				"l15_smti_d4",
				"l15_img3o_d1",
				"l15_img3bo_d1",
				"l15_img3co_d1",
				"l15_img2o_d1",
				"l15_smti_d9",
				"l15_smto_d4",
				"l15_feo_d1",
				"l15_tncso_d1",
				"l15_tncsto_d1",
				"l15_smto_d6",
				"l15_smto_d9",
				"l15_tnco_d1",
				"l15_tnco_d1_n",
				"l22_wpe_rdma0",
				"l22_wpe_rdma1",
				"l22_wpe_rdma_4p0",
				"l22_wpe_rdma_4p1",
				"l22_wpe_cq0",
				"l22_wpe_cq1",
				"l22_pimgi_p1",
				"l22_pimgbi_p1",
				"l22_pimgci_p1",
				"l22_imgi_t1_c",
				"l22_imgbi_t1_c",
				"l22_imgci_t1_c",
				"l22_smti_t1_c",
				"l22_smti_t4_c",
				"l22_smti_t6_c",
				"l22_yuvo_t1_c",
				"l22_yuvbo_t1_c",
				"l22_yuvco_t1_c",
				"l22_wpe_wdma0",
				"l22_wpe_wdma_4p0",
				"l22_wrot_p1",
				"l22_tccso_p1",
				"l22_tccsi_p1",
				"l22_timgo_t1_c",
				"l22_yuvo_t2_c",
				"l22_yuvo_t5_c",
				"l22_smto_t1_c",
				"l22_smto_t4_c",
				"l22_smto_t6_c",
				"l22_dbgo_t1_c",
				"l23_wpe_rdma0",
				"l23_wpe_rdma1",
				"l23_wpe_rdma_4p0",
				"l23_wpe_rdma_4p1",
				"l23_wpe_cq0",
				"l23_wpe_cq1",
				"l23_pimgi_p1",
				"l23_pimgbi_p1",
				"l23_pimgci_p1",
				"l23_imgi_t1_c",
				"l23_imgbi_t1_c",
				"l23_imgci_t1_c",
				"l23_smti_t1_c",
				"l23_smti_t4_c",
				"l23_smti_t6_c",
				"l23_yuvo_t1_c",
				"l23_yuvbo_t1_c",
				"l23_yuvco_t1_c",
				"l23_wpe_wdma0",
				"l23_wpe_wdma_4p0",
				"l23_wrot_p1",
				"l23_tccso_p1",
				"l23_tccsi_p1",
				"l23_timgo_t1_c",
				"l23_yuvo_t2_c",
				"l23_yuvo_t5_c",
				"l23_smto_t1_c",
				"l23_smto_t4_c",
				"l23_smto_t6_c",
				"l23_dbgo_t1_c",
				"l9_common_0",
				"l12_common_1";
	};

	ipesys_me: ipesys_me@15320000 {
		compatible = "mediatek,ipesys-me";
		reg = <0 0x15320000 0 0x10000>;	/* IPESYS_ME */
		mediatek,larb = <&larb12>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L12_ME_RDMA>,
			 <&vpp_iommu M4U_PORT_L12_ME_WDMA>;
		clocks =
			<&imgsys CLK_IMGSYS_MAIN_IPE>,
			<&ipesys CLK_IPESYS_TOP>,
			<&ipesys CLK_IPE_ME>,
			<&ipesys CLK_IPE_SMI_LARB12>;
		clock-names =
			"ME_CG_IPE",
			"ME_CG_IPE_TOP",
			"ME_CG",
			"ME_CG_LARB12";

	};

	larb9: larb@15001000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15001000 0 0x1000>;
		mediatek,larb-id = <SMI_L9_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_LARB9>,
			 <&imgsys CLK_IMGSYS_MAIN_LARB9>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_IMG_MAIN>;
	};

	smi_img0: syscon@15002000 {
		compatible = "mediatek,mt8188-smi-img0", "syscon";
		reg = <0 0x15002000 0 0x1000>;
	};

	smi_img1: syscon@15003000 {
		compatible = "mediatek,mt8188-smi-img1", "syscon";
		reg = <0 0x15003000 0 0x1000>;
	};

	imgsys1_dip_top: syscon@15110000 {
		compatible = "mediatek,mt8188-imgsys1_dip_top", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb10: larb@15120000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15120000 0 0x1000>;
		mediatek,larb-id = <SMI_L10_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_DIP0>,
			 <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
	};

	imgsys1_dip_nr: syscon@15130000 {
		compatible = "mediatek,mt8188-imgsys1_dip_nr", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb15: larb@15140000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15140000 0 0x1000>;
		mediatek,larb-id = <SMI_L15_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&imgsys1_dip_top CLK_IMGSYS1_DIP_TOP_LARB10>,
			 <&imgsys1_dip_nr CLK_IMGSYS1_DIP_NR_LARB15>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
	};

	imgsys_wpe1: syscon@15220000 {
		compatible = "mediatek,mt8188-imgsys_wpe1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb11a: larb@15230000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15230000 0 0x1000>;
		mediatek,larb-id = <SMI_L11A_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_WPE0>,
			 <&imgsys_wpe1 CLK_IMGSYS_WPE1_LARB11>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
	};

	aie: aie@15310000 {
		compatible = "mediatek,mt8188-aie", "mediatek,aie-hw3.1";
		reg = <0 0x15310000 0 0x1000>;
		interrupts = <GIC_SPI 787 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,larb = <&larb12>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L12_FDVT_RDA_0>,
			 <&vpp_iommu M4U_PORT_L12_FDVT_RDB_0>,
			 <&vpp_iommu M4U_PORT_L12_FDVT_WRA_0>,
			 <&vpp_iommu M4U_PORT_L12_FDVT_WRB_0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_IPE>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_IPE>,
			 <&ipesys CLK_IPE_FDVT>,
			 <&ipesys CLK_IPE_SMI_LARB12>,
			 <&ipesys CLK_IPESYS_TOP>;
		clock-names = "IMG_IPE",
			      "IPE_FDVT",
			      "IPE_SMI_LARB12",
			      "IPE_TOP";
		operating-points-v2 = <&opp_table_ipe>;
		dvfsrc-vcore-supply = <&vmm_proxy_label>;
	};

	ipesys: syscon@15330000 {
		compatible = "mediatek,mt8188-ipesys", "syscon";
		reg = <0 0x15330000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb12: larb@15340000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15340000 0 0x1000>;
		mediatek,larb-id = <SMI_L12_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_IPE>,
			 <&ipesys CLK_IPE_SMI_LARB12>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_IPE>;
	};

	imgsys_wpe2: syscon@15520000 {
		compatible = "mediatek,mt8188-imgsys_wpe2", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb11b: larb@15530000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15530000 0 0x1000>;
		mediatek,larb-id = <SMI_L11B_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_WPE1>,
			 <&imgsys_wpe2 CLK_IMGSYS_WPE2_LARB11>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
	};

	imgsys_wpe3: syscon@15620000 {
		compatible = "mediatek,mt8188-imgsys_wpe3", "syscon";
		reg = <0 0x15620000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb11c: larb@15630000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x15630000 0 0x1000>;
		mediatek,larb-id = <SMI_L11C_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&imgsys CLK_IMGSYS_MAIN_WPE2>,
			 <&imgsys_wpe3 CLK_IMGSYS_WPE3_LARB11>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_DIP>;
	};

	camisp: camisp@16000000 {
		compatible = "mediatek,camisp";
		reg = <0 0x16000000 0 0x1000>;
		reg-names = "base";
		mediatek,ccd = <&remoteproc_ccd>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		operating-points-v2 = <&opp_table_cam>;
		dvfs-vmm-supply = <&vmm_proxy_label>;
	};

	camsys: syscon@16000000 {
		compatible = "mediatek,mt8188-camsys", "syscon";
		reg = <0 0x16000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb13: larb@16001000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x16001000 0 0x1000>;
		mediatek,larb-id = <SMI_L13_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_LARB13>,
			 <&camsys CLK_CAM_MAIN_LARB13>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
	};

	larb14: larb@16002000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x16002000 0 0x1000>;
		mediatek,larb-id = <SMI_L14_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_LARB14>,
			 <&camsys CLK_CAM_MAIN_LARB14>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
	};

	camisp_l13 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_E1>,
			 <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_E2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_A_IMGO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_C_IMGO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_A_IMGO_2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_C_IMGO_2>,
			 <&vdo_iommu M4U_PORT_L13_PDAI_A_0>,
			 <&vdo_iommu M4U_PORT_L13_PDAI_A_1>,
			 <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_B_E1>,
			 <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_B_E2>,
			 <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_C_E1>,
			 <&vdo_iommu M4U_PORT_L13_CAMSV_CQI_C_E2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_E_IMGO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_E_IMGO_2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_A_UFEO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_C_UFEO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_A_UFEO_2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_C_UFEO_2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_E_UFEO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_E_UFEO_2>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_G_IMGO_1>,
			 <&vdo_iommu M4U_PORT_L13_GCAMSV_G_IMGO_2>,
			 <&vdo_iommu M4U_PORT_L13_PDAO_A>,
			 <&vdo_iommu M4U_PORT_L13_PDAO_C>;
	};

	camisp_l14 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L14_GCAMSV_B_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_B_IMGO_2>,
			 <&vpp_iommu M4U_PORT_L14_SCAMSV_A_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_SCAMSV_A_IMGO_2>,
			 <&vpp_iommu M4U_PORT_L14_SCAMSV_B_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_SCAMSV_B_IMGO_2>,
			 <&vpp_iommu M4U_PORT_L14_PDAI_B_0>,
			 <&vpp_iommu M4U_PORT_L14_PDAI_B_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_D_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_D_IMGO_2>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_F_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_F_IMGO_2>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_H_IMGO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_B_UFEO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_B_UFEO_2>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_D_UFEO_1>,
			 <&vpp_iommu M4U_PORT_L14_GCAMSV_D_UFEO_2>,
			 <&vpp_iommu M4U_PORT_L14_PDAO_B>,
			 <&vpp_iommu M4U_PORT_L14_IPUI>,
			 <&vpp_iommu M4U_PORT_L14_IPUO>,
			 <&vpp_iommu M4U_PORT_L14_IPU3O>,
			 <&vpp_iommu M4U_PORT_L14_FAKE>;
	};

	smi_cam0: syscon@16005000 {
		compatible = "mediatek,mt8188-smi-cam0", "syscon";
		reg = <0 0x16005000 0 0x1000>;
	};

	smi_cam1: syscon@16006000 {
		compatible = "mediatek,mt8188-smi-cam1", "syscon";
		reg = <0 0x16006000 0 0x1000>;
	};

	larb16a: larb@16008000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x16008000 0 0x1000>;
		mediatek,larb-id = <SMI_L16A_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
			 <&camsys_rawa CLK_CAM_RAWA_LARBX>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
	};

	larb17a: larb@16009000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x16009000 0 0x1000>;
		mediatek,larb-id = <SMI_L17A_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_CAM_SUBA>,
			 <&camsys_yuva CLK_CAM_YUVA_LARBX>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
	};

	larb16b: larb@1600a000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1600a000 0 0x1000>;
		mediatek,larb-id = <SMI_L16B_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
			 <&camsys_rawb CLK_CAM_RAWB_LARBX>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
	};

	larb17b: larb@1600b000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1600b000 0 0x1000>;
		mediatek,larb-id = <SMI_L17B_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&camsys CLK_CAM_MAIN_CAM_SUBB>,
			 <&camsys_yuvb CLK_CAM_YUVB_LARBX>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
	};

	seninf_top: seninf_top@16010000 {
		compatible = "mediatek,seninf-core";
		reg = <0 0x16010000 0 0x8000>,
		      <0 0x11ed0000 0 0xc000>;
		reg-names = "base", "ana-rx";
		mtk_csi_phy_ver = "mtk_csi_phy_2_0";
		interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CSIRX_TOP>,
				<&spm MT8188_POWER_DOMAIN_CAM_VCORE>,
				<&spm MT8188_POWER_DOMAIN_CAM_MAIN>;

		operating-points-v2 = <&opp_table_cam>;
		//dvfsrc-vmm-supply = <&mt6359_vproc1_reg>;

		clocks = <&camsys CLK_CAM_MAIN_SENINF>,
			 <&topckgen CLK_TOP_SENINF_SEL>,
			 <&topckgen CLK_TOP_SENINF1_SEL>,
			 <&topckgen CLK_TOP_CAMTM_SEL>;
		clock-names = "clk_cam_seninf",
			      "clk_top_seninf",
			      "clk_top_seninf1",
			      "clk_top_camtm";
	};

	cam_raw_a@16030000 {
		compatible = "mediatek,cam-raw";
		reg = <0 0x16030000 0 0x8000>,
		      <0 0x16038000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <0>;
		mediatek,larbs = <&larb16a>;
		interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys_rawa CLK_CAM_RAWA_LARBX>,
				<&camsys_rawa CLK_CAM_RAWA_CAM>,
				<&camsys_rawa CLK_CAM_RAWA_CAMTG>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;
		clock-names = "camsys_cam2mm0_cgpdn",
				"camsys_cam2mm1_cgpdn",
				"camsys_cam2sys_cgpdn",
				"camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_rawa_larbx_cgpdn",
				"camsys_rawa_cam_cgpdn",
				"camsys_rawa_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"topckgen_top_camtg_sel",
				"topckgen_top_camtm_sel";
		iommus = <&vpp_iommu M4U_PORT_L16A_IMGO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_CQI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_CQI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_BPCI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_LSCI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R3>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R3>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R4>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R5>,
			 <&vpp_iommu M4U_PORT_L16A_AAI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R5>,
			 <&vpp_iommu M4U_PORT_L16A_FHO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_AAO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_TSFSO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_FLKO_R1>;
	};

	camsys_rawa: syscon@1604f000 {
		compatible = "mediatek,mt8188-camsys_rawa", "syscon";
		reg = <0 0x1604f000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_yuv_a@16050000 {
		compatible = "mediatek,cam-yuv";
		reg = <0 0x16050000 0 0x8000>;
		reg-names = "base";
		mediatek,cam-id = <0>;
		mediatek,larbs = <&larb17a>;
		interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys_yuva CLK_CAM_YUVA_LARBX>,
				<&camsys_yuva CLK_CAM_YUVA_CAM>,
				<&camsys_yuva CLK_CAM_YUVA_CAMTG>;
		clock-names = "camsys_cam2mm0_cgpdn",
				"camsys_cam2mm1_cgpdn",
				"camsys_cam2sys_cgpdn",
				"camsys_yuva_larbx_cgpdn",
				"camsys_yuva_cam_cgpdn",
				"camsys_yuva_camtg_cgpdn";
		iommus = <&vpp_iommu M4U_PORT_L17A_YUVO_R1>,
			 <&vpp_iommu M4U_PORT_L17A_YUVO_R3>,
			 <&vpp_iommu M4U_PORT_L17A_YUVCO_R1>,
			 <&vpp_iommu M4U_PORT_L17A_YUVO_R2>,
			 <&vpp_iommu M4U_PORT_L17A_RZH1N2TO_R1>,
			 <&vpp_iommu M4U_PORT_L17A_DRZS4NO_R1>,
			 <&vpp_iommu M4U_PORT_L17A_TNCSO_R1>;
	};

	camsys_yuva: syscon@1606f000 {
		compatible = "mediatek,mt8188-camsys_yuva", "syscon";
		reg = <0 0x1606f000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_raw_b@16070000 {
		compatible = "mediatek,cam-raw";
		reg = <0 0x16070000 0 0x8000>,
		      <0 0x16078000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <1>;
		mediatek,larbs = <&larb16b>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys_rawb CLK_CAM_RAWB_LARBX>,
				<&camsys_rawb CLK_CAM_RAWB_CAM>,
				<&camsys_rawb CLK_CAM_RAWB_CAMTG>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;
		clock-names = "camsys_cam2mm0_cgpdn",
				"camsys_cam2mm1_cgpdn",
				"camsys_cam2sys_cgpdn",
				"camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_rawb_larbx_cgpdn",
				"camsys_rawb_cam_cgpdn",
				"camsys_rawb_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"topckgen_top_camtg_sel",
				"topckgen_top_camtm_sel";
		iommus = <&vdo_iommu M4U_PORT_L16B_IMGO_R1>,
			 <&vdo_iommu M4U_PORT_L16B_CQI_R1>,
			 <&vdo_iommu M4U_PORT_L16B_CQI_R2>,
			 <&vdo_iommu M4U_PORT_L16B_BPCI_R1>,
			 <&vdo_iommu M4U_PORT_L16B_LSCI_R1>,
			 <&vdo_iommu M4U_PORT_L16B_RAWI_R2>,
			 <&vdo_iommu M4U_PORT_L16B_RAWI_R3>,
			 <&vdo_iommu M4U_PORT_L16B_UFDI_R2>,
			 <&vdo_iommu M4U_PORT_L16B_UFDI_R3>,
			 <&vdo_iommu M4U_PORT_L16B_RAWI_R4>,
			 <&vdo_iommu M4U_PORT_L16B_RAWI_R5>,
			 <&vdo_iommu M4U_PORT_L16B_AAI_R1>,
			 <&vdo_iommu M4U_PORT_L16B_UFDI_R5>,
			 <&vdo_iommu M4U_PORT_L16B_FHO_R1>,
			 <&vdo_iommu M4U_PORT_L16B_AAO_R1>,
			 <&vdo_iommu M4U_PORT_L16B_TSFSO_R1>,
			 <&vdo_iommu M4U_PORT_L16B_FLKO_R1>;
	};

	camsys_rawb: syscon@1608f000 {
		compatible = "mediatek,mt8188-camsys_rawb", "syscon";
		reg = <0 0x1608f000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_yuv_b@16090000 {
		compatible = "mediatek,cam-yuv";
		reg = <0 0x16090000 0 0x8000>;
		reg-names = "base";
		mediatek,cam-id = <1>;
		mediatek,larbs = <&larb17b>;
		interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys_yuvb CLK_CAM_YUVB_LARBX>,
				<&camsys_yuvb CLK_CAM_YUVB_CAM>,
				<&camsys_yuvb CLK_CAM_YUVB_CAMTG>;
		clock-names = "camsys_cam2mm0_cgpdn",
				"camsys_cam2mm1_cgpdn",
				"camsys_cam2sys_cgpdn",
				"camsys_yuvb_larbx_cgpdn",
				"camsys_yuvb_cam_cgpdn",
				"camsys_yuvb_camtg_cgpdn";
		iommus = <&vdo_iommu M4U_PORT_L17B_YUVO_R1>,
			 <&vdo_iommu M4U_PORT_L17B_YUVO_R3>,
			 <&vdo_iommu M4U_PORT_L17B_YUVCO_R1>,
			 <&vdo_iommu M4U_PORT_L17B_YUVO_R2>,
			 <&vdo_iommu M4U_PORT_L17B_RZH1N2TO_R1>,
			 <&vdo_iommu M4U_PORT_L17B_DRZS4NO_R1>,
			 <&vdo_iommu M4U_PORT_L17B_TNCSO_R1>;
	};

	camsys_yuvb: syscon@160af000 {
		compatible = "mediatek,mt8188-camsys_yuvb", "syscon";
		reg = <0 0x160af000 0 0x1000>;
		#clock-cells = <1>;
	};


	camsv1@16110000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16110000 0 0x1000>,
			  <0 0x16118000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <0>;
		mediatek,camsv-hwcap = <0x10002>;//<0x110051>;
		mediatek,cammux-id = <2>;
		interrupts = <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;

		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB13>,
				<&camsys CLK_CAM_MAIN_GCAMSVA>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&camsys CLK_CAM_MAIN_CAMSV_CQ_A>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsva_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_IMGO_1)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "l13_imgo_a1";
#endif
	};

	camsv2@16111000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16111000 0 0x1000>,
			  <0 0x16119000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <1>;
		mediatek,camsv-hwcap = <0x210051>;
		mediatek,cammux-id = <3>;
		interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB13>,
				<&camsys CLK_CAM_MAIN_GCAMSVA>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&camsys CLK_CAM_MAIN_CAMSV_CQ_A>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsva_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L13_GCAMSV_A_IMGO_2)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names = "l13_imgo_a2";
#endif
	};

	camsv3@16112000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16112000 0 0x1000>,
			  <0 0x1611a000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <2>;
		mediatek,camsv-hwcap = <0x120051>;
		mediatek,cammux-id = <4>;
		interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB14>,
				<&camsys CLK_CAM_MAIN_GCAMSVB>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&camsys CLK_CAM_MAIN_CAMSV_CQ_A>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvb_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_IMGO_1)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "l14_imgo_b1";
#endif
	};

	camsv4@16113000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16113000 0 0x1000>,
			  <0 0x1611b000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <3>;
		mediatek,camsv-hwcap = <0x220051>;
		mediatek,cammux-id = <5>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB14>,
				<&camsys CLK_CAM_MAIN_GCAMSVB>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&camsys CLK_CAM_MAIN_CAMSV_CQ_A>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvg_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_B_IMGO_2)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "l14_imgo_b2";
#endif
	};

	camsv5@16184000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16184000 0 0x1000>,
			  <0 0x1618c000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <4>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <6>;
		interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB13>,
				<&camsys CLK_CAM_MAIN_GCAMSVG>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvg_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_1)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names = "l14_imgo_f1";
#endif
	};

	camsv6@16185000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16185000 0 0x1000>,
			  <0 0x1618d000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <5>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <7>;
		interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB13>,
				<&camsys CLK_CAM_MAIN_GCAMSVG>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvh_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_2)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names = "l14_imgo_f2";
#endif
	};

	camsv7@16186000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16186000 0 0x1000>,
			  <0 0x1618e000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <6>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <8>;
		interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB14>,
				<&camsys CLK_CAM_MAIN_GCAMSVH>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvh_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_2)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names = "l14_imgo_f2";
#endif
	};

	camsv8@16187000 {
		compatible = "mediatek,camsv";
		reg = <0 0x16187000 0 0x1000>,
			  <0 0x1618f000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <7>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <9>;
		interrupts = <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys CLK_CAM_MAIN_CAM2SYS_GALS>,
				<&camsys CLK_CAM_MAIN_CAM>,
				<&camsys CLK_CAM_MAIN_CAMTG>,
				<&camsys CLK_CAM_MAIN_LARB14>,
				<&camsys CLK_CAM_MAIN_GCAMSVH>,
				<&camsys CLK_CAM_MAIN_CAMSV_TOP>,
				<&topckgen CLK_TOP_CAM_SEL>,
				<&topckgen CLK_TOP_CAMTG_SEL>,
				<&topckgen CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvh_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L14_GCAMSV_F_IMGO_2)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names = "l14_imgo_f2";
#endif
	};

	remoteproc_ccd: remoteproc_ccd@16030000 {
		compatible = "mediatek,ccd";
		reg = <0 0x16030000 0 0x10000>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L16A_IMGO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_CQI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_CQI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_BPCI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_LSCI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R3>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R2>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R3>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R4>,
			 <&vpp_iommu M4U_PORT_L16A_RAWI_R5>,
			 <&vpp_iommu M4U_PORT_L16A_AAI_R1>,
			 <&vpp_iommu M4U_PORT_L16A_UFDI_R5>,
			 <&vpp_iommu M4U_PORT_L16A_FHO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_AAO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_TSFSO_R1>,
			 <&vpp_iommu M4U_PORT_L16A_FLKO_R1>;
		msg_dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	pda: pda@160d0000 {
		compatible = "mediatek,camera-pda";
		reg = <0 0x160d0000 0 0x1000>;
		interrupts = <GIC_SPI 737 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk26m>;
		clock-names = "PDA_TOP_MUX";
		mediatek,pda2 = <&pda2>;
		/* iommus = <&iommu0 M4U_PORT_L13_CAM_PDAI_0>; */
	};

	ccusys: syscon@17200000 {
		compatible = "mediatek,mt8188-ccusys", "syscon";
		reg = <0 0x17200000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb27: larb@17201000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x17201000 0 0x1000>;
		mediatek,larb-id = <SMI_L27_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&ccusys CLK_CCU_CCU0>, <&ccusys CLK_CCU_LARB27>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_CAM_MAIN>;
	};

	vcu: vcu@18000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0>;
		mediatek,vcuname = "vcu";
		reg = <0 0x18000000 0 0x40000>,/* VDEC_BASE */
		      <0 0x1a020000 0 0x10000>;/* VENC_BASE */
		iommus = <&vdo_iommu M4U_PORT_L19_VENC_RD_COMV>;
		dma-ranges = <0x1 0x0 0x0 0x40000000 0x1 0x0>;
		mediatek,mailbox-gce = <&gce_mbox_d>;
		mediatek,dec_gce_th_num = <1>;
		mediatek,enc_gce_th_num = <1>;
		mboxes = <&gce_mbox_d 16 3000 CMDQ_THR_PRIO_1>,
			 <&gce_mbox_d 17 3000 CMDQ_THR_PRIO_1>;
		gce-event-names = "venc_eof",
				  "venc_wp_2nd_done",
				  "venc_wp_3nd_done",
				  "vdec_pic_start",
				  "vdec_decode_done",
				  "vdec_pause",
				  "vdec_dec_error",
				  "vdec_mc_busy_overflow_timeout",
				  "vdec_all_dram_req_done",
				  "vdec_ini_fetch_rdy",
				  "vdec_process_flag",
				  "vdec_search_start_code_done",
				  "vdec_ref_reorder_done",
				  "vdec_wp_tble_done",
				  "vdec_count_sram_clr_done",
				  "vdec_gce_cnt_op_threshold",
				  "vdec_lat_pic_start",
				  "vdec_lat_decode_done",
				  "vdec_lat_pause",
				  "vdec_lat_dec_error",
				  "vdec_lat_mc_busy_overflow_timeout",
				  "vdec_lat_all_dram_req_done",
				  "vdec_lat_ini_fetch_rdy",
				  "vdec_lat_process_flag",
				  "vdec_lat_search_start_code_done",
				  "vdec_lat_ref_reorder_done",
				  "vdec_lat_wp_tble_done",
				  "vdec_lat_count_sram_clr_done",
				  "vdec_lat_gce_cnt_op_threshold";

		gce-events = <&gce_mbox_d CMDQ_EVENT_VENC_TOP_VENC_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VENC_TOP_WP_2ND_STAGE_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VENC_TOP_WP_3RD_STAGE_DONE>;

		gce-gpr = <GCE_GPR_R10>, <GCE_GPR_R11>;
	};

	vdec: vdec@18000000 {
		compatible = "mediatek,mt8188-vcodec-dec";
		reg =   <0 0x18000000 0 0x800>,/* VDEC_SYS */
			<0 0x18020000 0 0x1000>,/* VDEC_VLD */
			<0 0x18025000 0 0x1000>,/* VDEC_MISC */
			<0 0x18010000 0 0x800>,/* VDEC_LAT_MISC */
			<0 0x18004000 0 0x1000>,/* VDEC_RACING_CTRL */
			<0 0x1800f000 0 0x800>,/* VDEC_SOC_GLOBAL */
			<0 0x18010800 0 0x800>,/* VDEC_LAT_WDMA */
			<0 0x18001000 0 0x1000>,/* VDEC_LAT_TOP */
			<0 0x18000800 0 0x800>;/* VDEC_UFO_ENC */
		iommus = <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>;
		dma-ranges=<0x1 0x0 0x0 0x40000000 0x1 0x0>;
		interrupts = <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks = <&vdecsys_soc CLK_VDE1_SOC_LARB1>,
			 <&vdecsys_soc CLK_VDE1_SOC_LAT>,
			 <&vdecsys_soc CLK_VDE1_SOC_VDEC>,
			 <&vdecsys CLK_VDE2_LARB1>,
			 <&vdecsys CLK_VDE2_LAT>,
			 <&vdecsys CLK_VDE2_VDEC>;
		clock-names = "MT_CG_SOC_LARB1",
			 "MT_CG_SOC_LAT",
			 "MT_CG_SOC_VDEC",
			 "MT_CG_LARB1",
			 "MT_CG_LAT",
			 "MT_CG_VDEC";

		mediatek,vcu = <&vcu>;

		operating-points-v2 = <&opp_table_vdec>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;

		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_MC_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_UFO_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PP_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PRED_RD_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PRED_WR_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_PPWRAP_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_TILE_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_VLD_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_VLD2_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_AVC_MV_EXT)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L21_HW_VDEC_UFO_EXT_C)
			&mmqos SLAVE_COMMON(0)>,

		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_VLD_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_VLD2_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_AVC_MV_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_PRED_RD_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_TILE_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_LAT0_WDMA_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT_C)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_HW_VDEC_MC_EXT_C)
			&mmqos SLAVE_COMMON(1)>;

		interconnect-names =
			"l21_mc",
			"l21_ufo",
			"l21_pp",
			"l21_pred_rd",
			"l21_pred_wr",
			"l21_ppwrap",
			"l21_tile",
			"l21_vld",
			"l21_vld2",
			"l21_avc_mv",
			"l21_ufo_ext_c",

			"l23_lat0_vld",
			"l23_lat0_vld2",
			"l23_lat0_avc_mc",
			"l23_lat0_pred_rd",
			"l23_lat0_tile",
			"l23_lat0_wdma",
			"l23_lat0_ufo_enc",
			"l23_lat0_ufo_enc_ext_c",
			"l23_lat0_mc";
	};

	larb23: larb@1800d000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1800d000 0 0x1000>;
		mediatek,larb-id = <SMI_L23_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&vdecsys_soc CLK_VDE1_SOC_LARB1>,
			 <&vdecsys_soc CLK_VDE1_SOC_LARB1>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDEC0>;
	};

	vdecsys_soc: syscon@1800f000 {
		compatible = "mediatek,mt8188-vdecsys_soc", "syscon";
		reg = <0 0x1800f000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb21: larb@1802e000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1802e000 0 0x1000>;
		mediatek,larb-id = <SMI_L21_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&vdecsys CLK_VDE2_LARB1>, <&vdecsys CLK_VDE2_LARB1>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDEC1>;
	};

	vdecsys: syscon@1802f000 {
		compatible = "mediatek,mt8188-vdecsys", "syscon";
		reg = <0 0x1802f000 0 0x1000>;
		#clock-cells = <1>;
	};

	apusys_rv: apusys_rv@19001000 {
		compatible = "mediatek,mt8188-apusys_rv";

		reg = <0 0x190e1000 0 0x1000>,
		      <0 0x19001000 0 0x1000>,
		      <0 0x19002000 0 0x10>,
		      <0 0x1903c000 0 0x8000>,
		      <0 0x19050000 0 0x10000>,
		      <0 0x190f2000 0 0x1000>,
		      <0 0x1d000000 0 0x20000>,
		      <0 0x0d298000 0 0x10000>;

		reg-names = "apu_mbox",
			    "md32_sysctrl",
			    "apu_wdt",
			    "apu_sctrl_reviser",
			    "md32_cache_dump",
			    "apu_ao_ctl",
			    "md32_tcm",
			    "md32_debug_apb";

		mediatek,apusys_power = <&apu_top_3>;
		apu_iommu0 = <&apu_iommu0>;
		apu_iommu1 = <&apu_iommu1>;

		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_CODE>;

		interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "apu_wdt",
				"mbox0_irq";

		up_code_buf_sz = <0x100000>;
		up_coredump_buf_sz = <0x180000>;
		regdump_buf_sz = <0x10000>;
		mdla_coredump_buf_sz = <0x0>;
		mvpu_coredump_buf_sz = <0x0>;
		mvpu_sec_coredump_buf_sz = <0x0>;

		status = "disabled";

		apu_ctrl {
			compatible = "mediatek,apu-ctrl-rpmsg";
			mtk,rpmsg-name = "apu-ctrl-rpmsg";
		};

		aputop_tx_rpmsg {
			compatible = "mediatek,aputop-tx-rpmsg";
			mtk,rpmsg-name = "apu_top_3_tx_rpmsg";
		};

		aputop_rx_rpmsg {
			compatible = "mediatek,aputop-rx-rpmsg";
			mtk,rpmsg-name = "apu_top_3_rx_rpmsg";
		};

		apu_mdw {
			compatible = "mediatek,apu-mdw-rpmsg";
			mtk,rpmsg-name = "apu-mdw-rpmsg";
		};

		apu_reviser {
			compatible = "mediatek,apu-reviser-rpmsg";
			mtk,rpmsg-name = "apu-reviser-rpmsg";
		};

		apu_edma {
			compatible = "mediatek,apu-edma-rpmsg";
			mtk,rpmsg-name = "apu-edma-rpmsg";
		};

		apu_mnoc {
			compatible = "mediatek,apu-mnoc-rpmsg";
			mtk,rpmsg-name = "apu-mnoc-rpmsg";
		};

		mdla_tx_rpmsg {
			compatible = "mediatek,mdla-tx-rpmsg";
			mtk,rpmsg-name = "mdla-tx-rpmsg";
		};

		mdla_rx_rpmsg {
			compatible = "mediatek,mdla-rx-rpmsg";
			mtk,rpmsg-name = "mdla-rx-rpmsg";
		};
	};

	apu_iommu0: apu_iommu@19010000 {
		compatible = "mediatek,mt8188-iommu-apu";
		reg = <0 0x19010000 0 0x1000>;
		interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,apu_power = <&apusys_rv>;
		clocks = <&clk26m>;
		clock-names = "bclk";
		#iommu-cells = <1>;
		status = "disabled";
	};

	apu_iommu1: apu_iommu@19015000 {
		compatible = "mediatek,mt8188-iommu-apu";
		reg = <0 0x19015000 0 0x1000>;
		interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,apu_power = <&apusys_rv>;
		clocks = <&clk26m>;
		clock-names = "bclk";
		#iommu-cells = <1>;
		status = "disabled";
	};

	apusys_reviser: apusys_reviser@1903c000 {
		compatible = "mediatek, rv-reviser";
		reg = <0 0x1903c000 0 0x1000>,		/* apu_sctrl_reviser */
		      <0 0x02000000 0 0x100000>,	/* VLM */
		      <0 0x1d900000 0 0x000000>,	/* TCM */
		      <0 0x19001000 0 0x1000>;		/* apusys int */
		//interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>;
		default-dram = <0x0>;
		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		boundary = <0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_CODE>;
		status = "disabled";
	};

	vpu_core0: vpu_core0@19120000 {
		compatible = "mediatek,mt8188-vpu_core0";
		reg = <0 0x19120000 0 0x1000>,
		      <0 0x1d100000 0 0x40000>,
		      <0 0x1d140000 0 0x30000>,
		      <0 0x0d190000 0 0x4000>;
		interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
		id = <0>;
		reset-vector = <0x7da00000 0x00100000 0x0>;
		main-prog = <0x7db00000 0x00300000 0x100000>;
		kernel-lib = <0x7de00000 0x00500000 0xffffffff>;
		work-buf = <0x0 0x12000 0xffffffff>;
		dma-ranges = <0x0 0x70000000 0x0 0x40000000 0x0 0x12600000>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_VLM>;
		#cooling-cells = <2>;
	};

	vencsys: syscon@1a000000 {
		compatible = "mediatek,mt8188-vencsys", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb19: larb@1a010000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1a010000 0 0x1000>;
		mediatek,larb-id = <SMI_L19_ID>;
		mediatek,smi = <&vdo_smi_common &vpp_sram_smi_common>;
		clocks = <&vencsys CLK_VEN1_CKE1_VENC>,
			 <&vencsys CLK_VEN1_CKE1_VENC>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VENC>;
	};

	venc@1a020000 {
		compatible = "mediatek,mt8188-vcodec-enc";
		reg = <0 0x1a020000 0 0x10000>;/* VENC_C0 */
		iommus = <&vdo_iommu M4U_PORT_L19_VENC_RD_COMV>;
		interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vencsys CLK_VEN1_CKE1_VENC>;
		clock-names = "MT_CG_VENC0";
		mediatek,vcu = <&vcu>;
		dma-ranges = <0x1 0x0 0x0 0x40000000 0x1 0x0>;

		operating-points-v2 = <&opp_table_venc>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_RCPU)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_REC)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_BSDMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_SV_COMV)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_RD_COMV)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_RDMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_RDMA_LITE)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_SUB_W_LUMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_FCS_NBM_RDMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_WDMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_NBM_WDMA_LITE)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_FCS_NBM_WDMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_CUR_LUMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_CUR_CHROMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_REF_LUMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_REF_CHROMA)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L19_VENC_SUB_R_LUMA)
			&mmqos SLAVE_COMMON(0)>;

		interconnect-names =
			"l19_venc_rcpu",
			"l19_venc_rec",
			"l19_venc_bsdma",
			"l19_venc_sv_comv",
			"l19_venc_rd_comv",
			"l19_venc_nbm_rdma",
			"l19_venc_nbm_rdma_lite",
			"l19_venc_sub_w_luma",
			"l19_venc_fcs_nbm_rdma",
			"l19_venc_nbm_wdma",
			"l19_venc_nbm_wdma_lite",
			"l19_venc_fcs_nbm_wdma",
			"l19_venc_cur_luma",
			"l19_venc_cur_chroma",
			"l19_venc_ref_luma",
			"l19_venc_ref_chroma",
			"l19_venc_sub_r_luma";
	};

	jpgenc@1a030000 {
		compatible = "mediatek,mt8188-jpgenc";
		reg = <0 0x1a030000 0 0x10000>;
		mediatek,larb-id = <SMI_L19_ID>;
		iommus = <&vdo_iommu M4U_PORT_L19_JPGENC_Y_RDMA>,
			 <&vdo_iommu M4U_PORT_L19_JPGENC_C_RDMA>,
			 <&vdo_iommu M4U_PORT_L19_JPGENC_Q_TABLE>,
			 <&vdo_iommu M4U_PORT_L19_JPGENC_BSDMA>;
		interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vencsys CLK_VEN1_CKE2_JPGENC>;
		clock-names = "jpgenc";
	};

	jpgdec@1a040000 {
		compatible = "mediatek,mt8188-jpgdec";
		reg = <0 0x1a040000 0 0x10000>;/* JPGDEC_C0 */
		mediatek,larb-id = <SMI_L19_ID>;
		iommus = <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_0>,
			 <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_0>,
			 <&vdo_iommu M4U_PORT_L19_JPGDEC_WDMA_1>,
			 <&vdo_iommu M4U_PORT_L19_JPGDEC_BSDMA_1>,
			 <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_1>,
			 <&vdo_iommu M4U_PORT_L19_JPGDEC_HUFF_OFFSET_0>;
		interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vencsys CLK_VEN1_CKE3_JPGDEC>;
		clock-names = "jpgdec";
	};


	disp_ovl0: disp_ovl@1c000000 {
		compatible = "mediatek,mt8188-disp-ovl";
		reg = <0 0x1c000000 0 0x1000>;
		interrupts = <GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_OVL0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		mediatek,larb = <&larb0>;
		mediatek,smi-id = <0>;
		iommus = <&vdo_iommu M4U_PORT_L0_DISP_OVL0_RDMA0>,
			 <&vdo_iommu M4U_PORT_L0_DISP_OVL0_RDMA1>,
			 <&vdo_iommu M4U_PORT_L0_DISP_OVL0_HDR>;
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_RDMA0)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_RDMA1)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_HDR)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"DDP_COMPONENT_OVL0_qos",
			"DDP_COMPONENT_OVL0_fbdc_qos",
			"DDP_COMPONENT_OVL0_hrt_qos";
#endif
	};

	disp_wdma0: disp_wdma@1c001000 {
		compatible = "mediatek,mt8188-disp-wdma";
		reg = <0 0x1c001000 0 0x1000>;
		interrupts = <GIC_SPI 637 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_WDMA0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		mediatek,larb = <&larb0>;
		mediatek,smi-id = <0>;
		iommus = <&vdo_iommu M4U_PORT_L0_DISP_WDMA0>;
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_WDMA0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l0_disp_wdma0";
#endif
	};

	disp_rdma0: disp_rdma@1c002000 {
		compatible = "mediatek,mt8188-disp-rdma";
		reg = <0 0x1c002000 0 0x1000>;
		interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_RDMA0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;

		mediatek,larb = <&larb1>;
		mediatek,smi-id = <0>;
		iommus = <&vpp_iommu M4U_PORT_L1_DISP_RDMA0>;
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"DDP_COMPONENT_RDMA0_qos",
			"DDP_COMPONENT_RDMA0_hrt_qos";
#endif
	};

	disp_color0: disp_color@1c003000 {
		compatible = "mediatek,mt8188-disp-color";
		reg = <0 0x1c003000 0 0x1000>;
		interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_COLOR0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_ccorr0: disp_ccorr@1c004000 {
		compatible = "mediatek,mt8188-disp-ccorr";
		reg = <0 0x1c004000 0 0x1000>;
		interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_CCORR0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_aal0: disp_aal@1c005000 {
		compatible = "mediatek,mt8188-disp-aal";
		reg = <0 0x1c005000 0 0x1000>;
		interrupts = <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_AAL0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_gamma0: disp_gamma@1c006000 {
		compatible = "mediatek,mt8188-disp-gamma";
		reg = <0 0x1c006000 0 0x1000>;
		interrupts = <GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_GAMMA0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_dither0: disp_dither@1c007000 {
		compatible = "mediatek,mt8188-disp-dither";
		reg = <0 0x1c007000 0 0x1000>;
		interrupts = <GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_DITHER0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_dsi0: disp_dsi0@1c008000 {
		compatible = "mediatek,mt8188-dsi";
		reg = <0 0x1c008000 0 0x1000>, <0 0x1c01d000 0 0x1000>;
		interrupts = <GIC_SPI 644 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		clocks = <&vdosys0 CLK_VDO0_DSI0>,
			 <&vdosys0 CLK_VDO0_DSI0_DSI>,
			 <&mipi_tx_config0>;
		clock-names = "engine", "digital", "hs";
		phys = <&mipi_tx_config0>;
		phy-names = "dphy";
		status = "disabled";
	};

	disp_dsc_wrap@1c009000 {
		compatible = "mediatek,mt8188-disp-dsc";
		reg = <0 0x1c009000 0 0x1000>;
		interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DSC_WRAP0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_dsi1: disp_dsi1@1c012000 {
		compatible = "mediatek,mt8188-dsi";
		reg = <0 0x1c012000 0 0x1000>;
		interrupts = <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		clocks = <&vdosys0 CLK_VDO0_DSI1>,
			 <&vdosys0 CLK_VDO0_DSI1_DSI>,
			 <&mipi_tx_config1>;
		clock-names = "engine", "digital", "hs";
		phys = <&mipi_tx_config1>;
		phy-names = "dphy";
		status = "disabled";
	};

	disp_merge0: disp_vpp_merge0@1c014000 {
		compatible = "mediatek,mt8188-disp-merge";
		reg = <0 0x1c014000 0 0x1000>;
		interrupts = <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_VPP_MERGE0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	dp_intf0: dp_intf0@1c015000 {
		compatible = "mediatek,mt6885-dp_intf";
		reg = <0 0x1c015000 0 0x1000>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		interrupts = <GIC_SPI 657 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DP_INTF0>,
			 <&vdosys0 CLK_VDO0_DP_INTF0_DP_INTF>,
			 <&topckgen CLK_TOP_EDP_SEL>,
			 <&topckgen CLK_TOP_TVDPLL1_D2>,
			 <&topckgen CLK_TOP_TVDPLL1_D4>,
			 <&topckgen CLK_TOP_TVDPLL1_D8>,
			 <&topckgen CLK_TOP_TVDPLL1_D16>,
			 <&topckgen CLK_TOP_TVDPLL1>;
		clock-names = "hf_fmm_ck",
			      "hf_fdp_ck",
			      "MUX_DP",
			      "TVDPLL_D2",
			      "TVDPLL_D4",
			      "TVDPLL_D8",
			      "TVDPLL_D16",
			      "DPI_CK";
		status = "disabled";
	};

	disp_mutex0@1c016000 {
		compatible = "mediatek,mt8188-disp-mutex";
		dispsys_num = <2>;
		reg = <0 0x1c016000 0 0x1000>,
		      <0 0x1c101000 0 0x1000>;
		reg-names = "vdo0_mutex","vdo1_mutex";
		clocks = <&vdosys0 CLK_VDO0_DISP_MUTEX0>,
			 <&vdosys0 CLK_VDO0_DISP_MUTEX0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		clock-names = "vdo0_mutex", "vdo1_mutex";
		interrupts = <GIC_SPI 658 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	disp_postmask0: disp_postmask0@0x1c01a000 {
		compatible = "mediatek,disp_postmask0",
			"mediatek,mt8188-disp-postmask";
		reg = <0 0x1c01a000 0 0x1000>;
		interrupts = <GIC_SPI 661 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_POSTMASK0>;
		mediatek,larb = <&larb0>;
		mediatek,smi-id = <0>;
		iommus = <&vdo_iommu M4U_PORT_L0_DISP_POSTMASK0>;

#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_POSTMASK0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"DDP_COMPONENT_POSTMASK0_qos";
#endif

		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	disp_rsz0: disp_rsz0@1c01c000 {
		compatible = "mediatek,mt8188-disp-rsz0";
		reg = <0 0x1c01c000 0 0x1000>;
		interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_DISP_RSZ0>;
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	vdosys0: syscon@1c01d000 {
		compatible = "mediatek,mt8188-vdosys0", "syscon";
		reg = <0 0x1c01d000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdosys_config: vdosys_config@1c01d000 {
		compatible = "mediatek,mt8188-vdosys";
		dispsys_num = <2>;
		reg = <0 0x1c01d000 0 0x1000>, <0 0x1c100000 0 0x1000>;
		reg-names = "vdosys0_config", "vdosys1_config";
		iommus = <&vpp_iommu M4U_PORT_L1_DISP_RDMA0>;
		mediatek,larb = <&larb1>;
		fake-engine = <&larb0 M4U_PORT_L0_DISP_FAKE_ENG0>,
			      <&larb1 M4U_PORT_L1_DISP_FAKE_ENG1>;

		clocks = <&topckgen CLK_TOP_VPP_SEL>,
			 <&topckgen CLK_TOP_CFGREG_F26M_VDO0>,
			 <&topckgen CLK_TOP_ETHDR_SEL>,
			 <&vdosys0 CLK_VDO0_DISP_MUTEX0>,
			 <&vdosys1 CLK_VDO1_DISP_MUTEX>;
		clock-num = <5>;
		clock-relation = <255>,<255>,<1>,<0>;
		operating-points-v2 = <&opp_table_vdo>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
#if 0
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"disp_hrt_qos";
#endif
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;

		/* define threads, see mt8188-gce.h */
		mediatek,mailbox-gce = <&gce_mbox_d>;
		mboxes = <&gce_mbox_d 0 0 CMDQ_THR_PRIO_4>,
			 <&gce_mbox_d 1 0 CMDQ_THR_PRIO_4>,
			 <&gce_mbox_d 2 0 CMDQ_THR_PRIO_4>,
			 <&gce_mbox_d 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			 <&gce_mbox_d 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			 <&gce_mbox_d 4 0 CMDQ_THR_PRIO_4>,
			 <&gce_mbox_d 6 0 CMDQ_THR_PRIO_3>;

		gce-client-names = "CLIENT_CFG0",
				   "CLIENT_CFG1",
				   "CLIENT_CFG2",
				   "CLIENT_TRIG_LOOP0",
				   "CLIENT_TRIG_LOOP1",
				   "CLIENT_SUB_CFG0",
				   "CLIENT_DSI_CFG0",
				   "CLIENT_SEC_CFG0",
				   "CLIENT_SEC_CFG1";

		/* define subsys, see mt8188-gce.h */
		/* gce-subsys = <&gce_mbox 0x1C000000 SUBSYS_1C00XXXX>, */
		/*		<&gce_mbox 0x1C010000 SUBSYS_1C01XXXX>, */
		/*		<&gce_mbox 0x1C100000 SUBSYS_1c10XXXX>, */
		/*		<&gce_mbox 0x1C110000 SUBSYS_1c11XXXX>; */

		/* define events, see mt6885-gce.h */
		gce-event-names = "disp_mutex0_eof",
				  "disp_mutex1_eof",
				  "disp_token_stream_dirty0",
				  "disp_wait_dsi0_te",
				  "disp_wait_dsi1_te",
				  "disp_token_stream_eof0",
				  "disp_dsi0_eof",
				  "disp_dsi1_eof",
				  "disp_token_esd_eof0",
				  "disp_rdma0_eof0",
				  "disp_wdma0_eof0",
				  "disp_token_stream_block0",
				  "disp_token_cabc_eof0",
				  "disp_wdma0_eof2",
				  "disp_wait_dp_intf0_te",
				  "disp_dp_intf0_eof",
				  "disp_mutex2_eof",
				  "disp_dpi1_eof",
				  "disp_dp_intf1_eof",
				  "disp_token_disp_va_start0",
				  "disp_token_disp_va_end0";

		gce-events = <&gce_mbox_d CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0>,
			     <&gce_mbox_d CMDQ_EVENT_VDO1_STREAM_DONE_ENG_0>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DSI0_TE_ENG_EVENT_MM>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DSI1_TE_ENG_EVENT_MM>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_STREAM_EOF>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DSI0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DSI1_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_ESD_EOF>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DISP_RDMA0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DISP_WDMA0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_CABC_EOF>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DISP_WDMA0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DP_INTF0_SOF>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DP_INTF0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO0_DP_INTF0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO1_DPI1_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_EVENT_VDO1_DP_INTF0_FRAME_DONE>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_DISP_VA_START>,
			     <&gce_mbox_d CMDQ_SYNC_TOKEN_DISP_VA_END>;

		helper-name = "MTK_DRM_OPT_STAGE",
			      "MTK_DRM_OPT_USE_CMDQ",
			      "MTK_DRM_OPT_USE_M4U",
			      "MTK_DRM_OPT_SODI_SUPPORT",
			      "MTK_DRM_OPT_IDLE_MGR",
			      "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
			      "MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
			      "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
			      "MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
			      "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
			      "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
			      "MTK_DRM_OPT_MET_LOG",
			      "MTK_DRM_OPT_USE_PQ",
			      "MTK_DRM_OPT_ESD_CHECK_RECOVERY",
			      "MTK_DRM_OPT_ESD_CHECK_SWITCH",
			      "MTK_DRM_OPT_PRESENT_FENCE",
			      "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
			      "MTK_DRM_OPT_DSI_UNDERRUN_AEE",
			      "MTK_DRM_OPT_HRT",
			      "MTK_DRM_OPT_HRT_MODE",
			      "MTK_DRM_OPT_DELAYED_TRIGGER",
			      "MTK_DRM_OPT_OVL_EXT_LAYER",
			      "MTK_DRM_OPT_AOD",
			      "MTK_DRM_OPT_RPO",
			      "MTK_DRM_OPT_DUAL_PIPE",
			      "MTK_DRM_OPT_DC_BY_HRT",
			      "MTK_DRM_OPT_OVL_WCG",
			      "MTK_DRM_OPT_OVL_SBCH",
			      "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
			      "MTK_DRM_OPT_MET",
			      "MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
			      "MTK_DRM_OPT_VP_PQ",
			      "MTK_DRM_OPT_GAME_PQ",
			      "MTK_DRM_OPT_MMPATH",
			      "MTK_DRM_OPT_HBM",
			      "MTK_DRM_OPT_LAYER_REC",
			      "MTK_DRM_OPT_CLEAR_LAYER",
			      "MTK_DRM_OPT_VDS_PATH_SWITCH";

		helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
			       <1>, /*MTK_DRM_OPT_USE_CMDQ*/
			       <1>, /*MTK_DRM_OPT_USE_M4U*/
			       <0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
			       <1>, /*MTK_DRM_OPT_IDLE_MGR*/
			       <0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
			       <0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
			       <0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
			       <0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
			       <0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
			       <1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
			       <0>, /*MTK_DRM_OPT_MET_LOG*/
			       <1>, /*MTK_DRM_OPT_USE_PQ*/
			       <1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
			       <1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
			       <1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
			       <0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
			       <0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
			       <1>, /*MTK_DRM_OPT_HRT*/
			       <1>, /*MTK_DRM_OPT_HRT_MODE*/
			       <0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
			       <1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
			       <0>, /*MTK_DRM_OPT_AOD*/
			       <1>, /*MTK_DRM_OPT_RPO*/
			       <0>, /*MTK_DRM_OPT_DUAL_PIPE*/
			       <0>, /*MTK_DRM_OPT_DC_BY_HRT*/
			       <1>, /*MTK_DRM_OPT_OVL_WCG*/
			       <0>, /*MTK_DRM_OPT_OVL_SBCH*/
			       <1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
			       <0>, /*MTK_DRM_OPT_MET*/
			       <0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
			       <0>, /*MTK_DRM_OPT_VP_PQ*/
			       <0>, /*MTK_DRM_OPT_GAME_PQ*/
			       <0>, /*MTK_DRM_OPT_MMPATH*/
			       <0>, /*MTK_DRM_OPT_HBM*/
			       <0>, /*MTK_DRM_OPT_LAYER_REC*/
			       <1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
			       <0>; /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
	};

	larb0: larb@1c022000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1c022000 0 0x1000>;
		mediatek,larb-id = <SMI_L0_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&vdosys0 CLK_VDO0_SMI_LARB>,
			 <&vdosys0 CLK_VDO0_SMI_LARB>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	larb1: larb@1c023000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1c023000 0 0x1000>;
		mediatek,larb-id = <SMI_L1_ID>;
		mediatek,smi = <&vpp_smi_common &vpp_sram_smi_common>;
		clocks = <&vdosys0 CLK_VDO0_SMI_LARB>,
			 <&vdosys0 CLK_VDO0_SMI_LARB>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	vdo_smi_common: smi@1c024000 {
		compatible = "mediatek,mt8188-smi-common";
		mediatek,common-id = <0>;
		reg = <0 0x1c024000 0 0x1000>;
		clocks = <&vdosys0 CLK_VDO0_SMI_COMMON>,
			 <&vdosys0 CLK_VDO0_SMI_GALS>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	vdo_iommu: mm_iommu@1c028000 {
		compatible = "mediatek,mt8188-iommu-vdo";
		reg = <0 0x1c028000 0 0x5000>;
		mediatek,larbs = <&larb0 &larb2 &larb5 &larb9 &larb10
				  &larb11a &larb11c &larb13 &larb16b &larb17b
				  &larb19 &larb21>;
		interrupts = <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys0 CLK_VDO0_SMI_IOMMU>;
		clock-names = "bclk";
		#iommu-cells = <1>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
	};

	vdo_sec_iommu: vdo_sec_iommu@1c02c000 {
		compatible = "mediatek,secure_m4u";
		main-bank = <&vdo_iommu>;
		iommus = <&vdo_iommu M4U_PORT_L0_DISP_FAKE_ENG0>;
	};

	mipi_tx_config: mipi_dphy@1c02f000 {
		compatible = "mediatek,ext-mipi-phy-04";
		reg = <0 0x1c02f000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx0_pll";
		status = "disabled";
	};

	vdosys1: syscon@1c100000 {
		compatible = "mediatek,mt8188-vdosys1", "syscon";
		reg = <0 0x1c100000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb2: larb@1c102000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1c102000 0 0x1000>;
		mediatek,larb-id = <SMI_L2_ID>;
		mediatek,smi = <&vdo_smi_common>;
		clocks = <&vdosys1 CLK_VDO1_SMI_LARB2>,
			 <&vdosys1 CLK_VDO1_SMI_LARB2>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
	};

	larb3: larb@1c103000 {
		compatible = "mediatek,mt8188-smi-larb";
		reg = <0 0x1c103000 0 0x1000>;
		mediatek,larb-id = <SMI_L3_ID>;
		mediatek,smi = <&vpp_smi_common>;
		clocks = <&vdosys1 CLK_VDO1_SMI_LARB3>,
			 <&vdosys1 CLK_VDO1_SMI_LARB3>;
		clock-names = "apb", "smi";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
	};

	disp_pseudo_ovl0@1c104000 {
		compatible = "mediatek,mt8188-disp-pseudo-ovl";
		reg =
			<0 0x1c104000 0 0x1000>, // rdma0
			<0 0x1c105000 0 0x1000>, // rdma1
			<0 0x1c106000 0 0x1000>, // rdma2
			<0 0x1c107000 0 0x1000>, // rdma3
			<0 0x1c108000 0 0x1000>, // rdma4
			<0 0x1c109000 0 0x1000>, // rdma5
			<0 0x1c10A000 0 0x1000>, // rdma6
			<0 0x1c10B000 0 0x1000>, // rdma7
			<0 0x1c10C000 0 0x1000>, // merge0
			<0 0x1c10D000 0 0x1000>, // merge1
			<0 0x1c10E000 0 0x1000>, // merge2
			<0 0x1c10F000 0 0x1000>, // merge3
			<0 0x1c11D000 0 0x1000>, // pad0
			<0 0x1c11E000 0 0x1000>, // pad1
			<0 0x1c11F000 0 0x1000>, // pad2
			<0 0x1c120000 0 0x1000>, // pad3
			<0 0x1c121000 0 0x1000>, // pad4
			<0 0x1c122000 0 0x1000>, // pad5
			<0 0x1c123000 0 0x1000>, // pad6
			<0 0x1c124000 0 0x1000>, // pad7
			<0 0x1c125000 0 0x1000>, // rsz1
			<0 0x1c126000 0 0x1000>, // rsz2
			<0 0x1c127000 0 0x1000>, // rsz3
			<0 0x1c128000 0 0x1000>; // rsz4
		reg-names =
			"vdo1_mdp_rdma0",
			"vdo1_mdp_rdma1",
			"vdo1_mdp_rdma2",
			"vdo1_mdp_rdma3",
			"vdo1_mdp_rdma4",
			"vdo1_mdp_rdma5",
			"vdo1_mdp_rdma6",
			"vdo1_mdp_rdma7",
			"vdo1_merge0",
			"vdo1_merge1",
			"vdo1_merge2",
			"vdo1_merge3",
			"vdo1_pad0",
			"vdo1_pad1",
			"vdo1_pad2",
			"vdo1_pad3",
			"vdo1_pad4",
			"vdo1_pad5",
			"vdo1_pad6",
			"vdo1_pad7",
			"vdo1_rsz1",
			"vdo1_rsz2",
			"vdo1_rsz3",
			"vdo1_rsz4";
		clocks =
			<&vdosys1 CLK_VDO1_MDP_RDMA0>,
			<&vdosys1 CLK_VDO1_MDP_RDMA1>,
			<&vdosys1 CLK_VDO1_MDP_RDMA2>,
			<&vdosys1 CLK_VDO1_MDP_RDMA3>,
			<&vdosys1 CLK_VDO1_MDP_RDMA4>,
			<&vdosys1 CLK_VDO1_MDP_RDMA5>,
			<&vdosys1 CLK_VDO1_MDP_RDMA6>,
			<&vdosys1 CLK_VDO1_MDP_RDMA7>,
			<&vdosys1 CLK_VDO1_VPP_MERGE0>,
			<&vdosys1 CLK_VDO1_VPP_MERGE1>,
			<&vdosys1 CLK_VDO1_VPP_MERGE2>,
			<&vdosys1 CLK_VDO1_VPP_MERGE3>,
			<&vdosys1 CLK_VDO1_PADDING0>,
			<&vdosys1 CLK_VDO1_PADDING1>,
			<&vdosys1 CLK_VDO1_PADDING2>,
			<&vdosys1 CLK_VDO1_PADDING3>,
			<&vdosys1 CLK_VDO1_PADDING4>,
			<&vdosys1 CLK_VDO1_PADDING5>,
			<&vdosys1 CLK_VDO1_PADDING6>,
			<&vdosys1 CLK_VDO1_PADDING7>,
			<&vdosys1 CLK_VDO1_DISP_RSZ0>,
			<&vdosys1 CLK_VDO1_DISP_RSZ1>,
			<&vdosys1 CLK_VDO1_DISP_RSZ2>,
			<&vdosys1 CLK_VDO1_DISP_RSZ3>,
			<&vdosys1 CLK_VDO1_MERGE0_DL_ASYNC>,
			<&vdosys1 CLK_VDO1_MERGE1_DL_ASYNC>,
			<&vdosys1 CLK_VDO1_MERGE2_DL_ASYNC>,
			<&vdosys1 CLK_VDO1_MERGE3_DL_ASYNC>;
		clock-names =
			"vdo1_mdp_rdma0",
			"vdo1_mdp_rdma1",
			"vdo1_mdp_rdma2",
			"vdo1_mdp_rdma3",
			"vdo1_mdp_rdma4",
			"vdo1_mdp_rdma5",
			"vdo1_mdp_rdma6",
			"vdo1_mdp_rdma7",
			"vdo1_merge0",
			"vdo1_merge1",
			"vdo1_merge2",
			"vdo1_merge3",
			"vdo1_pad0",
			"vdo1_pad1",
			"vdo1_pad2",
			"vdo1_pad3",
			"vdo1_pad4",
			"vdo1_pad5",
			"vdo1_pad6",
			"vdo1_pad7",
			"vdo1_rsz1",
			"vdo1_rsz2",
			"vdo1_rsz3",
			"vdo1_rsz4",
			"vdo1_merge0_async",
			"vdo1_merge1_async",
			"vdo1_merge2_async",
			"vdo1_merge3_async";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA1)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA2)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA3)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA4)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA5)
			&mmqos SLAVE_COMMON(1)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA6)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA7)
			&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"mdp_rdma0",
			"mdp_rdma1",
			"mdp_rdma2",
			"mdp_rdma3",
			"mdp_rdma4",
			"mdp_rdma5",
			"mdp_rdma6",
			"mdp_rdma7";
		mediatek,larb = <&larb2>;
		mediatek,smi-id = <0>;
		iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA0>;
		interrupts =
			<GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma0*/
			<GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma1*/
			<GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma2*/
			<GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma3*/
			<GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma4*/
			<GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma5*/
			<GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma6*/
			<GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>, /*rdma7*/
			<GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH 0>, /*merge0*/
			<GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>, /*merge1*/
			<GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>, /*merge2*/
			<GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>; /*merge3*/
	};

	disp_merge5: disp_vpp_merge5@1c110000 {
		compatible = "mediatek,mt8188-disp-merge";
		reg = <0 0x1c110000 0 0x1000>;
		interrupts = <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&vdosys1 CLK_VDO1_VPP_MERGE4>,
			 <&vdosys1 CLK_VDO1_MERGE4_DL_ASYNC>;
		clock-names = "merge5","merge5_async";
		//power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
	};

	disp_dpi0: disp_dpi0@1c111000 {
		compatible = "mediatek,mt8188-dpi";
		reg = <0 0x1c111000 0 0x1000>;
		interrupts = <GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH 0>;
		status = "disabled";
	};

	disp_dpi1: disp_dpi1@1c112000 {
		compatible = "mediatek,mt8188-dpi";
		reg = <0 0x1c112000 0 0x1000>;
		mediatek,vdosys1-dpi = <&vdosys1 0x0>;
		interrupts = <GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		clocks = <&vdosys1 CLK_VDO1_DPI1>,
			 <&vdosys1 CLK_VDO1_DPI1_MM>;
		clock-names = "pixel", "engine";
		status = "disabled";
	};

	dp_intf1: dp_intf1@1c113000 {
		compatible = "mediatek,mt8188-dp_intf";
		reg = <0 0x1c113000 0 0x1000>;
		interrupts = <GIC_SPI 525 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		clocks = <&vdosys1 CLK_VDO1_DP_INTF0_MMCK>,
			 <&vdosys1 CLK_VDO1_DPINTF>,
			 <&topckgen CLK_TOP_DP_SEL>,
			 <&topckgen CLK_TOP_TVDPLL2_D2>,
			 <&topckgen CLK_TOP_TVDPLL2_D4>,
			 <&topckgen CLK_TOP_TVDPLL2_D8>,
			 <&topckgen CLK_TOP_TVDPLL2_D16>,
			 <&topckgen CLK_TOP_TVDPLL2>;
		clock-names = "engine",
			      "ck_cg",
			      "pixel",
			      "TVDPLL_D2",
			      "TVDPLL_D4",
			      "TVDPLL_D8",
			      "TVDPLL_D16",
			      "pll";
		status = "disabled";
	};

	disp_ethdr@1c114000 {
		compatible = "mediatek,mt8188-disp-ethdr";
		reg = <0 0x1c114000 0 0x1000>,
		      <0 0x1c115000 0 0x1000>,
		      <0 0x1c117000 0 0x1000>,
		      <0 0x1c119000 0 0x1000>,
		      <0 0x1c11A000 0 0x1000>,
		      <0 0x1c11B000 0 0x1000>,
		      <0 0x1c11C000 0 0x1000>;
		reg-names = "hdr_disp_mixer","hdr_vdo_fe0","hdr_vdo_fe1",
			    "hdr_gfx_fe0","hdr_gfx_fe1","hdr_vdo_be",
			    "hdr_adl_ds";
		clocks = <&vdosys1 CLK_VDO1_DISP_MIXER>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_FE0>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_FE1>,
			 <&vdosys1 CLK_VDO1_HDR_GFX_FE0>,
			 <&vdosys1 CLK_VDO1_HDR_GFX_FE1>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_BE>,
			 <&vdosys1 CLK_VDO1_26M_SLOW>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_FE0_DL_ASYNC>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_FE1_DL_ASYNC>,
			 <&vdosys1 CLK_VDO1_HDR_GFX_FE0_DL_ASYNC>,
			 <&vdosys1 CLK_VDO1_HDR_GFX_FE1_DL_ASYNC>,
			 <&vdosys1 CLK_VDO1_HDR_VDO_BE_DL_ASYNC>;
		clock-names = "hdr_disp_mixer","hdr_vdo_fe0","hdr_vdo_fe1",
			      "hdr_gfx_fe0","hdr_gfx_fe1","hdr_vdo_be",
				  "hdr_adl_ds","hdr_vdo_fe0_async",
				  "hdr_vdo_fe1_async","hdr_gfx_fe0_async",
				  "hdr_gfx_fe1_async","hdr_vdo_be_async";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		mediatek,larb = <&larb3>;
		mediatek,smi-id = <1>;
		iommus = <&vpp_iommu M4U_PORT_L3_HDR_DS_SMI>,
			 <&vpp_iommu M4U_PORT_L3_HDR_ADL_SMI>;
		interrupts = <GIC_SPI 566 IRQ_TYPE_LEVEL_HIGH 0>; /*disp mixer*/
	};

	hdmi0: hdmi@1c300000 {
		compatible = "mediatek,mt8188-hdmi";
		reg = <0 0x1c300000 0 0x1000>;
		power-domains = <&spm MT8188_POWER_DOMAIN_HDMI_TX>;
		clocks = <&topckgen CLK_TOP_UNIVPLL_D6_D4>,
			 <&topckgen CLK_TOP_MSDCPLL_D2>,
			 <&topckgen CLK_TOP_HDMI_APB_SEL>,
			 <&topckgen CLK_TOP_UNIVPLL_D4_D8>,
			 <&topckgen CLK_TOP_HDCP_SEL>,
			 <&topckgen CLK_TOP_HDCP_24M_SEL>,
			 <&vppsys1 CLK_VPP1_VPP_SPLIT_HDMI>;
		clock-names = "univpll_d6_d4",
			      "msdcpll_d2",
			      "hdmi_apb_sel",
			      "univpll_d4_d8",
			      "hdcp_sel",
			      "hdcp24_sel",
			      "split_hdmi";
		interrupts = <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH 0>;
		pinctrl-names = "default";
		pinctrl-0 = <&hdmi_pin>;
		phys = <&hdmi_phy>;
		phy-names = "hdmi";
		cec = <&cec>;
		ddc-i2c-bus = <&hdmiddc0>;
		status = "disabled";
	};

	hdmirx0: hdmirx@1c400000 {
		compatible = "mediatek,mt8188-hdmirx";
		nvmem-cells = <&hdmirx_efuse &hdmirx_rterm>;
		nvmem-cell-names = "phy-hdmirx","phy-rterm";
		//power-domains = <&spm MT8188_POWER_DOMAIN_HDMI_RX>;
		clocks = <&topckgen CLK_TOP_HDMI_APB_SEL>,
			 <&topckgen CLK_TOP_MSDCPLL_D2>,
			 <&clk26m>,
			 <&clk26m>,
			 <&clk26m>;
		clock-names = "hdmiclksel",
		      "hdmiclk208m",
		      "hdcpclksel",
		      "hdcpclk104m",
		      "hdmisel";
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		reg = <0 0x1c400000 0 0x1000>, /* rx */
		      <0 0x1c300000 0 0x1000>, /* tx */
		      <0 0x11d5f000 0 0x1000>, /* vdout */
		      <0 0x11d60000 0 0x3000>, /* phy */
		      <0 0x10014800 0 0x0400>, /* scdc */
		      <0 0x10014400 0 0x0400>, /* edid */
		      <0 0x1000c000 0 0x1000>, /* apmixedsys */
		      <0 0x10000000 0 0x1000>, /* topckgen */
		      <0 0x10007000 0 0x1000>; /* toprgu */
		interrupts = <GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH 0>;
		status = "disabled";
	};

	edp_tx: edp_tx@1c500000 {
		compatible = "mediatek,mt6885-dp_tx";
		reg = <0 0x1c500000 0 0x8000>;
		power-domains = <&spm MT8188_POWER_DOMAIN_EDP_TX>;
		interrupts = <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>;
		status = "disabled";
	};

	dp_tx: dp_tx@1c600000 {
		compatible = "mediatek,mt8195-dp-tx";
		reg = <0 0x1c600000 0 0x8000>;
		nvmem-cells = <&dp_calibration>;
		nvmem-cell-names = "dp_calibration_data";
		power-domains = <&spm MT8188_POWER_DOMAIN_DP_TX>;
		interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>;
		status = "disabled";
	};

	aliases {
		ovl0 = &disp_ovl0;
		wdma0 = &disp_wdma0;
		rdma0 = &disp_rdma0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		dsi0 = &disp_dsi0;
		dsi1 = &disp_dsi1;
		merge0 = &disp_merge0;
		merge5 = &disp_merge5;
		dpi0 = &disp_dpi0;
		dpi1 = &disp_dpi1;
		dp_intf0 = &dp_intf0;
		dp_intf1 = &dp_intf1;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		mmc0 = &mmc0;
		mmc1 = &mmc1;
		mmc2 = &mmc2;
	};

	apu_top_3: apu_top_3 {
		compatible = "mt8188,apu_top_3";
		clocks = <&topckgen CLK_TOP_DSP_SEL>,
			 <&topckgen CLK_TOP_DSP1_SEL>,
			 <&topckgen CLK_TOP_DSP2_SEL>,
			 <&topckgen CLK_TOP_DSP3_SEL>,
			 <&topckgen CLK_TOP_DSP4_SEL>,
			 <&topckgen CLK_TOP_DSP5_SEL>,
			 <&topckgen CLK_TOP_DSP6_SEL>,
			 <&topckgen CLK_TOP_DSP7_SEL>;
		clock-names = "clk_top_dsp_sel",
			      "clk_top_dsp1_sel",
			      "clk_top_dsp2_sel",
			      "clk_top_dsp3_sel",
			      "clk_top_dsp4_sel",
			      "clk_top_dsp5_sel",
			      "clk_top_dsp6_sel",
			      "clk_top_dsp7_sel";
		reg = <0 0x10006000 0 0x1000>,		// sys_spm
		      <0 0x19020000 0 0x1000>,		// apu_rcx
		      <0 0x190e0000 0 0x1000>,		// apu_vcore
		      <0 0x190e1000 0 0x1000>,		// apu_md32_mbox
		      <0 0x190f0000 0 0x1000>,		// apu_rpc
		      <0 0x190f1000 0 0x1000>,		// apu_pcu
		      <0 0x190f2000 0 0x1000>,		// apu_ao_ctl
		      <0 0x190f3000 0 0x1000>,		// apu_pll
		      <0 0x190f4000 0 0x1000>,		// apu_acc
		      <0 0x190f6000 0 0x1000>,		// apu_are0
		      <0 0x190f7000 0 0x1000>,		// apu_are1
		      <0 0x190f8000 0 0x1000>,		// apu_are2
		      <0 0x19100000 0 0x40000>,		// apu_acx0
		      <0 0x19140000 0 0x1000>;		// apu_acx0_rpc_lite
		reg-names =
			"sys_spm",
			"apu_rcx",
			"apu_vcore",
			"apu_md32_mbox",
			"apu_rpc",
			"apu_pcu",
			"apu_ao_ctl",
			"apu_pll",
			"apu_acc",
			"apu_are0",
			"apu_are1",
			"apu_are2",
			"apu_acx0",
			"apu_acx0_rpc_lite";
		consumer = <&apu_iommu0>, <&apu_iommu1>;
		apusys,thermal-zones = "apu";
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		status = "disabled";
	};

	mdla_devfreq: mdla_devfreq {
		compatible = "mediatek,mt8188-mdla-devfreq";
		#cooling-cells = <2>;
	};

	vpu_devfreq: vpu_devfreq {
		compatible = "mediatek,mt8188-vpu-devfreq";
		#cooling-cells = <2>;
	};

	apusys_hw_logger:apusys_hw_logger {
		compatible = "mediatek,apusys_hw_logger";
		reg = <0 0x19024000 0 0x1000>,
			<0 0x190e1000 0 0x1000>;
		reg-names = "apu_logtop",
				"apu_mbox";
		interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "apu_logtop";
		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		iommus = <&apu_iommu1 M4U_PORT_L1_APU_CODE>;
		status = "disabled";
	};

	apusys_sw_logger: apusys_sw_logger {
		compatible = "mediatek,apusys_sw_logger";

		reg = <0 0x190e1000 0 0x1000>;
		reg-names = "apu_mbox";

		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		iommus = <&apu_iommu1 M4U_PORT_L1_APU_CODE>;
		status = "disabled";
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	/*
	 * dsu ecc irq (nFAULTIRQ[0]) must be at the end of
	 * the list, due to we shouldn't force set affinity
	 * in the driver.
	 */
	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <2>;
		err_level = <0>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 8250.nr_uarts=4 root=/dev/ram \
			androidboot.hardware=mt8188 vmalloc=496M swiotlb=noforce \
			firmware_class.path=/vendor/firmware cgroup.memory=nosocket,nokmem \
			maxcpus=8 loop.max_part=7 earlycon=uart8250,mmio32,0x11001100 \
			loglevel=8 initcall_debug=1 sysrq_always_enabled=1";
		kaslr-seed = <0 0>;
		atag,videolfb-fb_base_l = <0x7e020000>;
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-islcmfound = <1>;
		atag,videolfb-islcm_inited = <0>;
		atag,videolfb-fps= <6000>;
		atag,videolfb-vramSize= <0x1be0000>;
		atag,videolfb-lcmname= "nt35595_fhd_dsi_cmd_truly_nt50358_drv";
	};

	debug-kinfo {
		memory-region = <&mrdump>;
		compatible = "google,debug-kinfo";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x000>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu1: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x100>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x200>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x300>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x400>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x500>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l>;
			capacity-dmips-mhz = <282>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a78", "arm,armv8";
			reg = <0x600>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2200000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a78", "arm,armv8";
			reg = <0x700>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2200000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <95>;
				min-residency-us = <580>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <45>;
				exit-latency-us = <140>;
				min-residency-us = <740>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010002>;
				local-timer-stop;
				entry-latency-us = <55>;
				exit-latency-us = <155>;
				min-residency-us = <840>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010002>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <200>;
				min-residency-us = <1000>;
			};
			mcusysoff: mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010701>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1400>;
				min-residency-us = <13200>;
			};
			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f01>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1800>;
				min-residency-us = <13200>;
			};
			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f02>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <1850>;
				min-residency-us = <13200>;
			};
			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f03>;
				local-timer-stop;
				entry-latency-us = <640>;
				exit-latency-us = <2800>;
				min-residency-us = <13200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	clocks {
		clk26m: oscillator0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
			clock-output-names = "clk26m";
		};

		clk13m: oscillator1 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
			clock-output-names = "clk13m";
		};

		clk32k: oscillator2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
			clock-output-names = "clk32k";
		};
	};

	cmdq-bw-mon {
		compatible = "mediatek,cmdq-bw-mon";
		mboxes = <&gce_mbox_d 22 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
#if 0
		smi_mon = <&smi_common1>, <&smi_common2>;
#endif
		bw_mon_gpr = /bits/ 8 <GCE_GPR_R13>;
	};

	cmdq_test: cmdq_test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce_mbox>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce_mbox 23 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox_d 23 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	consys_reset: consys_reset {
		compatible = "mediatek,consys-reset";
	};

	dfd {
		compatible = "mediatek,dfd";
		mediatek,enabled = <1>;
		mediatek,chain_length = <0xc350>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <1>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_ap_addr_offset = <24>;
		mediatek,dfd_latch_offset = <0x48>;
	};

	disp_pseudo_ovl_l2 {
		compatible = "mediatek,mt8188-pseudo-ovl-larb";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		mediatek,larb-id = <2>;
		iommus = <&vdo_iommu M4U_PORT_L2_MDP_RDMA0>,
			 <&vdo_iommu M4U_PORT_L2_MDP_RDMA2>,
			 <&vdo_iommu M4U_PORT_L2_MDP_RDMA4>,
			 <&vdo_iommu M4U_PORT_L2_MDP_RDMA6>;
	};

	disp_pseudo_ovl_l3 {
		compatible = "mediatek,mt8188-pseudo-ovl-larb";
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
		mediatek,larb-id = <3>;
		iommus = <&vpp_iommu M4U_PORT_L3_MDP_RDMA1>,
			 <&vpp_iommu M4U_PORT_L3_MDP_RDMA3>,
			 <&vpp_iommu M4U_PORT_L3_MDP_RDMA5>,
			 <&vpp_iommu M4U_PORT_L3_MDP_RDMA7>;
	};

	dram_ctrl {
		compatible = "mediatek,dram-qosctrl";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>;
	};

	dsu-pmu {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
		       <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	emiisu {
		compatible = "mediatek,mt8188-emiisu",
			     "mediatek,common-emiisu";
		ctrl_intf = <0>;
	};

	firmware: firmware {
		android: android {
			compatible = "android,firmware";
			fstab: fstab {
				compatible = "android,fstab";
			};
		};

		optee {
			compatible = "linaro,optee-tz";
			method = "smc";

			clocks = <&infracfg_ao CLK_INFRA_AO_GCPU>,
				 <&infracfg_ao CLK_INFRA_AO_GCPU_66M_BCLK>,
				 <&infracfg_ao CLK_INFRA_AO_GCPU_133M_BCLK>;
			clock-names = "gcpu_ck", "gcpu_bclk", "dram_ck";
		};
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	gpio_key: gpio_key {
		compatible = "gpio-keys";
	};

	gpufreq: gpufreq {
		compatible = "mediatek,gpufreq";
		nvmem-cells = <&gpu_segment_table0 &gpu_segment_table1 &gpu_segment_table2>;
		nvmem-cell-names = "segment_table0", "segment_table1", "segment_table2";
		clocks =
			<&topckgen CLK_TOP_MFG_CK_FAST_REF_SEL>,
			<&apmixedsys CLK_APMIXED_MFGPLL>,
			<&topckgen CLK_TOP_MFGPLL>,
			<&topckgen CLK_TOP_MFG_CORE_TMP_SEL>,
			<&mfgcfg CLK_MFGCFG_BG3D>;
		clock-names =
			"clk_mux",		/* switch main/sub */
			"clk_pll_src",
			"clk_main_parent",	/* main pll freq */
			"clk_sub_parent",	/* default 356.5 MHz */
			"subsys_bg3d";
		power-domains =
			<&spm MT8188_POWER_DOMAIN_MFG2>,
			<&spm MT8188_POWER_DOMAIN_MFG3>,
			<&spm MT8188_POWER_DOMAIN_MFG4>;
	};

	gpu_mali_opp: opp-table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp00 {
			opp-hz = /bits/ 64 <950000000>;
			opp-microvolt = <800000>;
		};
		opp01 {
			opp-hz = /bits/ 64 <915000000>;
			opp-microvolt = <775000>;
		};
		opp02 {
			opp-hz = /bits/ 64 <880000000>;
			opp-microvolt = <750000>;
		};
		opp03 {
			opp-hz = /bits/ 64 <835000000>;
			opp-microvolt = <731250>;
		};
		opp04 {
			opp-hz = /bits/ 64 <790000000>;
			opp-microvolt = <712500>;
		};
		opp05 {
			opp-hz = /bits/ 64 <760000000>;
			opp-microvolt = <700000>;
		};
		opp06 {
			opp-hz = /bits/ 64 <730000000>;
			opp-microvolt = <687500>;
		};
		opp07 {
			opp-hz = /bits/ 64 <700000000>;
			opp-microvolt = <675000>;
		};
		opp08 {
			opp-hz = /bits/ 64 <670000000>;
			opp-microvolt = <662500>;
		};
		opp09 {
			opp-hz = /bits/ 64 <640000000>;
			opp-microvolt = <650000>;
		};
		opp10 {
			opp-hz = /bits/ 64 <598000000>;
			opp-microvolt = <637500>;
		};
		opp11 {
			opp-hz = /bits/ 64 <556000000>;
			opp-microvolt = <625000>;
		};
		opp12 {
			opp-hz = /bits/ 64 <515000000>;
			opp-microvolt = <612500>;
		};
		opp13 {
			opp-hz = /bits/ 64 <473000000>;
			opp-microvolt = <600000>;
		};
		opp14 {
			opp-hz = /bits/ 64 <431000000>;
			opp-microvolt = <587500>;
		};
		opp15 {
			opp-hz = /bits/ 64 <390000000>;
			opp-microvolt = <575000>;
		};
	};

	hdmiddc0: ddc_i2c {
		compatible = "mediatek,mt8195-hdmi-ddc", "mediatek,mt8188-hdmi-ddc";
		clocks = <&clk26m>;
		clock-names = "ddc-i2c";
	};

	ice: ice_debug {
	    compatible = "mediatek,ice_debug";
	    clocks = <&infracfg_ao CLK_INFRA_AO_DEBUGSYS>;
	    clock-names = "ice_dbg";
	};

	ion: ion {
		compatible = "mediatek,ion";
		/* use only the one of lines when this IOMMU is opened */
		 iommus = <&vdo_iommu M4U_PORT_L0_DISP_FAKE_ENG0>;
		/* iommus = <&vpp_iommu M4U_PORT_L1_DISP_FAKE_ENG1>; */
		/* iommus = <&apu_iommu0 M4U_PORT_L0_APU_CODE>; */
	};

	ircut: ircut {
		compatible = "mediatek,icr";
	};

	leakage {
		compatible = "mediatek,mt8188-static-power";
		nvmem = <&efuse>;
		nvmem-names = "mtk_efuse";
		hrid = <0x0030 0x0034 0x0038 0x003c>;
		domain = "GPU", "VCORE", "ISP", "ISP_SRAM",
			 "MCU", "ADSP", "APU",
			 "VCORE_SRAM", "VCORE_OFF", "BCPU", "LCPU",
			 "BCPU_SRAM", "LCPU_SRAM", "GPU_SRAM", "APU_SRAM";
		GPU =		<0x021c 0xff000000 800 30 1 0>;
		VCORE =		<0x021c   0xff0000 725 30 1 0>;
		ISP =		<0x021c     0xff00 725 30 1 0>;
		ISP_SRAM =	<0x021c       0xff 750 30 1 0>;
		MCU =		<0x0220 0xff000000 900 30 1 0>;
		ADSP =		<0x0220   0xff0000 725 30 1 0>;
		APU =		<0x0220     0xff00 775 30 1 0>;
		VCORE_SRAM =	<0x0224 0xff000000 750 30 1 0>;
		VCORE_OFF =	<0x0224   0xff0000 550 30 1 0>;
		BCPU =		<0x0224     0xff00 900 30 2 0>;
		LCPU =		<0x0224       0xff 900 30 6 0>;
		BCPU_SRAM =	<0x0228 0xff000000 900 30 1 0>;
		LCPU_SRAM =	<0x0228   0xff0000 900 30 1 0>;
		GPU_SRAM =	<0x0228     0xff00 800 30 1 0>;
		APU_SRAM =	<0x0228       0xff 800 30 1 0>;
	};

	mdla: mdla {
		compatible = "mediatek, mdla-rv";
		core_num = <1>;
		version = <0x81390300>;
		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_CODE>;
		status = "disabled";
	};

	mdp_larb4 {
		compatible = "mediatek,mdp-larb";
		mediatek,larb-id = <SMI_L4_ID>;
		iommus = <&vpp_iommu M4U_PORT_L4_MDP_RDMA>,
			 <&vpp_iommu M4U_PORT_L4_MDP_WROT>;
		dma_mask_bit = <34>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
	};

	mdp_larb5 {
		compatible = "mediatek,mdp-larb";
		mediatek,larb-id = <SMI_L5_ID>;
		iommus = <&vdo_iommu M4U_PORT_L5_SVPP1_MDP_RDMA>,
			 <&vdo_iommu M4U_PORT_L5_SVPP2_MDP_RDMA>,
			 <&vdo_iommu M4U_PORT_L5_SVPP1_MDP_WROT>,
			 <&vdo_iommu M4U_PORT_L5_SVPP2_MDP_WROT>;
		dma_mask_bit = <34>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
	};

	mdp_larb6 {
		compatible = "mediatek,mdp-larb";
		mediatek,larb-id = <SMI_L6_ID>;
		iommus = <&vpp_iommu M4U_PORT_L6_SVPP3_MDP_RDMA>,
			 <&vpp_iommu M4U_PORT_L6_SVPP3_MDP_WROT>;
		dma_mask_bit = <34>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
	};

	mdp_larb7 {
		compatible = "mediatek,mdp-larb";
		mediatek,larb-id = <SMI_L7_ID>;
		mediatek,larb = <&larb7>;
		iommus = <&vpp_iommu M4U_PORT_L7_WPE_RDMA_0>,
				<&vpp_iommu M4U_PORT_L7_WPE_RDMA_1>,
				<&vpp_iommu M4U_PORT_L7_WPE_WDMA_0>;

		dma_mask_bit = <34>;
		dma-ranges = <0x2 0x0 0x0 0x40000000 0x1 0x0>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-size = <0 0x10000000>;
		prot-sharedmem-size = <0 0x8000000>;
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";

		operating-points-v2 = <&opp_table_vpp>;
		mediatek,support-mux =  "vpp", "vdo",
					"warp", "ethdr", "venc", "vdec";
		mediatek,mux-vpp = "TOP_MAINPLL_D5_D2",
				   "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				   "TOP_TVDPLL1";
		mediatek,mux-vdo = "TOP_MAINPLL_D5_D2",
				   "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				   "TOP_TVDPLL1";
		mediatek,mux-warp = "TOP_MAINPLL_D4_D2",
				    "TOP_MAINPLL_D6", "TOP_MAINPLL_D5",
				    "TOP_UNIVPLL_D4";
		mediatek,mux-ethdr = "TOP_MMPLL_D5_D4",
				     "TOP_UNIVPLL_D6_D2", "TOP_MMPLL_D7",
				     "TOP_UNIVPLL_D6";
		mediatek,mux-venc = "TOP_UNIVPLL_D5_D2",
				    "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6",
				    "TOP_UNIVPLL_D4";
		mediatek,mux-vdec = "TOP_MAINPLL_D5_D2",
				    "TOP_UNIVPLL_D5_D2", "TOP_UNIVPLL_D6",
				    "TOP_TVDPLL2";

		dvfsrc-vcore-supply = <&dvfsrc_vcore>;

		mediatek,action = <1>;

		clocks = <&topckgen CLK_TOP_VPP_SEL>,	/* 0 */
			 <&topckgen CLK_TOP_VPP_SEL>,	/* 1 */
			 <&topckgen CLK_TOP_WPE_VPP_SEL>,	/* 2*/
			 <&topckgen CLK_TOP_ETHDR_SEL>,	/* 3 */
			 <&topckgen CLK_TOP_VENC_SEL>,	/* 4 */
			 <&topckgen CLK_TOP_VDEC_SEL>,	/* 5 */
			 <&topckgen CLK_TOP_MAINPLL_D5_D2>,	/* 5 */
			 <&topckgen CLK_TOP_UNIVPLL_D4_D2>,	/* 6 */
			 <&topckgen CLK_TOP_UNIVPLL_D6>,	/* 7 */
			 <&topckgen CLK_TOP_TVDPLL1>,	/* 8 */
			 //wpe
			 <&topckgen CLK_TOP_MAINPLL_D4_D2>,	/* 9 */
			 <&topckgen CLK_TOP_MAINPLL_D6>,	/* 10 */
			 <&topckgen CLK_TOP_MAINPLL_D5>,	/* 11 */
			 <&topckgen CLK_TOP_UNIVPLL_D4>,	/* 12 */
			 //ethdr
			 <&topckgen CLK_TOP_MMPLL_D5_D4>,	/* 13 */
			 <&topckgen CLK_TOP_UNIVPLL_D6_D2>,	/* 14 */
			 <&topckgen CLK_TOP_MMPLL_D7>,	/* 15 */
			 //venc
			 <&topckgen CLK_TOP_UNIVPLL_D5_D2>,	/* 16 */
			 <&topckgen CLK_TOP_MMPLL_D4_D2>,	/* 17 */
			 <&topckgen CLK_TOP_MMPLL_D6>,	/* 18 */
			 //vdec
			 <&topckgen CLK_TOP_TVDPLL2>;	/* 19 */

		clock-names =   "vpp",	/* 0 */
				"vdo",	/* 1 */
				"warp",	/* 2 */
				"ethdr",	/* 3 */
				"venc",	/* 4 */
				"vdec",	/* 5 */
				"TOP_MAINPLL_D5_D2",	/* 5 */
				"TOP_UNIVPLL_D4_D2",	/* 6 */
				"TOP_UNIVPLL_D6",	/* 7 */
				"TOP_TVDPLL1",	/* 8 */
				"TOP_MAINPLL_D4_D2",	/* 9 */
				"TOP_MAINPLL_D6",	/* 10 */
				"TOP_MAINPLL_D5",	/* 11 */
				"TOP_UNIVPLL_D4",	/* 12 */
				"TOP_MMPLL_D5_D4",	/* 13 */
				"TOP_UNIVPLL_D6_D2",	/* 14 */
				"TOP_MMPLL_D7",	/* 15 */
				"TOP_UNIVPLL_D5_D2",	/* 16 */
				"TOP_MMPLL_D4_D2",	/* 17 */
				"TOP_MMPLL_D6",	/* 18 */
				"TOP_TVDPLL2";	/* 19 */
	};

	mmqos: interconnect {
		compatible = "mediatek,mt8188-mmqos";
		#interconnect-cells = <1>;
		mediatek,larbs = <&larb0 &larb1 &larb2 &larb3 &larb4
				  &larb5 &larb6 &larb7 &larb9 &larb10 &larb11a
				  &larb11b &larb11c &larb12 &larb13 &larb14
				  &larb15 &larb16a &larb16b &larb17a &larb17b
				  &larb19 &larb21 &larb23 &larb27>;
		mediatek,commons = <&vdo_smi_common>, <&vpp_smi_common>;
		clocks = <&topckgen CLK_TOP_VPP_SEL>;
		clock-names = "mm";
		interconnects = <&ddr_emi MT6873_MASTER_MMSYS
					&ddr_emi MT6873_SLAVE_DDR_EMI>,
				<&ddr_emi MT6873_MASTER_HRT_MMSYS
					&ddr_emi MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
	};

	mtee {
		compatible = "mediatek,mtee";
	};

	mtk_composite_v4l2_2: mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	mtkfb: mtkfb {
		compatible = "mediatek,mtkfb";
	};

	mtk_apu_mem_code: mtk_apu_mem_code {
		compatible = "mediatek, apu_mem_code";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0xc0000000>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_CODE>;
		status = "disabled";
	};

	mtk_apu_mem_data: mtk_apu_mem_data {
		compatible = "mediatek, apu_mem_data";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x1 0x0 0x0 0x40000000 0x3 0x0>;
		iommus = <&apu_iommu0 M4U_PORT_L0_APU_DATA>;
		status = "disabled";
	};

	mtl_rx_setup: rx-queues-config {
		snps,rx-queues-to-use = <1>;
		snps,rx-sched-sp;
		queue0 {
			snps,dcb-algorithm;
			snps,map-to-dma-channel = <0x0>;
			snps,priority = <0x0>;
		};
	};

	mtl_tx_setup: tx-queues-config {
		snps,tx-queues-to-use = <3>;
		snps,tx-sched-wrr;
		queue0 {
			snps,weight = <0x10>;
			snps,dcb-algorithm;
			snps,priority = <0x0>;
		};
		queue1 {
			snps,weight = <0x11>;
			snps,dcb-algorithm;
			snps,priority = <0x1>;
		};
		queue2 {
			snps,weight = <0x12>;
			snps,dcb-algorithm;
			snps,priority = <0x2>;
		};
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ccu: opp-table-ccu {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <499000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ethdr: opp-table-ethdr {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <137000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <208000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <392000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ipe: opp-table-ipe {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vpp: opp-table-vpp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vdo: opp-table-vdo {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_warp: opp-table-warp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <250000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <249000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	pda2: pda2 {
		compatible = "mediatek,camera-pda2";
#if 0
		iommus = <&iommu1 M4U_PORT_L14_CAM_PDAI_1>,
			 <&iommu1 M4U_PORT_L14_CAM_PDAO>;
#endif
	};

	pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <7>;
		mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
		mediatek,clkbuf-output-impedance = <6 4 6 4 0 0 6>;
		mediatek,clkbuf-controls-for-desense = <0 4 0 4 0 0 0>;
		mediatek,clkbuf-driving-current = <1 1 1 1 1 1 1>;
		mediatek,bblpm-support = "enable";

		pwrap-dcxo-en = <0x190 0 0x190 1 0x190 0>;
		pwrap-dcxo-cfg = <0x194 0x1A4>;
		spm-pwr-status = <0x160 0 0x160 1>;

		pwrap = <&pwrap>;
		sleep = <&sleep>;
	};

	pmu-a55 {
		compatible = "arm,cortex-a55-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
	};

	pmu-a78 {
		compatible = "arm,cortex-a78-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pwmleds: pwmleds {
		compatible = "pwm-leds";
		status = "disabled";
		backlight {
			label = "lcd-backlight";
			pwms = <&disp_pwm0 0 500000>;
			max-brightness = <255>;
			pwm-names = "lcd-backlight";
		};
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		mrdump: mrdump-reserve {
			compatible = "mediatek,aee_debug_kinfo";
			status = "okay";
			size = <0x0 0x10000>;
			alignment = <0x0 0x10000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0 0x610000>; /* 6M + 64K */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		adsp_mem_reserved: adsp_mem_region {
			compatible = "mediatek,adsp-reserved-memory";
			no-map;
			reg = <0 0x50000000 0 0x1a00000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0 0x910000>; /* 9M + 64K */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0 0x00300000>; /*3 MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
			alloc-range = <0 0x80000000 2 0x40000000>;
		};

	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr_port = <1>;
		// en_wd0_port0;
	};

	sound: sound {
		compatible = "mediatek,mt8188-sound";
		mediatek,platform = <&afe>;
		mediatek,adsp-platform = <&adsp_pcm>;
		status = "disabled";
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	stmmac_axi_setup: stmmac-axi-config {
		snps,wr_osr_lmt = <0x7>;
		snps,rd_osr_lmt = <0x7>;
		snps,blen = <0 0 0 0 16 8 4>;
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <1000>; /* milliseconds */
			polling-delay-passive = <100>; /* milliseconds */
			thermal-sensors = <&lvts 0>;
			sustainable-power = <1500>;

			trips {
				threshold: trip-point@0 {
					temperature = <68000>;
					hysteresis = <2000>;
					type = "passive";
				};

				target: target@1 {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};

				soc_max_crit: soc_max_crit@0 {
					temperature = <115000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
			cooling-maps {
				map0 {
					trip = <&target>;
					cooling-device = <&cpu0
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu1
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu2
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu3
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu4
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu5
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <2345>;
				};
				map1 {
					trip = <&target>;
					cooling-device = <&cpu6
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
							<&cpu7
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
				map2 {
					trip = <&target>;
					cooling-device = <&mdla_devfreq
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>,
						<&vpu_devfreq
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
				map3 {
					trip = <&target>;
					cooling-device = <&mali
						THERMAL_NO_LIMIT
						THERMAL_NO_LIMIT>;
					contribution = <1331>;
				};
			};
		};

		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
		};
		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
		};
		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
		};
		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
		};
		cpu_big0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
		};
		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
		};
		apu {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
		};
		soc1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
		};
		soc2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
		};
		soc3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
		};
		cam1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
		};
		cam2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
		};
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	typec_mux_switch: typec_mux_switch {
		compatible = "mediatek,typec_mux_switch";
		orientation-switch;
		status = "disabled";
	};

	typec_extcon: typec_extcon {
		compatible = "mediatek,extcon-usb";
		status = "disabled";
	};

	venc_l19 {
		compatible = "mediatek,mt8188-venc-larb";
		mediatek,larb-id = <SMI_L19_ID>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VENC>;
		dma-ranges = <0x1 0x0 0x0 0x40000000 0x1 0x0>;
		iommus = <&vdo_iommu M4U_PORT_L19_VENC_RCPU>,
			 <&vdo_iommu M4U_PORT_L19_VENC_REC>,
			 <&vdo_iommu M4U_PORT_L19_VENC_BSDMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_SV_COMV>,
			 <&vdo_iommu M4U_PORT_L19_VENC_RD_COMV>,
			 <&vdo_iommu M4U_PORT_L19_VENC_NBM_RDMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_NBM_RDMA_LITE>,
			 <&vdo_iommu M4U_PORT_L19_VENC_SUB_W_LUMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_FCS_NBM_RDMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_NBM_WDMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_NBM_WDMA_LITE>,
			 <&vdo_iommu M4U_PORT_L19_VENC_FCS_NBM_WDMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_CUR_LUMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_CUR_CHROMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_REF_LUMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_REF_CHROMA>,
			 <&vdo_iommu M4U_PORT_L19_VENC_SUB_R_LUMA>;
	};

	vdec_l21 {
		compatible = "mediatek,mt8188-vcodec-larb";
#if 1
		mediatek,larb-id = <SMI_L21_ID>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDEC1>;/* core0 */
		iommus = <&vdo_iommu M4U_PORT_L21_HW_VDEC_MC_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PP_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_RD_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PRED_WR_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_PPWRAP_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_TILE_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_VLD2_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_AVC_MV_EXT>,
			 <&vdo_iommu M4U_PORT_L21_HW_VDEC_UFO_EXT_C>;
		dma-ranges=<0x1 0x0 0x0 0x40000000 0x1 0x0>;
#endif
	};

	vdec_l23 {
		compatible = "mediatek,mt8188-vcodec-larb";
#if 1
		mediatek,larb-id = <SMI_L23_ID>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDEC0>;/* soc */
		iommus = <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_VLD2_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_AVC_MV_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_PRED_RD_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_TILE_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_LAT0_WDMA_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_UFO_ENC_EXT_C>,
			 <&vpp_iommu M4U_PORT_L23_HW_VDEC_MC_EXT_C>;
	  dma-ranges=<0x1 0x0 0x0 0x40000000 0x1 0x0>;
#endif
	};


	vdosys0_client {
		compatible = "mediatek,mt8188-vdosys_client";
		index = <0>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS0>;
		iommus = <&vpp_iommu M4U_PORT_L1_DISP_RDMA0>;
	};

	vdosys1_client {
		compatible = "mediatek,mt8188-vdosys_client";
		index = <1>;
		power-domains = <&spm MT8188_POWER_DOMAIN_VDOSYS1>;
	};

	vppsys0_client {
		compatible = "mediatek,mt8188-vppsys0_client";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS0>;
	};

	vppsys1_client {
		compatible = "mediatek,mt8188-vppsys1_client";
		power-domains = <&spm MT8188_POWER_DOMAIN_VPPSYS1>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	camera_fsync_ccu {
		compatible = "mediatek,camera_fsync_ccu";
		mediatek,ccu_rproc = <&ccu_rproc>;
	};

	ispdvfs: ispdvfs {
		compatible = "mediatek,ispdvfs";
		mediatek,ccu_rproc = <&ccu_rproc>;
		mediatek,support_micro_processor = <1>;
		operating-points-v2 = <&opp_table_img>;
		/*buck-vmm-supply = <&mt6359_vproc1_reg>;*/
		mediatek,disable_dvfs = <0>;

		mediatek,support_mux = "cam",
					"img", "ipe", "ccu";
		mediatek,mux_cam = "TOP_MAINPLL_D4_D2",
				   "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4",
				   "TOP_TVDPLL1";
		mediatek,mux_img = "TOP_MAINPLL_D4_D2",
				   "TOP_MAINPLL_D6", "TOP_MAINPLL_D4",
				   "TOP_IMGPLL";
		mediatek,mux_ipe = "TOP_MAINPLL_D4_D2",
				   "TOP_MAINPLL_D6", "TOP_MMPLL_D6",
				   "TOP_MAINPLL_D4";
		mediatek,mux_ccu = "TOP_MMPLL_D6",
				   "TOP_UNIVPLL_D5", "TOP_MAINPLL_D4_D2",
				   "TOP_UNIVPLL_D6";
		clocks = <&topckgen CLK_TOP_CAM_SEL>,	/* 0 */
			 <&topckgen CLK_TOP_IMG_SEL>,		/* 1 */
			 <&topckgen CLK_TOP_IPE_SEL>,		/* 2 */
			 <&topckgen CLK_TOP_CCU_SEL>,		/* 3 */
			 <&topckgen CLK_TOP_MAINPLL_D4_D2>,	/* 4 */
			 <&topckgen CLK_TOP_UNIVPLL_D6>,	/* 5 */
			 <&topckgen CLK_TOP_MAINPLL_D4>,	/* 6 */
			 <&topckgen CLK_TOP_TVDPLL1>,		/* 7 */
			 <&topckgen CLK_TOP_MAINPLL_D6>,	/* 8 */
			 <&topckgen CLK_TOP_IMGPLL>,		/* 9 */
			 <&topckgen CLK_TOP_MMPLL_D6>,		/* 10 */
			 <&topckgen CLK_TOP_UNIVPLL_D5>,	/* 11 */
			 <&topckgen CLK_TOP_UNIVPLL_D6>;	/* 12 */
		clock-names = "cam",	/* 0 */
				"img",	/* 1 */
				"ipe",	/* 2 */
				"ccu",	/* 3 */
				"TOP_MAINPLL_D4_D2",	/* 4 */
				"TOP_UNIVPLL_D6",		/* 5 */
				"TOP_MAINPLL_D4",		/* 6 */
				"TOP_TVDPLL1",			/* 7 */
				"TOP_MAINPLL_D6",		/* 8 */
				"TOP_IMGPLL",			/* 9 */
				"TOP_MMPLL_D6",			/* 10 */
				"TOP_UNIVPLL_D5",		/* 11 */
				"TOP_UNIVPLL_D6";		/* 12 */
		vmm_proxy_label: vmm-proxy {
			regulator-name = "dvfs-vmm";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <725000>;
		};
	};

	ccu_rproc: ccu_rproc@17080000 {
		compatible = "mediatek,ccu_rproc";
		reg = <0 0x17080000 0 0x9000>;
		interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,larbs = <&larb27>;
		clocks =        <&topckgen CLK_TOP_CCU_SEL>,
				<&topckgen CLK_TOP_CCU_AHB_SEL>,
				<&ccusys CLK_CCU_LARB27>,
				<&ccusys CLK_CCU_AHB>,
				<&ccusys CLK_CCU_CCU0>,
				<&camsys CLK_CAM_MAIN_LARB14>,
				<&camsys CLK_CAM_MAIN_CAM2MM1_GALS>;
		clock-names =   "CLK_TOP_CCUSYS_SEL",
				"CLK_TOP_CCU_AHB_SEL",
				"CLK_CCU_LARB",
				"CLK_CCU_AHB",
				"CLK_CCUSYS_CCU0",
				"CAM_LARB14",
				"CAM_MM1_GALS";
		mediatek,ccu_rproc1 = <&ccu_rproc1>;
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;

		iommus = <&vpp_iommu M4U_PORT_L27_CCUO>,
			 <&vpp_iommu M4U_PORT_L27_CCUI>;
		/*
		 *interconnects =
		 *<&mmqos MASTER_LARB_PORT(M4U_PORT_L27_CCUO)
		 *	&mmqos SLAVE_COMMON(1)>,
		 *<&mmqos MASTER_LARB_PORT(M4U_PORT_L27_CCUI)
		 *	&mmqos SLAVE_COMMON(1)>;
		 *interconnect-names =
		 *	"l27_ccuo",
		 *	"l27_ccui";
		 */
		secured = "yes";
		ccu_sramSize = <0x00020000>;
		ccu_sramOffset = <0x00020000>;
		ccu_dramSize = <0x00400000>;
		ccu_dramAddr = <0x80000000>;
		ccu_emiRegion = <20>;
	};

	ccu_rproc1: ccu_rproc1 {
		compatible = "mediatek,ccu_rproc1";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&vpp_iommu M4U_PORT_L27_CCUO2>,
			 <&vpp_iommu M4U_PORT_L27_CCUI2>;
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <2>;
			dram-num = <2>;
			dramc-ver = <2>;
			/*0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi 4:SLC*/
			met-emi-support-list = <0x4>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0x76c>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x66c>;
			ddrphy-ao-misc-cg-ctrl2 = <0x674>;
			dram-freq-default = <3733>;
			ddr-ratio-default = <8>;
			dram-type-default = <6>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};

			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1";
		};

		sspm_rts_header:sspm-rts-header {
			node-0 = "SSPM_PTPOD",
				"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
					 "test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,",
				"c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,",
				"d_times_down";

			node-7 = "SSPM_CM_MGR_RATIO",
				"ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,",
				"ratio_5,ratio_6,ratio_7";

			node-8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"vgpu,gpu_freq";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,L22,L23";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				"infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"srr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,acc_util_0,acc_util_1,",
				"trans_0,trans_1,mr4,ddr_freq";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				"enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
			node-63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss";
			node-65 = "SSPM_SLBC_WAY",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				"dsu_cycles";
		};
	};
};

&spmi {
	grpid = <11>;
	mt6315_6: mt6315@6 {
		compatible = "mediatek,mt6315-regulator";
		reg = <0x6 0 0xb 1>;

		regulators {
			mt6315_6_vbuck1: vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "Vbcpu";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2 4>;
				regulator-always-on;
				mtk,combined-regulator = <MT6315_VBUCK2>;
			};
			mt6315_6_vbuck3: vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "Vdd2";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2 4>;
				regulator-always-on;
			};
			mt6315_6_vbuck4: vbuck4 {
				regulator-compatible = "vbuck4";
				regulator-name = "Vddq";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2 4>;
				regulator-always-on;
			};
		};
	};
};

#include "mediatek/mt8188-clkitg.dtsi"
#include "mediatek/trusty.dtsi"
#include "mediatek/rt9471.dtsi"
