v 20121123 2
C 45600 46900 1 0 0 in-1.sym
{
T 45600 47200 5 10 0 0 0 0 1
device=INPUT
T 45800 47100 5 10 1 1 0 0 1
refdes=L
}
C 45600 46600 1 0 0 in-1.sym
{
T 45600 46900 5 10 0 0 0 0 1
device=INPUT
T 45800 46500 5 10 1 1 0 0 1
refdes=R
}
C 49200 44900 1 0 1 in-1.sym
{
T 49200 45200 5 10 0 0 0 6 1
device=INPUT
T 49000 45100 5 10 1 1 0 6 1
refdes=D
}
C 46700 45700 1 90 0 in-1.sym
{
T 46400 45700 5 10 0 0 90 0 1
device=INPUT
T 46600 45900 5 10 1 1 90 0 1
refdes=C#
}
C 48200 47400 1 0 0 in-1.sym
{
T 48200 47700 5 10 0 0 0 0 1
device=INPUT
T 48300 47600 5 10 1 1 0 0 1
refdes=Vdd
}
C 49600 47000 1 0 0 out-1.sym
{
T 49600 47300 5 10 0 0 0 0 1
device=OUTPUT
T 49700 47200 5 10 1 1 0 0 1
refdes=Q
}
C 49600 46800 1 0 0 out-1.sym
{
T 49600 47100 5 10 0 0 0 0 1
device=OUTPUT
T 49700 46700 5 10 1 1 0 0 1
refdes=Q#
}
N 47000 47000 46200 47000 4
N 46200 46700 47500 46700 4
C 48600 44700 1 0 1 not.sym
{
T 48350 44950 5 10 1 1 0 6 1
refdes=S2
}
C 45800 44700 1 0 0 2n7002.sym
{
T 45700 45100 5 10 1 1 0 0 1
refdes=M4
T 45900 45500 5 10 0 1 0 0 1
value=2N7002P
T 46300 45300 5 10 0 1 0 0 1
footprint=SOT23
T 47300 45300 5 10 0 1 0 0 1
device=NMOS
}
C 47400 44700 1 0 1 2n7002.sym
{
T 47500 45200 5 10 1 1 0 6 1
refdes=M3
T 47300 45500 5 10 0 1 0 6 1
value=2N7002P
T 46900 45300 5 10 0 1 0 6 1
footprint=SOT23
T 45900 45300 5 10 0 1 0 6 1
device=NMOS
}
N 45800 44300 45800 45000 4
C 46600 46000 1 0 0 2n7002.sym
{
T 46900 46300 5 10 1 1 0 0 1
refdes=M2
T 46700 46800 5 10 0 1 0 0 1
value=2N7002P
T 47100 46600 5 10 0 1 0 0 1
footprint=SOT23
T 48100 46600 5 10 0 1 0 0 1
device=NMOS
}
C 46600 46000 1 0 1 2n7002.sym
{
T 46300 46300 5 10 1 1 0 6 1
refdes=M1
T 46500 46800 5 10 0 1 0 6 1
value=2N7002P
T 46100 46600 5 10 0 1 0 6 1
footprint=SOT23
T 45100 46600 5 10 0 1 0 6 1
device=NMOS
}
N 46200 46500 46200 46700 4
N 47000 46500 47000 47000 4
C 48100 45900 1 90 0 in-1.sym
{
T 47800 45900 5 10 0 0 90 0 1
device=INPUT
T 48000 46100 5 10 1 1 90 0 1
refdes=C
}
C 47500 46400 1 0 0 pdtc114.sym
{
T 47600 47000 5 10 1 1 0 0 1
refdes=Q2
T 48200 46900 5 10 0 1 0 0 1
footprint=SC70
T 47600 47100 5 10 0 1 0 0 1
value=PDTC114TU
}
C 47000 46700 1 0 0 pdtc114.sym
{
T 47100 47300 5 10 1 1 0 0 1
refdes=Q1
T 47700 47200 5 10 0 1 0 0 1
footprint=SC70
T 47100 47400 5 10 0 1 0 0 1
value=PDTC114TU
}
N 47900 46900 48000 46900 4
N 47400 47200 48000 47200 4
N 48000 47200 48000 47100 4
N 47400 46400 47400 46800 4
N 47400 46400 47900 46400 4
N 47900 46400 47900 46500 4
C 48000 46000 1 0 0 latch.sym
{
T 49100 46500 5 10 1 1 0 0 1
refdes=S1
T 48400 46700 5 10 1 1 0 0 1
source=latch.sch
}
C 49400 45900 1 0 1 in-1.sym
{
T 49400 46200 5 10 0 0 0 6 1
device=INPUT
T 48900 46000 5 10 1 1 180 6 1
refdes=GND
}
C 48600 47500 1 0 0 3.3V-plus-1.sym
C 47300 46100 1 0 0 gnd-1.sym
C 48700 45700 1 0 0 gnd-1.sym
C 48300 44400 1 0 1 gnd-1.sym
C 46500 44500 1 0 0 gnd-1.sym
C 48400 45300 1 0 1 3.3V-plus-1.sym
N 46200 44800 47000 44800 4
C 46600 45300 1 0 1 2n7002.sym
{
T 46300 45600 5 10 1 1 0 6 1
refdes=M?
T 46500 46100 5 10 0 1 0 6 1
value=2N7002P
T 46100 45900 5 10 0 1 0 6 1
footprint=SOT23
T 45100 45900 5 10 0 1 0 6 1
device=NMOS
}
C 46600 45300 1 0 0 2n7002.sym
{
T 46900 45600 5 10 1 1 0 0 1
refdes=M?
T 46700 46100 5 10 0 1 0 0 1
value=2N7002P
T 47100 45900 5 10 0 1 0 0 1
footprint=SOT23
T 48100 45900 5 10 0 1 0 0 1
device=NMOS
}
N 46200 45800 46200 46100 4
N 47000 45800 47000 46100 4
N 47400 45000 47800 45000 4
C 46700 45000 1 90 0 in-1.sym
{
T 46400 45000 5 10 0 0 90 0 1
device=INPUT
T 46900 45200 5 10 1 1 180 0 1
refdes=WE
}
N 47000 45200 47000 45400 4
N 46200 45200 46200 45400 4
N 48600 45000 48600 44300 4
N 48600 44300 45800 44300 4
