fifo_16_out.v,verilog,xil_defaultlib,../../../../my_ddr_to_vga.srcs/sources_1/ip/fifo_16_out/sim/fifo_16_out.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
