#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun  4 21:28:49 2021
# Process ID: 6176
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3232 C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr
update_compile_order -fileset sources_1
create_bd_design "FFT_Zynq"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip:1.0 fft_ip_0
endgroup
delete_bd_objs [get_bd_cells fft_ip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip:1.0 fft_ip_0
endgroup
delete_bd_objs [get_bd_cells fft_ip_0]
update_ip_catalog -rebuild
update_ip_catalog -add_ip C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_core_rg_1.0/component.xml -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip_core_rg:1.0 fft_ip_core_rg_0
endgroup
set_property location {1 202 66} [get_bd_cells fft_ip_core_rg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_intf_ports btns_5bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_ip_core_rg_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins fft_ip_core_rg_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/s00_axis_aclk]
endgroup
make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top
add_files -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FFT_Zynq_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
launch_runs impl_1 -to_step write_bitstream -jobs 6
import_files
import_files
launch_runs impl_1 -to_step write_bitstream -jobs 6
delete_bd_objs [get_bd_intf_nets fft_ip_core_rg_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_ip_core_rg_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_ip_core_rg:1.0 fft_ip_core_rg_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_ip_core_rg_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins fft_ip_core_rg_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_ip_core_rg_0/s00_axis_aclk]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
create_peripheral xilinx.com user fft_butterlfy_ip 1.0 -dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:fft_butterlfy_ip:1.0]
set_property  ip_repo_paths  {C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0 C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_fft_butterlfy_ip_v1_0 -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1 c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv
update_compile_order -fileset sources_1
import_files
set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v]
set_property file_type SystemVerilog [get_files  c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets fft_ip_core_rg_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_ip_core_rg_0]
delete_bd_objs [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property file_type SystemVerilog [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/hdl/FFT_Zynq_wrapper.v]
reset_run FFT_Zynq_axi_dma_0_0_synth_1
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
import_files
current_project edit_fft_butterlfy_ip_v1_0
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v] -no_script -reset -force -quiet
remove_files  {c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0.v c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_M00_AXIS.v c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/hdl/fft_butterlfy_ip_v1_0_S00_AXIS.v}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] }
catch { config_ip_cache -export [get_ips -all FFT_Zynq_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
launch_runs -jobs 6 {FFT_Zynq_axi_dma_0_0_synth_1 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project edit_fft_butterlfy_ip_v1_0
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv}
update_compile_order -fileset sources_1
current_project fft_module
current_project edit_fft_butterlfy_ip_v1_0
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv
update_compile_order -fileset sources_1
import_files
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] }
catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
launch_runs -jobs 6 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
report_ip_status -name ip_status 
import_files
current_project edit_fft_butterlfy_ip_v1_0
import_files
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
catch { config_ip_cache -export [get_ips -all FFT_Zynq_fft_butterlfy_ip_0_0] }
catch { config_ip_cache -export [get_ips -all FFT_Zynq_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
launch_runs -jobs 6 FFT_Zynq_fft_butterlfy_ip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_fft_butterlfy_ip_v1_0
import_files
current_project fft_module
reset_run synth_1
reset_run FFT_Zynq_fft_butterlfy_ip_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_project edit_fft_butterlfy_ip_v1_0
import_files
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
current_project fft_module
delete_bd_objs [get_bd_intf_nets fft_butterlfy_ip_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_butterlfy_ip_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0
endgroup
connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_project edit_fft_butterlfy_ip_v1_0
ipx::add_file src/fft_butterlfy_ip_v1_0_S00_AXIS.sv [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
ipx::add_file c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type xci [ipx::get_files src/Phase_Im_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
ipx::add_file c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type xci [ipx::get_files src/Phase_Re_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
current_project edit_fft_butterlfy_ip_v1_0
file copy C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets fft_butterlfy_ip_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells fft_butterlfy_ip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 fft_butterlfy_ip_0
endgroup
connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins fft_butterlfy_ip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fft_butterlfy_ip_0/s00_axis_aclk]
endgroup
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
current_project edit_fft_butterlfy_ip_v1_0
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_fft_butterlfy_ip_v1_0
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
current_project edit_fft_butterlfy_ip_v1_0
ipx::remove_file src/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type xci [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/Phase_Im_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type xci [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/Phase_Re_Factor_ROM_Memory.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
ipx::edit_ip_in_project -upgrade true -name fft_butterlfy_ip_v1_0_project -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.tmp/fft_butterlfy_ip_v1_0_project c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::remove_file ../edit_fft_butterlfy_ip_v1_0.srcs/sources_1/imports/fft_butterlfy_ip_1.0/src/Main_Module.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv
add_files -norecurse -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv
add_files -norecurse -force -copy_to c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src C:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0/src/Main_Module.sv
update_compile_order -fileset sources_1
ipx::add_file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type systemVerilogSource [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project fft_butterlfy_ip_v1_0_project
current_project fft_module
upgrade_ip -vlnv xilinx.com:user:fft_butterlfy_ip:1.0 [get_ips  FFT_Zynq_fft_butterlfy_ip_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips FFT_Zynq_fft_butterlfy_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd]
current_project fft_butterlfy_ip_v1_0_project
current_project fft_module
current_project fft_butterlfy_ip_v1_0_project
import_files
