<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb  8 23:28:57 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>46969</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>39030</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk4x</td>
<td>Base</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td></td>
<td></td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk1x</td>
<td>Base</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>clk_g</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_d </td>
</tr>
<tr>
<td>5</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>7</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>8</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.735</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>clk1x</td>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk4x</td>
<td>297.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1x</td>
<td>74.239(MHz)</td>
<td>76.346(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_g</td>
<td>50.000(MHz)</td>
<td>215.314(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>1154.402(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>56.053(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.372</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_22_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>13.025</td>
</tr>
<tr>
<td>2</td>
<td>0.679</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/pcr_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.529</td>
</tr>
<tr>
<td>3</td>
<td>0.917</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/pcr_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>17.281</td>
</tr>
<tr>
<td>4</td>
<td>1.059</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/pcr_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.149</td>
</tr>
<tr>
<td>5</td>
<td>1.134</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_5_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.019</td>
<td>12.254</td>
</tr>
<tr>
<td>6</td>
<td>1.206</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_4_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>12.191</td>
</tr>
<tr>
<td>7</td>
<td>1.324</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_15_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.764</td>
</tr>
<tr>
<td>8</td>
<td>1.324</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_16_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.764</td>
</tr>
<tr>
<td>9</td>
<td>1.324</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_17_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.764</td>
</tr>
<tr>
<td>10</td>
<td>1.453</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_23_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.954</td>
</tr>
<tr>
<td>11</td>
<td>1.508</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/pcr_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.709</td>
</tr>
<tr>
<td>12</td>
<td>1.508</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>mockingboard/m6522_left/pcr_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>16.709</td>
</tr>
<tr>
<td>13</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_8_s2/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>14</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_9_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>15</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_10_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>16</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_11_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>17</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_12_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>18</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_13_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>19</td>
<td>1.526</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_addr_line_14_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.571</td>
</tr>
<tr>
<td>20</td>
<td>1.539</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_6_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.019</td>
<td>11.849</td>
</tr>
<tr>
<td>21</td>
<td>1.579</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_y_cnt_4_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.519</td>
</tr>
<tr>
<td>22</td>
<td>1.579</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_y_cnt_5_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.519</td>
</tr>
<tr>
<td>23</td>
<td>1.579</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_y_cnt_6_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.519</td>
</tr>
<tr>
<td>24</td>
<td>1.579</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_ddr3_fb/prefetch_y_cnt_7_s0/RESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.000</td>
<td>11.519</td>
</tr>
<tr>
<td>25</td>
<td>1.614</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/Q</td>
<td>u_ddr3_fb/rgb_13_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>11.783</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>2</td>
<td>0.140</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>3</td>
<td>0.141</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>4</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D7</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>5</td>
<td>0.152</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.239</td>
</tr>
<tr>
<td>6</td>
<td>0.153</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D1</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.240</td>
</tr>
<tr>
<td>7</td>
<td>0.187</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_12_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/D0</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.286</td>
</tr>
<tr>
<td>8</td>
<td>0.218</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.321</td>
</tr>
<tr>
<td>9</td>
<td>0.230</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.321</td>
</tr>
<tr>
<td>10</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_67_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>11</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D2</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>12</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>13</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/D2</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>14</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_23_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/D6</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>15</td>
<td>0.236</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>16</td>
<td>0.238</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/D4</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.341</td>
</tr>
<tr>
<td>17</td>
<td>0.242</td>
<td>u_ddr3_fb/write_pixels_req_s1/Q</td>
<td>u_ddr3_fb/app_addr_18_s0/D</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.456</td>
</tr>
<tr>
<td>18</td>
<td>0.242</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_45_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D2</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.341</td>
</tr>
<tr>
<td>19</td>
<td>0.248</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>20</td>
<td>0.248</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D3</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>21</td>
<td>0.248</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/D3</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>22</td>
<td>0.248</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.335</td>
</tr>
<tr>
<td>23</td>
<td>0.249</td>
<td>sg/glu_mem_addr_r_9_s0/Q</td>
<td>sound_ram/bram/mem_3_mem_3_0_1_s/ADA[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.286</td>
</tr>
<tr>
<td>24</td>
<td>0.250</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/D5</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.341</td>
</tr>
<tr>
<td>25</td>
<td>0.250</td>
<td>apple_video_fb/fb_vsync_o_s0/Q</td>
<td>u_ddr3_fb/fb_vsync_r_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.456</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.730</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>2</td>
<td>9.730</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>3</td>
<td>9.730</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>4</td>
<td>9.730</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.441</td>
</tr>
<tr>
<td>5</td>
<td>9.734</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.446</td>
</tr>
<tr>
<td>6</td>
<td>9.734</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.446</td>
</tr>
<tr>
<td>7</td>
<td>9.734</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.446</td>
</tr>
<tr>
<td>8</td>
<td>9.734</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.446</td>
</tr>
<tr>
<td>9</td>
<td>9.734</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.446</td>
</tr>
<tr>
<td>10</td>
<td>9.764</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.417</td>
</tr>
<tr>
<td>11</td>
<td>9.764</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.417</td>
</tr>
<tr>
<td>12</td>
<td>9.764</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.417</td>
</tr>
<tr>
<td>13</td>
<td>9.764</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.397</td>
</tr>
<tr>
<td>14</td>
<td>9.764</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.397</td>
</tr>
<tr>
<td>15</td>
<td>9.815</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>-0.019</td>
<td>3.326</td>
</tr>
<tr>
<td>16</td>
<td>9.913</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.249</td>
</tr>
<tr>
<td>17</td>
<td>9.913</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.249</td>
</tr>
<tr>
<td>18</td>
<td>9.913</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.249</td>
</tr>
<tr>
<td>19</td>
<td>9.917</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.254</td>
</tr>
<tr>
<td>20</td>
<td>9.917</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.254</td>
</tr>
<tr>
<td>21</td>
<td>9.917</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.254</td>
</tr>
<tr>
<td>22</td>
<td>9.940</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.231</td>
</tr>
<tr>
<td>23</td>
<td>9.940</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.231</td>
</tr>
<tr>
<td>24</td>
<td>9.953</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.209</td>
</tr>
<tr>
<td>25</td>
<td>9.962</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.209</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.115</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.066</td>
</tr>
<tr>
<td>2</td>
<td>1.115</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.066</td>
</tr>
<tr>
<td>3</td>
<td>1.115</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.066</td>
</tr>
<tr>
<td>4</td>
<td>1.115</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.066</td>
</tr>
<tr>
<td>5</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_out_7_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>6</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_oe_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>7</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>8</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>9</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>10</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>11</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>12</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>13</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_8_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>14</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_9_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>15</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_18_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>16</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>17</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/sclk_q1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>18</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>19</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>20</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>21</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>22</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>23</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>24</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
<tr>
<td>25</td>
<td>1.116</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.067</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td>3</td>
<td>4.009</td>
<td>5.009</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
<tr>
<td>6</td>
<td>4.010</td>
<td>5.010</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td>8</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>4.015</td>
<td>5.015</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>11.504</td>
<td>5.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s1/S0</td>
</tr>
<tr>
<td>11.762</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C33[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s1/O</td>
</tr>
<tr>
<td>11.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C32[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s0/I0</td>
</tr>
<tr>
<td>11.864</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C32[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1010_G[1]_s0/O</td>
</tr>
<tr>
<td>13.081</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C45[3][A]</td>
<td>u_ddr3_fb/n2336_s2/I0</td>
</tr>
<tr>
<td>13.371</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C45[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2336_s2/F</td>
</tr>
<tr>
<td>14.617</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C72[1][A]</td>
<td>u_ddr3_fb/n2336_s0/I0</td>
</tr>
<tr>
<td>15.134</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C72[1][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2336_s0/F</td>
</tr>
<tr>
<td>15.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][A]</td>
<td>u_ddr3_fb/rgb_22_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C72[1][A]</td>
<td>u_ddr3_fb/rgb_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.191, 24.501%; route: 9.451, 72.562%; tC2Q: 0.382, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pcr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.527</td>
<td>5.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][A]</td>
<td>superserial/n87_s10/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C92[1][A]</td>
<td style=" background: #97FFFF;">superserial/n87_s10/F</td>
</tr>
<tr>
<td>8.951</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C111[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C111[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>11.842</td>
<td>2.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][A]</td>
<td>data_out_w_7_s14/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C96[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s14/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>mockingboard/m6522_left/n672_s3/I2</td>
</tr>
<tr>
<td>12.966</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R61C96[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n672_s3/F</td>
</tr>
<tr>
<td>15.252</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>15.667</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C110[0][A]</td>
<td>mockingboard/m6522_left/n328_s2/I3</td>
</tr>
<tr>
<td>17.822</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R64C110[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n328_s2/F</td>
</tr>
<tr>
<td>19.631</td>
<td>1.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pcr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C113[2][A]</td>
<td>mockingboard/m6522_left/pcr_0_s0/CLK</td>
</tr>
<tr>
<td>20.309</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C113[2][A]</td>
<td>mockingboard/m6522_left/pcr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 14.918%; route: 14.531, 82.900%; tC2Q: 0.382, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pcr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.527</td>
<td>5.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][A]</td>
<td>superserial/n87_s10/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C92[1][A]</td>
<td style=" background: #97FFFF;">superserial/n87_s10/F</td>
</tr>
<tr>
<td>8.951</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C111[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C111[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>11.842</td>
<td>2.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][A]</td>
<td>data_out_w_7_s14/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C96[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s14/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>mockingboard/m6522_left/n672_s3/I2</td>
</tr>
<tr>
<td>12.966</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R61C96[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n672_s3/F</td>
</tr>
<tr>
<td>15.252</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>15.667</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C110[0][A]</td>
<td>mockingboard/m6522_left/n328_s2/I3</td>
</tr>
<tr>
<td>17.822</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R64C110[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n328_s2/F</td>
</tr>
<tr>
<td>19.383</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C110[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pcr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C110[0][A]</td>
<td>mockingboard/m6522_left/pcr_7_s0/CLK</td>
</tr>
<tr>
<td>20.300</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C110[0][A]</td>
<td>mockingboard/m6522_left/pcr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 15.132%; route: 14.284, 82.655%; tC2Q: 0.382, 2.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pcr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.527</td>
<td>5.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][A]</td>
<td>superserial/n87_s10/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C92[1][A]</td>
<td style=" background: #97FFFF;">superserial/n87_s10/F</td>
</tr>
<tr>
<td>8.951</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C111[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C111[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>11.842</td>
<td>2.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][A]</td>
<td>data_out_w_7_s14/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C96[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s14/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>mockingboard/m6522_left/n672_s3/I2</td>
</tr>
<tr>
<td>12.966</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R61C96[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n672_s3/F</td>
</tr>
<tr>
<td>15.252</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>15.667</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C110[0][A]</td>
<td>mockingboard/m6522_left/n328_s2/I3</td>
</tr>
<tr>
<td>17.822</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R64C110[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n328_s2/F</td>
</tr>
<tr>
<td>19.251</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pcr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C111[0][A]</td>
<td>mockingboard/m6522_left/pcr_3_s0/CLK</td>
</tr>
<tr>
<td>20.309</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C111[0][A]</td>
<td>mockingboard/m6522_left/pcr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 15.249%; route: 14.151, 82.521%; tC2Q: 0.382, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>11.124</td>
<td>4.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_190_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.383</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C35[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_190_G[1]_s2/O</td>
</tr>
<tr>
<td>11.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C35[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_190_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.484</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_190_G[1]_s0/O</td>
</tr>
<tr>
<td>13.229</td>
<td>1.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C65[3][B]</td>
<td>u_ddr3_fb/n2349_s2/I1</td>
</tr>
<tr>
<td>13.644</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C65[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2349_s2/F</td>
</tr>
<tr>
<td>13.836</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[0][A]</td>
<td>u_ddr3_fb/n2349_s0/I0</td>
</tr>
<tr>
<td>14.363</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C67[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2349_s0/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[0][A]</td>
<td>u_ddr3_fb/rgb_5_s0/CLK</td>
</tr>
<tr>
<td>15.496</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C67[0][A]</td>
<td>u_ddr3_fb/rgb_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.326, 27.145%; route: 8.545, 69.734%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>11.314</td>
<td>5.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_127_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.573</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_127_G[1]_s2/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C35[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_127_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.674</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C35[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_127_G[1]_s0/O</td>
</tr>
<tr>
<td>12.839</td>
<td>1.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][A]</td>
<td>u_ddr3_fb/n2350_s2/I1</td>
</tr>
<tr>
<td>13.336</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R46C50[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2350_s2/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td>u_ddr3_fb/n2350_s0/I0</td>
</tr>
<tr>
<td>14.300</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2350_s0/F</td>
</tr>
<tr>
<td>14.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td>u_ddr3_fb/rgb_4_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C60[0][A]</td>
<td>u_ddr3_fb/rgb_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.344, 27.427%; route: 8.465, 69.435%; tC2Q: 0.382, 3.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.863</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[0][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_15_s0/CLK</td>
</tr>
<tr>
<td>15.188</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C76[0][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 8.904%; route: 10.334, 87.844%; tC2Q: 0.382, 3.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.863</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[0][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_16_s0/CLK</td>
</tr>
<tr>
<td>15.188</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C76[0][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 8.904%; route: 10.334, 87.844%; tC2Q: 0.382, 3.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.863</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[1][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_17_s0/CLK</td>
</tr>
<tr>
<td>15.188</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C76[1][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 8.904%; route: 10.334, 87.844%; tC2Q: 0.382, 3.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>10.889</td>
<td>4.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C33[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.141</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C33[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s2/O</td>
</tr>
<tr>
<td>11.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C33[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.227</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C33[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_1073_G[1]_s0/O</td>
</tr>
<tr>
<td>12.264</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[3][A]</td>
<td>u_ddr3_fb/n2335_s4/I0</td>
</tr>
<tr>
<td>12.554</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C46[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2335_s4/F</td>
</tr>
<tr>
<td>13.800</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C73[0][B]</td>
<td>u_ddr3_fb/n2335_s0/I0</td>
</tr>
<tr>
<td>14.062</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C73[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2335_s0/F</td>
</tr>
<tr>
<td>14.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C73[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C73[0][B]</td>
<td>u_ddr3_fb/rgb_23_s0/CLK</td>
</tr>
<tr>
<td>15.515</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C73[0][B]</td>
<td>u_ddr3_fb/rgb_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.916, 24.396%; route: 8.655, 72.404%; tC2Q: 0.382, 3.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pcr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.527</td>
<td>5.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][A]</td>
<td>superserial/n87_s10/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C92[1][A]</td>
<td style=" background: #97FFFF;">superserial/n87_s10/F</td>
</tr>
<tr>
<td>8.951</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C111[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C111[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>11.842</td>
<td>2.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][A]</td>
<td>data_out_w_7_s14/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C96[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s14/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>mockingboard/m6522_left/n672_s3/I2</td>
</tr>
<tr>
<td>12.966</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R61C96[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n672_s3/F</td>
</tr>
<tr>
<td>15.252</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>15.667</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C110[0][A]</td>
<td>mockingboard/m6522_left/n328_s2/I3</td>
</tr>
<tr>
<td>17.822</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R64C110[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n328_s2/F</td>
</tr>
<tr>
<td>18.811</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pcr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][B]</td>
<td>mockingboard/m6522_left/pcr_1_s0/CLK</td>
</tr>
<tr>
<td>20.319</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[0][B]</td>
<td>mockingboard/m6522_left/pcr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 15.650%; route: 13.711, 82.060%; tC2Q: 0.382, 2.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pcr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR59[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>IOR59[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>7.527</td>
<td>5.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C92[1][A]</td>
<td>superserial/n87_s10/I0</td>
</tr>
<tr>
<td>7.988</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R35C92[1][A]</td>
<td style=" background: #97FFFF;">superserial/n87_s10/F</td>
</tr>
<tr>
<td>8.951</td>
<td>0.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C111[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R35C111[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>11.842</td>
<td>2.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C96[0][A]</td>
<td>data_out_w_7_s14/I2</td>
</tr>
<tr>
<td>12.358</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C96[0][A]</td>
<td style=" background: #97FFFF;">data_out_w_7_s14/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C96[1][B]</td>
<td>mockingboard/m6522_left/n672_s3/I2</td>
</tr>
<tr>
<td>12.966</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>43</td>
<td>R61C96[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n672_s3/F</td>
</tr>
<tr>
<td>15.252</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C114[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>15.667</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R70C114[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C110[0][A]</td>
<td>mockingboard/m6522_left/n328_s2/I3</td>
</tr>
<tr>
<td>17.822</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R64C110[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n328_s2/F</td>
</tr>
<tr>
<td>18.811</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pcr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td>mockingboard/m6522_left/pcr_2_s0/CLK</td>
</tr>
<tr>
<td>20.319</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[0][A]</td>
<td>mockingboard/m6522_left/pcr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.615, 15.650%; route: 13.711, 82.060%; tC2Q: 0.382, 2.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_8_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C75[3][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_8_s2/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C75[3][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[0][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_9_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[0][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[0][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_10_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[0][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[1][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_11_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[1][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[1][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_12_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[1][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[2][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_13_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[2][A]</td>
<td>u_ddr3_fb/prefetch_addr_line_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_addr_line_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.671</td>
<td>2.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_addr_line_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C75[2][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_14_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C75[2][B]</td>
<td>u_ddr3_fb/prefetch_addr_line_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.053%; route: 10.141, 87.642%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>10.996</td>
<td>4.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_253_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.255</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_253_G[1]_s2/O</td>
</tr>
<tr>
<td>11.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_253_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.356</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_253_G[1]_s0/O</td>
</tr>
<tr>
<td>12.880</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C70[3][B]</td>
<td>u_ddr3_fb/n2348_s2/I1</td>
</tr>
<tr>
<td>13.170</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C70[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2348_s2/F</td>
</tr>
<tr>
<td>13.496</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C71[0][B]</td>
<td>u_ddr3_fb/n2348_s0/I0</td>
</tr>
<tr>
<td>13.958</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C71[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2348_s0/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C71[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.560</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C71[0][B]</td>
<td>u_ddr3_fb/rgb_6_s0/CLK</td>
</tr>
<tr>
<td>15.496</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C71[0][B]</td>
<td>u_ddr3_fb/rgb_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.136, 26.469%; route: 8.330, 70.303%; tC2Q: 0.382, 3.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_y_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_y_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[2][B]</td>
<td>u_ddr3_fb/prefetch_y_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C75[2][B]</td>
<td>u_ddr3_fb/prefetch_y_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.094%; route: 10.089, 87.585%; tC2Q: 0.382, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_y_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_y_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[3][A]</td>
<td>u_ddr3_fb/prefetch_y_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C75[3][A]</td>
<td>u_ddr3_fb/prefetch_y_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.094%; route: 10.089, 87.585%; tC2Q: 0.382, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_y_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_y_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][A]</td>
<td>u_ddr3_fb/prefetch_y_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C75[1][A]</td>
<td>u_ddr3_fb/prefetch_y_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.094%; route: 10.089, 87.585%; tC2Q: 0.382, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/prefetch_y_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C34[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R71C34[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.431</td>
<td>4.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C75[0][B]</td>
<td>u_ddr3_fb/n5170_s2/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R25C75[0][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n5170_s2/F</td>
</tr>
<tr>
<td>10.956</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[3][A]</td>
<td>u_ddr3_fb/n2709_s1/I0</td>
</tr>
<tr>
<td>11.477</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R33C53[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2709_s1/F</td>
</tr>
<tr>
<td>13.618</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/prefetch_y_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C75[1][B]</td>
<td>u_ddr3_fb/prefetch_y_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>15.197</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C75[1][B]</td>
<td>u_ddr3_fb/prefetch_y_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 9.094%; route: 10.089, 87.585%; tC2Q: 0.382, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/hdmi/cx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rgb_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[0][A]</td>
<td>u_ddr3_fb/hdmi/cx_7_s0/CLK</td>
</tr>
<tr>
<td>2.491</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R39C53[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/hdmi/cx_7_s0/Q</td>
</tr>
<tr>
<td>2.636</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[3][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s3/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C53[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td>u_ddr3_fb/hdmi/n1348_s1/I3</td>
</tr>
<tr>
<td>3.689</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s1/F</td>
</tr>
<tr>
<td>3.691</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C53[2][B]</td>
<td>u_ddr3_fb/hdmi/n1348_s4/I0</td>
</tr>
<tr>
<td>4.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>610</td>
<td>R39C53[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/hdmi/n1348_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C75[2][B]</td>
<td>u_ddr3_fb/n2293_s2/I1</td>
</tr>
<tr>
<td>6.309</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R48C75[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2293_s2/F</td>
</tr>
<tr>
<td>10.806</td>
<td>4.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[1][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s2/S0</td>
</tr>
<tr>
<td>11.059</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C43[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s2/O</td>
</tr>
<tr>
<td>11.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][B]</td>
<td>u_ddr3_fb/pixels_RAMOUT_568_G[1]_s0/I1</td>
</tr>
<tr>
<td>11.145</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/pixels_RAMOUT_568_G[1]_s0/O</td>
</tr>
<tr>
<td>12.270</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C63[0][A]</td>
<td>u_ddr3_fb/n2343_s2/I1</td>
</tr>
<tr>
<td>12.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C63[0][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2343_s2/F</td>
</tr>
<tr>
<td>13.629</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][B]</td>
<td>u_ddr3_fb/n2343_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n2343_s0/F</td>
</tr>
<tr>
<td>13.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rgb_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.569</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C72[1][B]</td>
<td>u_ddr3_fb/rgb_13_s0/CLK</td>
</tr>
<tr>
<td>15.506</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C72[1][B]</td>
<td>u_ddr3_fb/rgb_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.088, 26.204%; route: 8.313, 70.550%; tC2Q: 0.382, 3.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0/Q</td>
</tr>
<tr>
<td>1.109</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.095, 39.749%; tC2Q: 0.144, 60.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_12_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_12_s0/Q</td>
</tr>
<tr>
<td>0.959</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL70[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL70[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL70[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 49.650%; tC2Q: 0.144, 50.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 55.140%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_67_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_67_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_67_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_23_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_23_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL54[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL54[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL54[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.772</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/write_pixels_req_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/app_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C75[0][A]</td>
<td>u_ddr3_fb/write_pixels_req_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R34C75[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/write_pixels_req_s1/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C73[3][A]</td>
<td>u_ddr3_fb/n3137_s3/I1</td>
</tr>
<tr>
<td>1.129</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C73[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/n3137_s3/F</td>
</tr>
<tr>
<td>1.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C73[3][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/app_addr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C73[3][A]</td>
<td>u_ddr3_fb/app_addr_18_s0/CLK</td>
</tr>
<tr>
<td>0.887</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C73[3][A]</td>
<td>u_ddr3_fb/app_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 32.456%; route: 0.164, 35.965%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C4[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_45_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C4[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_45_s0/Q</td>
</tr>
<tr>
<td>1.211</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.969</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0/Q</td>
</tr>
<tr>
<td>1.205</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R52C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL52[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C2[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C2[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0/Q</td>
</tr>
<tr>
<td>1.008</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL59[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.760</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL59[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/glu_mem_addr_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sound_ram/bram/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.672</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C114[3][A]</td>
<td>sg/glu_mem_addr_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.816</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R25C114[3][A]</td>
<td style=" font-weight:bold;">sg/glu_mem_addr_r_9_s0/Q</td>
</tr>
<tr>
<td>0.958</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R19[9][A]</td>
<td style=" font-weight:bold;">sound_ram/bram/mem_3_mem_3_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.672</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R19[9][A]</td>
<td>sound_ram/bram/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.709</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R19[9][A]</td>
<td>sound_ram/bram/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 49.650%; tC2Q: 0.144, 50.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.866</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C3[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R37C3[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.957</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/fb_vsync_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/fb_vsync_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C76[1][A]</td>
<td>apple_video_fb/fb_vsync_o_s0/CLK</td>
</tr>
<tr>
<td>0.824</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C76[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/fb_vsync_o_s0/Q</td>
</tr>
<tr>
<td>1.136</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/fb_vsync_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[0][B]</td>
<td>u_ddr3_fb/fb_vsync_r_s0/CLK</td>
</tr>
<tr>
<td>0.886</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C68[0][B]</td>
<td>u_ddr3_fb/fb_vsync_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.312, 68.421%; tC2Q: 0.144, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.543</td>
<td>4.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C89[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C89[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C89[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.990%; route: 7.637, 90.478%; tC2Q: 0.382, 4.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.543</td>
<td>4.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C89[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C89[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C89[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.990%; route: 7.637, 90.478%; tC2Q: 0.382, 4.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.543</td>
<td>4.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C89[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C89[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C89[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.990%; route: 7.637, 90.478%; tC2Q: 0.382, 4.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.543</td>
<td>4.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C89[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C89[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C89[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.990%; route: 7.637, 90.478%; tC2Q: 0.382, 4.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.548</td>
<td>4.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C88[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C88[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.987%; route: 7.642, 90.484%; tC2Q: 0.382, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.548</td>
<td>4.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C88[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C88[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C88[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.987%; route: 7.642, 90.484%; tC2Q: 0.382, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.548</td>
<td>4.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C88[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C88[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C88[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.987%; route: 7.642, 90.484%; tC2Q: 0.382, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.548</td>
<td>4.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C88[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C88[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C88[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.987%; route: 7.642, 90.484%; tC2Q: 0.382, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.548</td>
<td>4.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C88[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C88[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C88[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 4.987%; route: 7.642, 90.484%; tC2Q: 0.382, 4.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.519</td>
<td>4.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C88[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C88[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C88[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.005%; route: 7.613, 90.451%; tC2Q: 0.382, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.519</td>
<td>4.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C88[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C88[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C88[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.005%; route: 7.613, 90.451%; tC2Q: 0.382, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.519</td>
<td>4.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C88[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.630</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C88[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C88[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.005%; route: 7.613, 90.451%; tC2Q: 0.382, 4.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.499</td>
<td>4.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C90[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C90[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.016%; route: 7.594, 90.429%; tC2Q: 0.382, 4.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.499</td>
<td>4.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C90[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C90[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C90[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.016%; route: 7.594, 90.429%; tC2Q: 0.382, 4.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R51C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.416</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C53[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.579</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C53[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>15.231</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C53[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 12.664%; route: 2.523, 75.836%; tC2Q: 0.382, 11.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.351</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C90[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C90[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.107%; route: 7.445, 90.256%; tC2Q: 0.382, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.351</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C90[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.107%; route: 7.445, 90.256%; tC2Q: 0.382, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.351</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C90[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C90[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.107%; route: 7.445, 90.256%; tC2Q: 0.382, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.356</td>
<td>4.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C91[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[0][B]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C91[0][B]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.104%; route: 7.450, 90.262%; tC2Q: 0.382, 4.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.356</td>
<td>4.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C91[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[1][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C91[1][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.104%; route: 7.450, 90.262%; tC2Q: 0.382, 4.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.356</td>
<td>4.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[2][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C91[2][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.104%; route: 7.450, 90.262%; tC2Q: 0.382, 4.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.333</td>
<td>4.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C91[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C91[1][A]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C91[1][A]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.118%; route: 7.427, 90.235%; tC2Q: 0.382, 4.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.333</td>
<td>4.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C91[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C91[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C91[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.118%; route: 7.427, 90.235%; tC2Q: 0.382, 4.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.311</td>
<td>4.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C90[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.611</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C90[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C90[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.132%; route: 7.405, 90.209%; tC2Q: 0.382, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.092, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.102</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.484</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C91[3][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R63C91[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.311</td>
<td>4.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C89[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.620</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C89[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>20.273</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C89[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 5.132%; route: 7.405, 90.209%; tC2Q: 0.382, 4.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C39[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.146</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R51C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 25.328%; route: 0.655, 61.445%; tC2Q: 0.141, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C39[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.146</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R51C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 25.328%; route: 0.655, 61.445%; tC2Q: 0.141, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C39[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.146</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R51C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 25.328%; route: 0.655, 61.445%; tC2Q: 0.141, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C39[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>0.876</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C39[3][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>1.146</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>40</td>
<td>R51C39[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5524</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C50[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.620</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C50[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 25.328%; route: 0.655, 61.445%; tC2Q: 0.141, 13.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_out_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT95[B]</td>
<td>esp32_ospi/proto/data_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_oe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_oe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[1][A]</td>
<td>esp32_ospi/proto/data_oe_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C84[1][A]</td>
<td>esp32_ospi/proto/data_oe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C80[2][B]</td>
<td>esp32_ospi/proto/rx_byte_4_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C80[2][B]</td>
<td>esp32_ospi/proto/rx_byte_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[0][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C84[0][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_4_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C84[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C84[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C84[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C84[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_7_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C84[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_8_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C84[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_9_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C84[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_18_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C84[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C84[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C84[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/sclk_q1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/sclk_q1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[1][B]</td>
<td>esp32_ospi/proto/sclk_q1_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C76[1][B]</td>
<td>esp32_ospi/proto/sclk_q1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[2][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C80[2][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C80[2][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[1][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C80[1][B]</td>
<td>esp32_ospi/proto/mem_rd_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_rd_addr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C80[0][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C80[0][A]</td>
<td>esp32_ospi/proto/mem_rd_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C76[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C76[0][A]</td>
<td>esp32_ospi/proto/mem_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C76[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C76[2][B]</td>
<td>esp32_ospi/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C76[2][B]</td>
<td>esp32_ospi/proto/mem_wr_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C76[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.676</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C93[2][B]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>412</td>
<td>R55C93[2][B]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.743</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C76[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5967</td>
<td>PLL_R[0]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.680</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C76[2][A]</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.923, 86.504%; tC2Q: 0.144, 13.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.680, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.009</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.009</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.604</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.613</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.334</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.344</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.609</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5967</td>
<td>a2bus_if.clk_logic</td>
<td>0.679</td>
<td>2.606</td>
</tr>
<tr>
<td>5524</td>
<td>u_ddr3_fb/clk_x1</td>
<td>0.372</td>
<td>2.604</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[9]</td>
<td>11.127</td>
<td>4.189</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[10]</td>
<td>8.579</td>
<td>7.062</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[7]</td>
<td>10.620</td>
<td>4.716</td>
</tr>
<tr>
<td>897</td>
<td>apple_video_fb/viderom_a_r[8]</td>
<td>10.754</td>
<td>4.561</td>
</tr>
<tr>
<td>876</td>
<td>n29_13</td>
<td>11.668</td>
<td>3.161</td>
</tr>
<tr>
<td>610</td>
<td>u_ddr3_fb/n1348_8</td>
<td>0.372</td>
<td>4.164</td>
</tr>
<tr>
<td>577</td>
<td>u_ddr3_fb/ox[5]</td>
<td>4.987</td>
<td>5.201</td>
</tr>
<tr>
<td>449</td>
<td>apple_video_fb/viderom_a_r[6]</td>
<td>11.954</td>
<td>3.020</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C105</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C106</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C100</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C81</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C82</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C121</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C86</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk4x -period 3.367 -waveform {0 1.684} [get_pins {u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk1x -period 13.47 -waveform {0 6.734} [get_pins {u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_g -period 20 -waveform {0 10} [get_nets {clk_d}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 27 [get_pins {clocks_pll/PLLA_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 [get_pins {clocks_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk4x}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk4x}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
