# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips-core.srcs/sources_1/imports/new/inst_mem.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/reg_file.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/sign_extend.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/tags_and_ready.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/reorder_buffer.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/rs_table.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/mux4.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/data_mem.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/adder.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/alu0.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/instr_translator.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/mult_div.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/cdb.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/mux.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/add4.vhd" \
"../../../../mips-core.srcs/sources_1/imports/new/reg0.vhd" \
"../../../../mips-core.srcs/sources_1/new/stage_controller.vhd" \
"../../../../mips-core.srcs/sources_1/new/OutputRAM.vhd" \
"../../../../mips-core.srcs/sources_1/new/rt_stage_controller.vhd" \
"../../../../mips-core.srcs/sources_1/new/unsigned_extend.vhd" \
"../../../../mips-core.srcs/sim_1/imports/new/testbench.vhd" \

# Do not sort compile order
nosort
