{
    "hands_on_practices": [
        {
            "introduction": "Designing a robust gate drive circuit begins with controlling its fundamental dynamic behavior. The interaction between the driver's impedance, parasitic loop inductance, and the MOSFET's input capacitance forms a second-order RLC network. This practice guides you through modeling this network to achieve critical damping, which ensures the fastest possible switching transition without harmful voltage overshoot and ringing that could damage the device or cause spurious turn-on .",
            "id": "3842625",
            "problem": "A Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) gate loop is to be modeled for turn-on as a linear time-invariant network. The driver can be represented by a Thevenin step source of amplitude $V_{s}$ with a series output resistance $R_{\\mathrm{drv}}$. The loop parasitics are dominated by a series inductance $L_{g}$ and the transistor input capacitance $C_{\\mathrm{iss}}$ seen from gate to source at the relevant bias, connected from the gate node to the source reference. The series resistances in the loop are the driver output resistance $R_{\\mathrm{drv}}$, the device internal gate resistance $R_{g,\\mathrm{int}}$, a trace resistance $R_{\\mathrm{trace}}$, and an external series gate resistor $R_{\\mathrm{ext}}$ to be selected. Assume all elements are linear and time-invariant over the small-signal operating region during the initial voltage transition.\n\nStarting only from Kirchhoff’s Voltage Law, Kirchhoff’s Current Law, and the constitutive relations $v_{L}(t) = L\\,\\frac{di(t)}{dt}$, $v_{R}(t) = R\\,i(t)$, and $i_{C}(t) = C\\,\\frac{dv_{C}(t)}{dt}$, derive the homogeneous second-order differential equation governing the natural response of the gate-node voltage $v_{g}(t)$ in response to a step $V_{s}$, and from its characteristic equation, obtain the condition on the total series resistance $R_{\\mathrm{tot}} = R_{\\mathrm{drv}} + R_{g,\\mathrm{int}} + R_{\\mathrm{trace}} + R_{\\mathrm{ext}}$ for critical damping in terms of $L_{g}$ and $C_{\\mathrm{iss}}$.\n\nThen, using the following numerically specified loop parameters, compute the required external series gate resistor $R_{\\mathrm{ext}}$ that achieves critical damping:\n- $L_{g} = 45\\,\\mathrm{nH}$,\n- $C_{\\mathrm{iss}} = 3.2\\,\\mathrm{nF}$,\n- $R_{\\mathrm{drv}} = 1.4\\,\\Omega$,\n- $R_{g,\\mathrm{int}} = 1.6\\,\\Omega$,\n- $R_{\\mathrm{trace}} = 0.9\\,\\Omega$.\n\nRound your final numerical result for $R_{\\mathrm{ext}}$ to four significant figures and express it in ohms.",
            "solution": "The network can be abstracted as a Thevenin source of voltage $V_{s}$ in series with a total resistance $R_{\\mathrm{tot}}$ and a series inductance $L_{g}$, driving a shunt capacitance $C_{\\mathrm{iss}}$ to the reference node. Let $v_{g}(t)$ denote the voltage across $C_{\\mathrm{iss}}$ (the gate-to-source voltage), and let $i(t)$ denote the series branch current flowing through $R_{\\mathrm{tot}}$ and $L_{g}$ into the capacitor. By the capacitor constitutive relation, one has\n$$\ni(t) = C_{\\mathrm{iss}} \\,\\frac{dv_{g}(t)}{dt}.\n$$\nApplying Kirchhoff’s Voltage Law around the series path from the source to the gate node gives\n$$\nV_{s} - v_{R}(t) - v_{L}(t) - v_{g}(t) = 0,\n$$\nwith $v_{R}(t) = R_{\\mathrm{tot}}\\,i(t)$ and $v_{L}(t) = L_{g}\\,\\frac{di(t)}{dt}$. Substituting $i(t) = C_{\\mathrm{iss}}\\,\\frac{dv_{g}(t)}{dt}$ yields\n$$\nV_{s} - R_{\\mathrm{tot}}\\,C_{\\mathrm{iss}} \\,\\frac{dv_{g}(t)}{dt} - L_{g}\\,C_{\\mathrm{iss}}\\,\\frac{d^{2}v_{g}(t)}{dt^{2}} - v_{g}(t) = 0.\n$$\nRearranging, the standard input-forced second-order differential equation appears:\n$$\nL_{g}\\,C_{\\mathrm{iss}}\\,\\frac{d^{2}v_{g}(t)}{dt^{2}} + R_{\\mathrm{tot}}\\,C_{\\mathrm{iss}}\\,\\frac{dv_{g}(t)}{dt} + v_{g}(t) = V_{s}.\n$$\nThe homogeneous equation governing the natural response is obtained by setting the right-hand side to zero:\n$$\nL_{g}\\,C_{\\mathrm{iss}}\\,\\frac{d^{2}v_{g}(t)}{dt^{2}} + R_{\\mathrm{tot}}\\,C_{\\mathrm{iss}}\\,\\frac{dv_{g}(t)}{dt} + v_{g}(t) = 0.\n$$\nSeeking solutions of the form $v_{g}(t) \\propto \\exp(st)$ gives the characteristic equation\n$$\nL_{g}\\,C_{\\mathrm{iss}}\\,s^{2} + R_{\\mathrm{tot}}\\,C_{\\mathrm{iss}}\\,s + 1 = 0.\n$$\nDividing by $L_{g}\\,C_{\\mathrm{iss}}$ shows\n$$\ns^{2} + \\frac{R_{\\mathrm{tot}}}{L_{g}}\\,s + \\frac{1}{L_{g}\\,C_{\\mathrm{iss}}} = 0.\n$$\nCritical damping occurs when the characteristic equation has a repeated real root, which is equivalent to a zero discriminant. The discriminant of $s^{2} + a s + b$ is $a^{2} - 4b$. Here,\n$$\n\\left(\\frac{R_{\\mathrm{tot}}}{L_{g}}\\right)^{2} - 4\\,\\frac{1}{L_{g}\\,C_{\\mathrm{iss}}} = 0.\n$$\nMultiplying both sides by $L_{g}^{2}$ and rearranging gives the critical damping condition on the total series resistance:\n$$\nR_{\\mathrm{tot}}^{2} - 4\\,\\frac{L_{g}}{C_{\\mathrm{iss}}} = 0 \\quad \\Longrightarrow \\quad R_{\\mathrm{tot}} = 2\\,\\sqrt{\\frac{L_{g}}{C_{\\mathrm{iss}}}}.\n$$\nThe total series resistance is the sum\n$$\nR_{\\mathrm{tot}} = R_{\\mathrm{drv}} + R_{g,\\mathrm{int}} + R_{\\mathrm{trace}} + R_{\\mathrm{ext}}.\n$$\nTherefore, the required external series gate resistor that achieves critical damping is\n$$\nR_{\\mathrm{ext}} = 2\\,\\sqrt{\\frac{L_{g}}{C_{\\mathrm{iss}}}} - \\left(R_{\\mathrm{drv}} + R_{g,\\mathrm{int}} + R_{\\mathrm{trace}}\\right).\n$$\nInsert the given numerical values. First compute\n$$\n\\sqrt{\\frac{L_{g}}{C_{\\mathrm{iss}}}} = \\sqrt{\\frac{45\\times 10^{-9}\\,\\mathrm{H}}{3.2\\times 10^{-9}\\,\\mathrm{F}}} = \\sqrt{14.0625}\\,\\Omega = 3.75\\,\\Omega.\n$$\nThus,\n$$\n2\\,\\sqrt{\\frac{L_{g}}{C_{\\mathrm{iss}}}} = 2 \\times 3.75\\,\\Omega = 7.5\\,\\Omega.\n$$\nThe sum of the known series resistances is\n$$\nR_{\\mathrm{drv}} + R_{g,\\mathrm{int}} + R_{\\mathrm{trace}} = 1.4\\,\\Omega + 1.6\\,\\Omega + 0.9\\,\\Omega = 3.9\\,\\Omega.\n$$\nHence,\n$$\nR_{\\mathrm{ext}} = 7.5\\,\\Omega - 3.9\\,\\Omega = 3.6\\,\\Omega.\n$$\nRounded to four significant figures and expressed in ohms, the required external series gate resistor is $3.600\\,\\Omega$.",
            "answer": "$$\\boxed{3.600}$$"
        },
        {
            "introduction": "Even with a perfectly damped gate loop, the integrity of the drive signal can be compromised by parasitic elements shared between the gate drive and power circuits. For fast-switching devices like SiC MOSFETs, the common source inductance is a major concern, as the high rate of change of current ($dI/dt$) induces a voltage that distorts the effective gate-source voltage. This exercise demonstrates how to quantify this error using Faraday's law of induction and evaluate the profound benefit of using a Kelvin source connection, a critical layout technique for modern power electronics .",
            "id": "3842762",
            "problem": "A Silicon Carbide (SiC) Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) in a hard-switched half-bridge is driven by a gate driver that references the gate-source voltage to a source lead shared with the power current path. During rapid current commutation, the changing drain current induces an electromotive force in the shared source path inductance, which shifts the local source potential and thereby distorts the effective gate-source voltage seen by the die. Assume a lumped source inductance of $L_{s}=5\\,\\text{nH}$ in the shared path, and a di/dt of $dI/dt=200\\,\\text{A}/\\mu\\text{s}$ during turn-on. A Kelvin source connection is then introduced, providing a dedicated source-sense path to the driver with an effective inductance of $L_{sk}=0.5\\,\\text{nH}$, while the power source path remains unchanged for the load current.\n\nStarting from fundamental electromagnetic induction principles and the definition of lumped inductance, derive an expression for the magnitude of the induced gate voltage error $V_{\\text{err}}$ caused by the source path inductance during the switching transient, as a function of the relevant physical quantities. Use this expression to compute the numerical values of the induced gate voltage error in volts for both the shared source case and the Kelvin source case under the given conditions. Finally, define the improvement factor $\\mathcal{R}$ as the ratio of the induced gate voltage error with the shared source to that with the Kelvin source, $\\mathcal{R} = V_{\\text{err}}(L_{s})/V_{\\text{err}}(L_{sk})$, and compute its value. Report only $\\mathcal{R}$ as your final answer; it is dimensionless. No rounding is required for the final answer.",
            "solution": "The core of the problem lies in quantifying the voltage distortion at the gate of a MOSFET caused by parasitic inductance in the source connection during a fast current transient.\n\nAccording to Faraday's law of induction, a changing current $I(t)$ flowing through an inductor with lumped inductance $L$ induces a voltage $V_L$ across its terminals, given by:\n$$V_L = L \\frac{dI}{dt}$$\n\nIn the shared source case, the high-frequency power current and the gate driver's return current share a common path with inductance $L_s$. During turn-on, the changing drain current flows through the shared source inductance $L_s$, inducing a voltage across it. This induced voltage shifts the potential of the internal source relative to the external source, to which the driver is referenced. The effective gate-source voltage, $V_{GS,\\text{eff}}$, which controls the MOSFET, is the applied driver voltage minus this induced voltage. The magnitude of this induced gate voltage error, $V_{\\text{err}}$, is therefore:\n$$V_{\\text{err}} = \\left|L_s \\frac{dI}{dt}\\right|$$\nThe general expression for the magnitude of the induced gate voltage error is $V_{\\text{err}} = L \\frac{dI}{dt}$, where $L$ is the relevant inductance coupling the power transient to the gate-drive reference.\n\nFor the shared source case, the inductance is $L = L_s$. The given values are $L_s = 5\\,\\text{nH} = 5 \\times 10^{-9}\\,\\text{H}$ and $\\frac{dI}{dt} = 200\\,\\text{A}/\\mu\\text{s} = 2 \\times 10^8\\,\\text{A/s}$.\nThe voltage error is:\n$$V_{\\text{err}}(L_s) = (5 \\times 10^{-9}\\,\\text{H}) \\times (2 \\times 10^8\\,\\text{A/s}) = 1.0\\,\\text{V}$$\n\nIn the second case, a Kelvin source connection is introduced. This provides a dedicated, low-inductance sense path for the gate driver's source reference. This path's effective inductance is $L_{sk} = 0.5\\,\\text{nH}$. This value now represents the inductance $L$ in our general error formula.\n$$V_{\\text{err}}(L_{sk}) = (0.5 \\times 10^{-9}\\,\\text{H}) \\times (2 \\times 10^8\\,\\text{A/s}) = 0.1\\,\\text{V}$$\n\nFinally, the improvement factor $\\mathcal{R}$ is defined as the ratio of the two error voltages:\n$$\\mathcal{R} = \\frac{V_{\\text{err}}(L_s)}{V_{\\text{err}}(L_{sk})}$$\nSubstituting the derived expressions shows that the improvement is purely a function of the change in the circuit's physical layout, as represented by the inductances:\n$$\\mathcal{R} = \\frac{L_s \\frac{dI}{dt}}{L_{sk} \\frac{dI}{dt}} = \\frac{L_s}{L_{sk}}$$\nSubstituting the numerical values for the inductances:\n$$\\mathcal{R} = \\frac{5\\,\\text{nH}}{0.5\\,\\text{nH}} = 10$$\nThe improvement factor is a dimensionless quantity.",
            "answer": "$$\n\\boxed{10}\n$$"
        },
        {
            "introduction": "A gate driver and the device it controls are a system that consumes power, and this power must be budgeted for in the overall design. The total current drawn from the bias supply is a sum of the driver's internal quiescent current and the dynamic current needed to charge the gate capacitance every switching cycle. This final practice consolidates these concepts, showing how to calculate the required current rating for a bias supply powering a half-bridge, a fundamental skill for ensuring the power electronics system can operate reliably and continuously .",
            "id": "3842704",
            "problem": "A two-channel isolated gate driver supplies a half-bridge composed of two identical Metal–Oxide–Semiconductor Field–Effect Transistors (MOSFETs). The driver is powered from a bias rail that also establishes the gate-to-source drive amplitude. Each MOSFET has a specified total gate charge of $Q_{g}=70\\,\\text{nC}$ at a gate drive amplitude of $V_{gg}=12\\,\\text{V}$ when measured under the datasheet’s conditions that include the Miller plateau. The switching frequency is $f_{s}=100\\,\\text{kHz}$. The driver’s internal quiescent current per channel is $5\\,\\text{mA}$ and is independent of switching activity over the operating range of interest. Assume both channels commutate every switching cycle in complementary fashion with negligible dead-time effects on the gate charge budget, and neglect any auxiliary loads on the bias rail (for example, bootstrap leakage or housekeeping circuitry).\n\nStarting only from fundamental relationships that connect charge, current, and switching periodicity, determine the minimum bias supply current rating that ensures the driver can source the required steady-state average current with a $30\\%$ design headroom above the nominal computed requirement. Express your final answer as a current in $\\text{mA}$. Round your answer to three significant figures.",
            "solution": "The total average current drawn from the bias supply, $I_{supply}$, is the sum of two components: the quiescent current, $I_{q,total}$, and the dynamic current, $I_{dyn,total}$.\n$$I_{supply} = I_{q,total} + I_{dyn,total}$$\n\nThe quiescent current is the steady-state current consumed by the driver's internal circuitry. The problem specifies a quiescent current of $I_{q,ch} = 5\\,\\text{mA}$ per channel. Since the driver has two channels, the total quiescent current is:\n$$I_{q,total} = 2 \\cdot I_{q,ch} = 2 \\cdot 5\\,\\text{mA} = 10\\,\\text{mA}$$\n\nThe dynamic current arises from the process of charging the MOSFET gates. The fundamental relationship for average current from a repeating charge transfer is $I_{avg} = Q \\cdot f$. In a half-bridge operating in a complementary fashion, both MOSFETs are switched during each cycle. Therefore, the total charge that must be sourced from the bias supply per cycle is the sum of the gate charges for the two MOSFETs:\n$$Q_{dyn,cycle} = Q_g + Q_g = 2 \\cdot Q_g$$\nThe total average dynamic current required from the supply is this total charge per cycle multiplied by the switching frequency:\n$$I_{dyn,total} = (2 \\cdot Q_g) \\cdot f_s$$\n\nSubstituting the given values:\n-   $Q_g = 70\\,\\text{nC} = 70 \\times 10^{-9}\\,\\text{C}$\n-   $f_s = 100\\,\\text{kHz} = 100 \\times 10^3\\,\\text{Hz}$\n\n$$I_{dyn,total} = 2 \\cdot (70 \\times 10^{-9}\\,\\text{C}) \\cdot (100 \\times 10^3\\,\\text{s}^{-1})$$\n$$I_{dyn,total} = 140 \\times 10^{-9} \\cdot 10^5\\,\\text{A} = 14 \\times 10^{-3}\\,\\text{A} = 14\\,\\text{mA}$$\n\nThe nominal total average current, $I_{nom}$, is the sum of the total quiescent and dynamic currents:\n$$I_{nom} = I_{q,total} + I_{dyn,total} = 10\\,\\text{mA} + 14\\,\\text{mA} = 24\\,\\text{mA}$$\n\nThe problem requires a minimum supply current rating that includes a $30\\%$ design headroom. Let the headroom factor be $H = 0.30$. The required rating, $I_{rating}$, is calculated as:\n$$I_{rating} = I_{nom} \\cdot (1 + H)$$\n$$I_{rating} = 24\\,\\text{mA} \\cdot (1 + 0.30) = 24\\,\\text{mA} \\cdot 1.30$$\n$$I_{rating} = 31.2\\,\\text{mA}$$\n\nThe result must be rounded to three significant figures. The calculated value of $31.2\\,\\text{mA}$ already has three significant figures.",
            "answer": "$$\\boxed{31.2}$$"
        }
    ]
}