{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 15:26:15 2018 " "Info: Processing started: Sun Sep 30 15:26:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_read " "Info: Assuming node \"clk_read\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 200 472 488 368 "clk_read" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_getData " "Info: Assuming node \"clk_getData\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_getData" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_start " "Info: Assuming node \"clk_start\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 44 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 36 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 47 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 39 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 49 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 41 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 35 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 38 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 48 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 40 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 50 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode89w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] " "Info: Detected gated clock \"Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 42 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst3\|inst11 " "Info: Detected gated clock \"ROM:inst3\|inst11\" as buffer" {  } { { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst3\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_read register register Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 500.0 MHz Internal " "Info: Clock \"clk_read\" Internal fmax is restricted to 500.0 MHz between source register \"Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" and destination register \"Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.750 ns + Longest register register " "Info: + Longest register to register delay is 0.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y6_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 22; REG Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X18_Y6_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 2; COMB Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X18_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X18_Y6_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.653 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X18_Y6_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|counter_comb_bita3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.750 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 6 REG LCFF_X18_Y6_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X18_Y6_N7; Fanout = 2; REG Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 100.00 % ) " "Info: Total cell delay = 0.750 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_read destination 2.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_read\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 200 472 488 368 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_read~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk_read~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_read clk_read~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 200 472 488 368 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\] 3 REG LCFF_X18_Y6_N7 2 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y6_N7; Fanout = 2; REG Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_read source 2.458 ns - Longest register " "Info: - Longest clock path from clock \"clk_read\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_read 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_read'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_read } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 200 472 488 368 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_read~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk_read~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_read clk_read~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 200 472 488 368 "clk_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X18_Y6_N1 22 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 22; REG Node = 'Buffer:inst\|lpm_counter1:inst7\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3 {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk_read clk_read~clkctrl Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk_read {} clk_read~combout {} clk_read~clkctrl {} Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Buffer:inst|lpm_counter1:inst7|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 252.02 MHz 3.968 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 252.02 MHz between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 3.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.802 ns + Longest register register " "Info: + Longest register to register delay is 1.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X11_Y11_N29 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y11_N29; Fanout = 28; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.357 ns) 1.037 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X11_Y12_N10 1 " "Info: 2: + IC(0.680 ns) + CELL(0.357 ns) = 1.037 ns; Loc. = LCCOMB_X11_Y12_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.357 ns) 1.647 ns sld_hub:auto_hub\|tdo~3 3 COMB LCCOMB_X11_Y12_N0 1 " "Info: 3: + IC(0.253 ns) + CELL(0.357 ns) = 1.647 ns; Loc. = LCCOMB_X11_Y12_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.802 ns sld_hub:auto_hub\|tdo 4 REG LCFF_X11_Y12_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.802 ns; Loc. = LCFF_X11_Y12_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.869 ns ( 48.22 % ) " "Info: Total cell delay = 0.869 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 51.78 % ) " "Info: Total interconnect delay = 0.933 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.802 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.680ns 0.253ns 0.000ns } { 0.000ns 0.357ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.219 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 0.923 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.923 ns) + CELL(0.000 ns) = 0.923 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.219 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X11_Y12_N1 2 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.219 ns; Loc. = LCFF_X11_Y12_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 27.85 % ) " "Info: Total cell delay = 0.618 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 72.15 % ) " "Info: Total interconnect delay = 1.601 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.923ns 0.678ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.217 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 0.923 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.923 ns) + CELL(0.000 ns) = 0.923 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.217 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X11_Y11_N29 28 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.217 ns; Loc. = LCFF_X11_Y11_N29; Fanout = 28; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 27.88 % ) " "Info: Total cell delay = 0.618 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 72.12 % ) " "Info: Total interconnect delay = 1.599 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.923ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.923ns 0.678ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.923ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.802 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.680ns 0.253ns 0.000ns } { 0.000ns 0.357ns 0.357ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.923ns 0.678ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 0.923ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_getData memory ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 register Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] 370.23 MHz 2.701 ns Internal " "Info: Clock \"clk_getData\" has Internal fmax of 370.23 MHz between source memory \"ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0\" and destination register \"Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (period= 2.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.117 ns + Longest memory register " "Info: + Longest memory to register delay is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 1 MEM M4K_X20_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.130 ns) 2.130 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[6\] 2 MEM M4K_X20_Y8 17 " "Info: 2: + IC(0.000 ns) + CELL(2.130 ns) = 2.130 ns; Loc. = M4K_X20_Y8; Fanout = 17; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.053 ns) 2.962 ns Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]~feeder 3 COMB LCCOMB_X19_Y9_N6 1 " "Info: 3: + IC(0.779 ns) + CELL(0.053 ns) = 2.962 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.117 ns Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LCFF_X19_Y9_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.117 ns; Loc. = LCFF_X19_Y9_N7; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 75.01 % ) " "Info: Total cell delay = 2.338 ns ( 75.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.779 ns ( 24.99 % ) " "Info: Total interconnect delay = 0.779 ns ( 24.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.779ns 0.000ns } { 0.000ns 2.130ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.642 ns - Smallest " "Info: - Smallest clock skew is 0.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData destination 5.233 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_getData\" to destination register is 5.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk_getData 1 CLK PIN_R22 21 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.366 ns) 3.125 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\] 2 COMB LCCOMB_X18_Y8_N14 8 " "Info: 2: + IC(1.929 ns) + CELL(0.366 ns) = 3.125 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 8; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode79w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 49 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.618 ns) 5.233 ns Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X19_Y9_N7 1 " "Info: 3: + IC(1.490 ns) + CELL(0.618 ns) = 5.233 ns; Loc. = LCFF_X19_Y9_N7; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 34.66 % ) " "Info: Total cell delay = 1.814 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.419 ns ( 65.34 % ) " "Info: Total interconnect delay = 3.419 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.233 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.233 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.929ns 1.490ns } { 0.000ns 0.830ns 0.366ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData source 4.591 ns - Longest memory " "Info: - Longest clock path from clock \"clk_getData\" to source memory is 4.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk_getData 1 CLK PIN_R22 21 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.053 ns) 1.971 ns ROM:inst3\|inst11 2 COMB LCCOMB_X19_Y8_N28 1 " "Info: 2: + IC(1.088 ns) + CELL(0.053 ns) = 1.971 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { clk_getData ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 3.464 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(1.493 ns) + CELL(0.000 ns) = 3.464 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.481 ns) 4.591 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0 4 MEM M4K_X20_Y8 8 " "Info: 4: + IC(0.646 ns) + CELL(0.481 ns) = 4.591 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 29.71 % ) " "Info: Total cell delay = 1.364 ns ( 29.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.227 ns ( 70.29 % ) " "Info: Total interconnect delay = 3.227 ns ( 70.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.591 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.591 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.088ns 1.493ns 0.646ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.233 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.233 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.929ns 1.490ns } { 0.000ns 0.830ns 0.366ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.591 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.591 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.088ns 1.493ns 0.646ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|q_a[6] {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6]~feeder {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.779ns 0.000ns } { 0.000ns 2.130ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.233 ns" { clk_getData Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.233 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode79w[3] {} Buffer:inst|lpm_dff1:inst11|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.929ns 1.490ns } { 0.000ns 0.830ns 0.366ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.591 ns" { clk_getData ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.591 ns" { clk_getData {} clk_getData~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.088ns 1.493ns 0.646ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_start register memory ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4 475.29 MHz Internal " "Info: Clock \"clk_start\" Internal fmax is restricted to 475.29 MHz between source register \"ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]\" and destination memory \"ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns + Longest register memory " "Info: + Longest register to memory delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] 1 REG LCFF_X19_Y8_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 2; REG Node = 'ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.103 ns) 1.113 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4 2 MEM M4K_X20_Y8 8 " "Info: 2: + IC(1.010 ns) + CELL(0.103 ns) = 1.113 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 9.25 % ) " "Info: Total cell delay = 0.103 ns ( 9.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 90.75 % ) " "Info: Total interconnect delay = 1.010 ns ( 90.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } { 0.000ns 1.010ns } { 0.000ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.129 ns - Smallest " "Info: - Smallest clock skew is -0.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_start destination 4.773 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_start\" to destination memory is 4.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns clk_start 1 CLK PIN_Y10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 6; CLK Node = 'clk_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_start } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.154 ns) 2.153 ns ROM:inst3\|inst11 2 COMB LCCOMB_X19_Y8_N28 1 " "Info: 2: + IC(1.200 ns) + CELL(0.154 ns) = 2.153 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { clk_start ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 3.646 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(1.493 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.481 ns) 4.773 ns ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4 4 MEM M4K_X20_Y8 8 " "Info: 4: + IC(0.646 ns) + CELL(0.481 ns) = 4.773 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'ROM:inst3\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_u4a1:auto_generated\|altsyncram_3892:altsyncram1\|ram_block3a0~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 30.04 % ) " "Info: Total cell delay = 1.434 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 69.96 % ) " "Info: Total interconnect delay = 3.339 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.646ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_start source 4.902 ns - Longest register " "Info: - Longest clock path from clock \"clk_start\" to source register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns clk_start 1 CLK PIN_Y10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 6; CLK Node = 'clk_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_start } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 256 272 328 "clk_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.154 ns) 2.153 ns ROM:inst3\|inst11 2 COMB LCCOMB_X19_Y8_N28 1 " "Info: 2: + IC(1.200 ns) + CELL(0.154 ns) = 2.153 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'ROM:inst3\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { clk_start ROM:inst3|inst11 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.000 ns) 3.646 ns ROM:inst3\|inst11~clkctrl 3 COMB CLKCTRL_G5 10 " "Info: 3: + IC(1.493 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'ROM:inst3\|inst11~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { ROM:inst3|inst11 ROM:inst3|inst11~clkctrl } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/ROM.bdf" { { 112 512 576 160 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 4.902 ns ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\] 4 REG LCFF_X19_Y8_N9 2 " "Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.902 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 2; REG Node = 'ROM:inst3\|lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_8li:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 32.05 % ) " "Info: Total cell delay = 1.571 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.331 ns ( 67.95 % ) " "Info: Total interconnect delay = 3.331 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.638ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.646ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.638ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_8li.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_8li.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } { 0.000ns 1.010ns } { 0.000ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.773 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.773 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.646ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { clk_start ROM:inst3|inst11 ROM:inst3|inst11~clkctrl ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { clk_start {} clk_start~combout {} ROM:inst3|inst11 {} ROM:inst3|inst11~clkctrl {} ROM:inst3|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_8li:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.200ns 1.493ns 0.638ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { ROM:inst3|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_u4a1:auto_generated|altsyncram_3892:altsyncram1|ram_block3a0~porta_address_reg4 {} } {  } {  } "" } } { "db/altsyncram_3892.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/altsyncram_3892.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.243 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.343 ns + Longest pin register " "Info: + Longest pin to register delay is 3.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X0_Y13_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.346 ns) 1.306 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X14_Y13_N20 2 " "Info: 2: + IC(0.960 ns) + CELL(0.346 ns) = 1.306 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.053 ns) 2.088 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~1 3 COMB LCCOMB_X10_Y12_N16 5 " "Info: 3: + IC(0.729 ns) + CELL(0.053 ns) = 2.088 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.746 ns) 3.343 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 4 REG LCFF_X13_Y12_N9 1 " "Info: 4: + IC(0.509 ns) + CELL(0.746 ns) = 3.343 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { sld_hub:auto_hub|shadow_irf_reg[1][0]~1 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 34.25 % ) " "Info: Total cell delay = 1.145 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.198 ns ( 65.75 % ) " "Info: Total interconnect delay = 2.198 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~1 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~1 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 0.960ns 0.729ns 0.509ns } { 0.000ns 0.346ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.190 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 0.923 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.923 ns) + CELL(0.000 ns) = 0.923 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.190 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\] 3 REG LCFF_X13_Y12_N9 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.190 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 28.22 % ) " "Info: Total cell delay = 0.618 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.572 ns ( 71.78 % ) " "Info: Total interconnect delay = 1.572 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.190 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 0.923ns 0.649ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~1 sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.343 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~1 {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 0.960ns 0.729ns 0.509ns } { 0.000ns 0.346ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.190 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][0] {} } { 0.000ns 0.923ns 0.649ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_getData data\[2\] Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\] 13.833 ns register " "Info: tco from clock \"clk_getData\" to destination pin \"data\[2\]\" through register \"Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 13.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_getData source 7.464 ns + Longest register " "Info: + Longest clock path from clock \"clk_getData\" to source register is 7.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clk_getData 1 CLK PIN_R22 21 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 21; CLK Node = 'clk_getData'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_getData } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 160 288 304 328 "clk_getData" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.712 ns) 2.638 ns Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y8_N3 18 " "Info: 2: + IC(1.096 ns) + CELL(0.712 ns) = 2.638 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 18; REG Node = 'Buffer:inst\|lpm_counter1:inst21\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.346 ns) 4.398 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] 3 COMB LCCOMB_X18_Y8_N18 1 " "Info: 3: + IC(1.414 ns) + CELL(0.346 ns) = 4.398 ns; Loc. = LCCOMB_X18_Y8_N18; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 6.198 ns Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.800 ns) + CELL(0.000 ns) = 6.198 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Buffer:inst\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/decode_ltf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 7.464 ns Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X17_Y5_N17 1 " "Info: 5: + IC(0.648 ns) + CELL(0.618 ns) = 7.464 ns; Loc. = LCFF_X17_Y5_N17; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 33.57 % ) " "Info: Total cell delay = 2.506 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 66.43 % ) " "Info: Total interconnect delay = 4.958 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.464 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.464 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl {} Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.096ns 1.414ns 1.800ns 0.648ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.275 ns + Longest register pin " "Info: + Longest register to pin delay is 6.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X17_Y5_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y5_N17; Fanout = 1; REG Node = 'Buffer:inst\|lpm_dff1:inst20\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.272 ns) 1.066 ns Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w2_n0_mux_dataout~0 2 COMB LCCOMB_X18_Y6_N10 1 " "Info: 2: + IC(0.794 ns) + CELL(0.272 ns) = 1.066 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_16e.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/mux_16e.tdf" 143 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.357 ns) 2.560 ns Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w2_n0_mux_dataout~4 3 COMB LCCOMB_X19_Y9_N12 1 " "Info: 3: + IC(1.137 ns) + CELL(0.357 ns) = 2.560 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 1; COMB Node = 'Buffer:inst\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_16e:auto_generated\|l4_w2_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_16e.tdf" "" { Text "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/db/mux_16e.tdf" 143 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(2.134 ns) 6.275 ns data\[2\] 4 PIN PIN_P18 0 " "Info: 4: + IC(1.581 ns) + CELL(2.134 ns) = 6.275 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.715 ns" { Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 data[2] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "D:/BSUIR/3 Year/1 SEMESTER/—Ë‘Œ/My_Labs/Lab_3/Lab_3.bdf" { { 568 808 984 584 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 44.03 % ) " "Info: Total cell delay = 2.763 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.512 ns ( 55.97 % ) " "Info: Total interconnect delay = 3.512 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.275 ns" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.275 ns" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 {} data[2] {} } { 0.000ns 0.794ns 1.137ns 1.581ns } { 0.000ns 0.272ns 0.357ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.464 ns" { clk_getData Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.464 ns" { clk_getData {} clk_getData~combout {} Buffer:inst|lpm_counter1:inst21|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] {} Buffer:inst|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3]~clkctrl {} Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.096ns 1.414ns 1.800ns 0.648ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.275 ns" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.275 ns" { Buffer:inst|lpm_dff1:inst20|lpm_ff:lpm_ff_component|dffs[2] {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~0 {} Buffer:inst|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_16e:auto_generated|l4_w2_n0_mux_dataout~4 {} data[2] {} } { 0.000ns 0.794ns 1.137ns 1.581ns } { 0.000ns 0.272ns 0.357ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.982 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.982 ns) 1.982 ns altera_reserved_tdo 2 PIN PIN_B3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.982 ns) = 1.982 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 100.00 % ) " "Info: Total cell delay = 1.982 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.438 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.220 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.000 ns) 0.923 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.923 ns) + CELL(0.000 ns) = 0.923 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.220 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X11_Y13_N27 2 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.220 ns; Loc. = LCFF_X11_Y13_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 27.84 % ) " "Info: Total cell delay = 0.618 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 72.16 % ) " "Info: Total interconnect delay = 1.602 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.220 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 0.923ns 0.679ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.931 ns - Shortest pin register " "Info: - Shortest pin to register delay is 0.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X0_Y13_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y13_N1; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.053 ns) 0.776 ns sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X11_Y13_N26 1 " "Info: 2: + IC(0.723 ns) + CELL(0.053 ns) = 0.776 ns; Loc. = LCCOMB_X11_Y13_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.931 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X11_Y13_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.931 ns; Loc. = LCFF_X11_Y13_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 22.34 % ) " "Info: Total cell delay = 0.208 ns ( 22.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns ( 77.66 % ) " "Info: Total interconnect delay = 0.723 ns ( 77.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.931 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 0.723ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.220 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 0.923ns 0.679ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.931 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 0.723ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 15:26:15 2018 " "Info: Processing ended: Sun Sep 30 15:26:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
