
qsys_can.elf:     file format elf32-littlenios2
qsys_can.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00005e50 memsz 0x00005f94 flags rwx
    LOAD off    0x00007000 vaddr 0x02001000 paddr 0x02001000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  02001000  02001000  00007000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004838  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000080  000049f0  000049f0  000059f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001400  00004a70  00004a70  00005a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000144  00005e70  00005e70  00006e70  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00007000  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000608  00000000  00000000  00007028  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009dc9  00000000  00000000  00007630  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000031b7  00000000  00000000  000113f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003868  00000000  00000000  000145b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000ce8  00000000  00000000  00017e18  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001bd8  00000000  00000000  00018b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002231  00000000  00000000  0001a6d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000050  00000000  00000000  0001c90c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000280  00000000  00000000  0001c960  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0001eaac  2**0
                  CONTENTS, READONLY
 17 .cpu          00000005  00000000  00000000  0001eaaf  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  0001eab4  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0001eab5  2**0
                  CONTENTS, READONLY
 20 .stderr_dev   00000009  00000000  00000000  0001eab6  2**0
                  CONTENTS, READONLY
 21 .stdin_dev    00000009  00000000  00000000  0001eabf  2**0
                  CONTENTS, READONLY
 22 .stdout_dev   00000009  00000000  00000000  0001eac8  2**0
                  CONTENTS, READONLY
 23 .sopc_system_name 0000000b  00000000  00000000  0001ead1  2**0
                  CONTENTS, READONLY
 24 .quartus_project_dir 00000021  00000000  00000000  0001eadc  2**0
                  CONTENTS, READONLY
 25 .sopcinfo     0003ec70  00000000  00000000  0001eafd  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02001000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
000049f0 l    d  .rodata	00000000 .rodata
00004a70 l    d  .rwdata	00000000 .rwdata
00005e70 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 D:/project/qsys_CAN/qsys/software/qsys_can_bsp//obj/HAL/src/crt0.o
000001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00004a70 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000d44 l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
000011d4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00001310 l     F .text	00000038 alt_dev_reg
00004b50 l     O .rwdata	000000c8 epcs
00004c18 l     O .rwdata	00001060 jtag_uart
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
000013cc l     F .text	00000038 alt_flash_device_register
00001458 l     F .text	0000028c alt_epcs_flash_query
000016e4 l     F .text	000000e8 alt_epcs_flash_memcmp
00001ab8 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00001f80 l     F .text	00000204 altera_avalon_jtag_uart_irq
00002184 l     F .text	000000a4 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 can_controller.c
00000000 l    df *ABS*	00000000 epcs_commands.c
000033d8 l     F .text	00000038 epcs_test_wip
00003410 l     F .text	00000038 epcs_await_wip_released
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00003c34 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00003d4c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00003d78 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00003f5c l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00004094 l     F .text	00000050 alt_get_errno
000040e4 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 
00001a2c g     F .text	0000008c alt_epcs_flash_get_info
0000113c g     F .text	00000068 alt_main
00000454 g     F .text	00000080 _puts_r
00005e98 g     O .bss	00000100 alt_irq
0000286c g     F .text	000000c8 rx_id_f
00000408 g     F .text	0000004c printf
00002a58 g     F .text	00000034 can_brt1
00005e44 g     O .rwdata	00000004 canbaseaddr
000027c0 g     F .text	000000ac tx_id_f
00000000  w      *UND*	00000000 __errno
00003448 g     F .text	000000f8 epcs_sector_erase
02001000 g     F .entry	00000000 __reset
00005e7c g     O .bss	00000004 errno
00005e88 g     O .bss	00000004 alt_argv
0000de2c g       *ABS*	00000000 _gp
000011a4 g     F .text	00000030 usleep
00005cac g     O .rwdata	00000180 alt_fd_list
00003684 g     F .text	00000068 epcs_write_status_register
00004728 g     F .text	00000090 alt_find_dev
000049c8 g     F .text	00000028 memcpy
0000401c g     F .text	00000078 alt_io_redirect
000004d4 g     F .text	00000014 puts
00001bc0 g     F .text	00000104 alt_epcs_flash_write_block
00002384 g     F .text	00000218 altera_avalon_jtag_uart_read
000003cc g     F .text	0000003c _printf_r
00000e64 g     F .text	00000008 __udivsi3
00002de8 g     F .text	00000344 can_txf
00005e58 g     O .rwdata	00000004 alt_max_fd
00002a8c g     F .text	00000034 can_ocr
00001b4c g     F .text	00000074 alt_epcs_flash_erase_block
00005e38 g     O .rwdata	00000004 _global_impure_ptr
00003948 g     F .text	00000058 epcs_exit_4_bytes_mode
00005fb4 g       *ABS*	00000000 __bss_end
0000104c g     F .text	000000f0 alt_iic_isr_register
000043fc g     F .text	00000104 alt_tick
00002ac0 g     F .text	000000c0 can_acp
00001000 g     F .text	0000004c alt_ic_irq_enabled
00004364 g     F .text	00000098 alt_alarm_stop
00005e80 g     O .bss	00000004 alt_irq_active
00005e2c g     O .rwdata	00000002 id
000000ec g     F .exceptions	000000cc alt_irq_handler
00005c84 g     O .rwdata	00000028 alt_dev_null
00005e50 g     O .rwdata	00000008 alt_dev_list
00001224 g     F .text	000000ec write
00005f98 g     O .bss	0000000d rx_buffer
00005fa5 g     O .bss	0000000d tx_buffer
00000e6c g     F .text	00000008 __umodsi3
00003808 g     F .text	00000068 epcs_read_electronic_signature
00005fb4 g       *ABS*	00000000 end
00001ec0 g     F .text	000000c0 altera_avalon_jtag_uart_init
02000000 g       *ABS*	00000000 __alt_stack_pointer
0000259c g     F .text	00000224 altera_avalon_jtag_uart_write
00000510 g     F .text	000006c4 ___vfprintf_internal_r
00002a24 g     F .text	00000034 can_brt0
000001b8 g     F .text	00000048 _start
00005e90 g     O .bss	00000004 _alt_tick_rate
00004520 g     F .text	00000208 alt_avalon_spi_command
00005e94 g     O .bss	00000004 _alt_nticks
0000137c g     F .text	00000050 alt_sys_init
00002228 g     F .text	00000068 altera_avalon_jtag_uart_close
0000337c g     F .text	0000005c epcs_read_status_register
00001d5c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
000048cc g     F .text	000000b4 alt_get_fd
00003ae0 g     F .text	00000154 alt_busy_sleep
00003870 g     F .text	00000080 epcs_read_device_id
00004980 g     F .text	00000048 memcmp
00001e1c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00005fb4 g       *ABS*	00000000 __alt_stack_base
00001e6c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
000047b8 g     F .text	00000114 alt_find_file
00003dc8 g     F .text	000000a0 alt_dev_llist_insert
00005e2e g     O .rwdata	00000008 acceptance
00005e60 g     O .rwdata	00000008 alt_flash_dev_list
00000bf8 g     F .text	000000e0 __sfvwrite_small_dev
00005e70 g       *ABS*	00000000 __bss_start
00000200 g     F .text	00000128 main
00000328 g     F .text	00000038 delay_ms
00005e8c g     O .bss	00000004 alt_envp
00001dbc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000312c g     F .text	00000250 can_rxf
00000360 g     F .text	0000006c can_isr
00005e5c g     O .rwdata	00000004 alt_errno
00000db8 g     F .text	00000050 __divsi3
00005e71 g     O .bss	00000008 rx_data
000017cc g     F .text	00000260 alt_epcs_flash_write
00005c78 g     O .rwdata	0000000b rest_val
00001348 g     F .text	00000034 alt_irq_init
00004304 g     F .text	00000060 alt_release_fd
00000cd8 g     F .text	0000006c _write_r
00005e3c g     O .rwdata	00000004 _impure_ptr
00005e84 g     O .bss	00000004 alt_argc
00000020 g       .exceptions	00000000 alt_irq_entry
00005e48 g     O .rwdata	00000008 alt_fs_list
00003540 g     F .text	000000f4 epcs_read_buffer
00001404 g     F .text	00000054 alt_epcs_flash_init
00000e74 g     F .text	00000050 alt_ic_isr_register
00005e70 g       *ABS*	00000000 _edata
00005fb4 g       *ABS*	00000000 _end
00003ea4 g     F .text	00000068 alt_flash_open_dev
00002290 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00000f60 g     F .text	000000a0 alt_ic_irq_disable
000038f0 g     F .text	00000058 epcs_enter_4_bytes_mode
00002b80 g     F .text	00000268 can_rest
00004500 g     F .text	00000020 altera_nios2_qsys_irq_init
00003f0c g     F .text	00000050 alt_flash_close_dev
00000e08 g     F .text	0000005c __modsi3
02000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00000000 g       *ABS*	00000000 __alt_mem_sdram
00003e68 g     F .text	0000003c _exit
000039a0 g     F .text	00000140 alt_alarm_start
000004e8 g     F .text	00000028 strlen
00003634 g     F .text	00000050 epcs_write_enable
000041b0 g     F .text	00000154 open
00005e70 g     O .bss	00000001 rx_flag
00005e40 g     O .rwdata	00000004 alt_priority_mask
00000ec4 g     F .text	0000009c alt_ic_irq_enable
00000bd4 g     F .text	00000024 __vfprintf_internal
02001000 g       *ABS*	00000000 __alt_mem_epcs
00001cc4 g     F .text	00000098 alt_epcs_flash_read
00005e68 g     O .rwdata	00000008 alt_alarm_list
00002934 g     F .text	000000f0 rx_data_f
00003c84 g     F .text	000000c8 close
000036ec g     F .text	0000011c epcs_write_buffer



Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 100:	0005313a 	rdctl	r2,ipending
 104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 10c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 114:	00800044 	movi	r2,1
 118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	e0fffb17 	ldw	r3,-20(fp)
 120:	e0bffc17 	ldw	r2,-16(fp)
 124:	1884703a 	and	r2,r3,r2
 128:	10001726 	beq	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	00c00034 	movhi	r3,0
 130:	18d7a604 	addi	r3,r3,24216
 134:	e0bffd17 	ldw	r2,-12(fp)
 138:	100490fa 	slli	r2,r2,3
 13c:	1885883a 	add	r2,r3,r2
 140:	10c00017 	ldw	r3,0(r2)
 144:	01000034 	movhi	r4,0
 148:	2117a604 	addi	r4,r4,24216
 14c:	e0bffd17 	ldw	r2,-12(fp)
 150:	100490fa 	slli	r2,r2,3
 154:	2085883a 	add	r2,r4,r2
 158:	10800104 	addi	r2,r2,4
 15c:	10800017 	ldw	r2,0(r2)
 160:	1009883a 	mov	r4,r2
 164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 16c:	0005313a 	rdctl	r2,ipending
 170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 174:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 178:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 17c:	e0bffb17 	ldw	r2,-20(fp)
 180:	103fe31e 	bne	r2,zero,110 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffc17 	ldw	r2,-16(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffc15 	stw	r2,-16(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fde06 	br	11c <alt_irq_handler+0x30>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b8:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     1bc:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1c0:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     1c4:	00bffd16 	blt	zero,r2,1bc <_start+0x4>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c8:	06c08034 	movhi	sp,512
    ori sp, sp, %lo(__alt_stack_pointer)
     1cc:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     1d0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1d4:	d6b78b14 	ori	gp,gp,56876
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1dc:	10979c14 	ori	r2,r2,24176

    movhi r3, %hi(__bss_end)
     1e0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e4:	18d7ed14 	ori	r3,r3,24500

    beq r2, r3, 1f
     1e8:	10c00326 	beq	r2,r3,1f8 <_start+0x40>

0:
    stw zero, (r2)
     1ec:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1f0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f4:	10fffd36 	bltu	r2,r3,1ec <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1f8:	000113c0 	call	113c <alt_main>

000001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1fc:	003fff06 	br	1fc <alt_after_alt_main>

00000200 <main>:

void can_isr(void* context, alt_u32 id);
void delay_ms(uint32_t n);

int main(void)
{
     200:	defffa04 	addi	sp,sp,-24
     204:	dfc00515 	stw	ra,20(sp)
     208:	df000415 	stw	fp,16(sp)
     20c:	df000404 	addi	fp,sp,16
    uint8_t tx_data[8],i;
    uint8_t key;

    printf("Hello from Nios II!\n");
     210:	01000034 	movhi	r4,0
     214:	21127c04 	addi	r4,r4,18928
     218:	00004d40 	call	4d4 <puts>
    //需发送数据
    tx_data[0] = 18;
     21c:	00800484 	movi	r2,18
     220:	e0bffd85 	stb	r2,-10(fp)
    tx_data[1] = 12;
     224:	00800304 	movi	r2,12
     228:	e0bffdc5 	stb	r2,-9(fp)
    tx_data[2] = 25;
     22c:	00800644 	movi	r2,25
     230:	e0bffe05 	stb	r2,-8(fp)
    IOWR_AVALON_SEGLED_EN(SEGLED_CONTROLLER_BASE,1);
     234:	00c00044 	movi	r3,1
     238:	00808034 	movhi	r2,512
     23c:	10884304 	addi	r2,r2,8460
     240:	10c00035 	stwio	r3,0(r2)
    alt_ic_isr_register(
     244:	d8000015 	stw	zero,0(sp)
     248:	0009883a 	mov	r4,zero
     24c:	01400084 	movi	r5,2
     250:	01800034 	movhi	r6,0
     254:	3180d804 	addi	r6,r6,864
     258:	000f883a 	mov	r7,zero
     25c:	0000e740 	call	e74 <alt_ic_isr_register>
        CAN_CONTROLLER_IRQ_INTERRUPT_CONTROLLER_ID,
        CAN_CONTROLLER_IRQ,
        can_isr,
        0,
        0);                                 //注册CAN控制器中断服务
    can_brt0(0x00);                         //设置总线定时器0 sjw=1tscl,  tscl=2tclk
     260:	0009883a 	mov	r4,zero
     264:	0002a240 	call	2a24 <can_brt0>
    can_brt1(0x14);                         //设置总线定时器1 位长时间为8tscl
     268:	01000504 	movi	r4,20
     26c:	0002a580 	call	2a58 <can_brt1>
    can_acp(acceptance);                    //设置验收滤波器
     270:	d1200084 	addi	r4,gp,-32766
     274:	0002ac00 	call	2ac0 <can_acp>
    can_rest();                             //复位CAN控制器
     278:	0002b800 	call	2b80 <can_rest>
     27c:	00000106 	br	284 <main+0x84>
                IOWR_AVALON_SEGLED_DATA(SEGLED_CONTROLLER_BASE,rx_data[i]);
                delay_ms(1000);
            }
            rx_flag = 0;
        }
    }
     280:	0001883a 	nop
    can_brt0(0x00);                         //设置总线定时器0 sjw=1tscl,  tscl=2tclk
    can_brt1(0x14);                         //设置总线定时器1 位长时间为8tscl
    can_acp(acceptance);                    //设置验收滤波器
    can_rest();                             //复位CAN控制器
    while(1){
        key = IORD_ALTERA_AVALON_PIO_DATA(CAN_TX_EN_BASE);
     284:	00808034 	movhi	r2,512
     288:	10884404 	addi	r2,r2,8464
     28c:	10800037 	ldwio	r2,0(r2)
     290:	e0bffd45 	stb	r2,-11(fp)
        if(!key){
     294:	e0bffd43 	ldbu	r2,-11(fp)
     298:	10000a1e 	bne	r2,zero,2c4 <main+0xc4>
            tx_id_f(FF,id);                 //发送ID
     29c:	0009883a 	mov	r4,zero
     2a0:	d1600004 	addi	r5,gp,-32768
     2a4:	00027c00 	call	27c0 <tx_id_f>
            can_txf(tx_data,FRM_INFO);      //发送数据
     2a8:	e0bffd84 	addi	r2,fp,-10
     2ac:	1009883a 	mov	r4,r2
     2b0:	014000c4 	movi	r5,3
     2b4:	0002de80 	call	2de8 <can_txf>
            delay_ms(500);
     2b8:	01007d04 	movi	r4,500
     2bc:	00003280 	call	328 <delay_ms>
                IOWR_AVALON_SEGLED_DATA(SEGLED_CONTROLLER_BASE,rx_data[i]);
                delay_ms(1000);
            }
            rx_flag = 0;
        }
    }
     2c0:	003fef06 	br	280 <main+0x80>
        if(!key){
            tx_id_f(FF,id);                 //发送ID
            can_txf(tx_data,FRM_INFO);      //发送数据
            delay_ms(500);
        }
        else if(rx_flag){
     2c4:	d0a01103 	ldbu	r2,-32700(gp)
     2c8:	10803fcc 	andi	r2,r2,255
     2cc:	103fec26 	beq	r2,zero,280 <main+0x80>
            rx_data_f(rx_data);
     2d0:	d1201144 	addi	r4,gp,-32699
     2d4:	00029340 	call	2934 <rx_data_f>
            for(i=0;i<DLC;i++){
     2d8:	e03ffd05 	stb	zero,-12(fp)
     2dc:	00000d06 	br	314 <main+0x114>
                IOWR_AVALON_SEGLED_DATA(SEGLED_CONTROLLER_BASE,rx_data[i]);
     2e0:	e0fffd03 	ldbu	r3,-12(fp)
     2e4:	d0a01144 	addi	r2,gp,-32699
     2e8:	1885883a 	add	r2,r3,r2
     2ec:	10800003 	ldbu	r2,0(r2)
     2f0:	10c03fcc 	andi	r3,r2,255
     2f4:	00808034 	movhi	r2,512
     2f8:	10884004 	addi	r2,r2,8448
     2fc:	10c00035 	stwio	r3,0(r2)
                delay_ms(1000);
     300:	0100fa04 	movi	r4,1000
     304:	00003280 	call	328 <delay_ms>
            can_txf(tx_data,FRM_INFO);      //发送数据
            delay_ms(500);
        }
        else if(rx_flag){
            rx_data_f(rx_data);
            for(i=0;i<DLC;i++){
     308:	e0bffd03 	ldbu	r2,-12(fp)
     30c:	10800044 	addi	r2,r2,1
     310:	e0bffd05 	stb	r2,-12(fp)
     314:	e0bffd03 	ldbu	r2,-12(fp)
     318:	108000f0 	cmpltui	r2,r2,3
     31c:	103ff01e 	bne	r2,zero,2e0 <main+0xe0>
                IOWR_AVALON_SEGLED_DATA(SEGLED_CONTROLLER_BASE,rx_data[i]);
                delay_ms(1000);
            }
            rx_flag = 0;
     320:	d0201105 	stb	zero,-32700(gp)
        }
    }
     324:	003fd606 	br	280 <main+0x80>

00000328 <delay_ms>:
入口参数：n:延时的时间
返回参数：
说明       ：单位ms
******************************************************************/
void delay_ms(uint32_t n)
{
     328:	defffd04 	addi	sp,sp,-12
     32c:	dfc00215 	stw	ra,8(sp)
     330:	df000115 	stw	fp,4(sp)
     334:	df000104 	addi	fp,sp,4
     338:	e13fff15 	stw	r4,-4(fp)
    usleep(n*1000);
     33c:	e0bfff17 	ldw	r2,-4(fp)
     340:	1080fa24 	muli	r2,r2,1000
     344:	1009883a 	mov	r4,r2
     348:	00011a40 	call	11a4 <usleep>
}
     34c:	e037883a 	mov	sp,fp
     350:	dfc00117 	ldw	ra,4(sp)
     354:	df000017 	ldw	fp,0(sp)
     358:	dec00204 	addi	sp,sp,8
     35c:	f800283a 	ret

00000360 <can_isr>:
入口参数：
返回参数：
说明       ：CAN 控制器的中断服务函数
******************************************************************/
void can_isr(void* context, alt_u32 id)
{
     360:	defffb04 	addi	sp,sp,-20
     364:	dfc00415 	stw	ra,16(sp)
     368:	df000315 	stw	fp,12(sp)
     36c:	df000304 	addi	fp,sp,12
     370:	e13ffe15 	stw	r4,-8(fp)
     374:	e17fff15 	stw	r5,-4(fp)
    uint8_t status;
    status = IORD_8DIRECT(CanBaseAddr, SJA_IR);
     378:	00808034 	movhi	r2,512
     37c:	108800c4 	addi	r2,r2,8195
     380:	10800023 	ldbuio	r2,0(r2)
     384:	10803fcc 	andi	r2,r2,255
     388:	e0bffd05 	stb	r2,-12(fp)
    printf("status:%x\n",status);
     38c:	e0bffd03 	ldbu	r2,-12(fp)
     390:	01000034 	movhi	r4,0
     394:	21128104 	addi	r4,r4,18948
     398:	100b883a 	mov	r5,r2
     39c:	00004080 	call	408 <printf>
    if(status & RI_BIT){            //判断是否是接收中断
     3a0:	e0bffd03 	ldbu	r2,-12(fp)
     3a4:	1080004c 	andi	r2,r2,1
     3a8:	10000326 	beq	r2,zero,3b8 <can_isr+0x58>
        can_rxf();                  //接收数据
     3ac:	000312c0 	call	312c <can_rxf>
        rx_flag = 1;
     3b0:	00800044 	movi	r2,1
     3b4:	d0a01105 	stb	r2,-32700(gp)
    }
}
     3b8:	e037883a 	mov	sp,fp
     3bc:	dfc00117 	ldw	ra,4(sp)
     3c0:	df000017 	ldw	fp,0(sp)
     3c4:	dec00204 	addi	sp,sp,8
     3c8:	f800283a 	ret

000003cc <_printf_r>:
     3cc:	defffd04 	addi	sp,sp,-12
     3d0:	dfc00015 	stw	ra,0(sp)
     3d4:	d9800115 	stw	r6,4(sp)
     3d8:	d9c00215 	stw	r7,8(sp)
     3dc:	20800217 	ldw	r2,8(r4)
     3e0:	00c00034 	movhi	r3,0
     3e4:	18c2fe04 	addi	r3,r3,3064
     3e8:	280d883a 	mov	r6,r5
     3ec:	10c00115 	stw	r3,4(r2)
     3f0:	100b883a 	mov	r5,r2
     3f4:	d9c00104 	addi	r7,sp,4
     3f8:	00005100 	call	510 <___vfprintf_internal_r>
     3fc:	dfc00017 	ldw	ra,0(sp)
     400:	dec00304 	addi	sp,sp,12
     404:	f800283a 	ret

00000408 <printf>:
     408:	defffc04 	addi	sp,sp,-16
     40c:	dfc00015 	stw	ra,0(sp)
     410:	d9400115 	stw	r5,4(sp)
     414:	d9800215 	stw	r6,8(sp)
     418:	d9c00315 	stw	r7,12(sp)
     41c:	00800034 	movhi	r2,0
     420:	10978f04 	addi	r2,r2,24124
     424:	10800017 	ldw	r2,0(r2)
     428:	00c00034 	movhi	r3,0
     42c:	18c2fe04 	addi	r3,r3,3064
     430:	200b883a 	mov	r5,r4
     434:	10800217 	ldw	r2,8(r2)
     438:	d9800104 	addi	r6,sp,4
     43c:	10c00115 	stw	r3,4(r2)
     440:	1009883a 	mov	r4,r2
     444:	0000bd40 	call	bd4 <__vfprintf_internal>
     448:	dfc00017 	ldw	ra,0(sp)
     44c:	dec00404 	addi	sp,sp,16
     450:	f800283a 	ret

00000454 <_puts_r>:
     454:	defffd04 	addi	sp,sp,-12
     458:	dc000015 	stw	r16,0(sp)
     45c:	2021883a 	mov	r16,r4
     460:	2809883a 	mov	r4,r5
     464:	dfc00215 	stw	ra,8(sp)
     468:	dc400115 	stw	r17,4(sp)
     46c:	2823883a 	mov	r17,r5
     470:	00004e80 	call	4e8 <strlen>
     474:	81400217 	ldw	r5,8(r16)
     478:	00c00034 	movhi	r3,0
     47c:	18c2fe04 	addi	r3,r3,3064
     480:	880d883a 	mov	r6,r17
     484:	8009883a 	mov	r4,r16
     488:	28c00115 	stw	r3,4(r5)
     48c:	100f883a 	mov	r7,r2
     490:	183ee83a 	callr	r3
     494:	047fffc4 	movi	r17,-1
     498:	14400926 	beq	r2,r17,4c0 <_puts_r+0x6c>
     49c:	81400217 	ldw	r5,8(r16)
     4a0:	8009883a 	mov	r4,r16
     4a4:	01800034 	movhi	r6,0
     4a8:	31928404 	addi	r6,r6,18960
     4ac:	28800117 	ldw	r2,4(r5)
     4b0:	01c00044 	movi	r7,1
     4b4:	103ee83a 	callr	r2
     4b8:	14400126 	beq	r2,r17,4c0 <_puts_r+0x6c>
     4bc:	0005883a 	mov	r2,zero
     4c0:	dfc00217 	ldw	ra,8(sp)
     4c4:	dc400117 	ldw	r17,4(sp)
     4c8:	dc000017 	ldw	r16,0(sp)
     4cc:	dec00304 	addi	sp,sp,12
     4d0:	f800283a 	ret

000004d4 <puts>:
     4d4:	00800034 	movhi	r2,0
     4d8:	10978f04 	addi	r2,r2,24124
     4dc:	200b883a 	mov	r5,r4
     4e0:	11000017 	ldw	r4,0(r2)
     4e4:	00004541 	jmpi	454 <_puts_r>

000004e8 <strlen>:
     4e8:	20800007 	ldb	r2,0(r4)
     4ec:	10000626 	beq	r2,zero,508 <strlen+0x20>
     4f0:	2005883a 	mov	r2,r4
     4f4:	10800044 	addi	r2,r2,1
     4f8:	10c00007 	ldb	r3,0(r2)
     4fc:	183ffd1e 	bne	r3,zero,4f4 <strlen+0xc>
     500:	1105c83a 	sub	r2,r2,r4
     504:	f800283a 	ret
     508:	0005883a 	mov	r2,zero
     50c:	f800283a 	ret

00000510 <___vfprintf_internal_r>:
     510:	deffe204 	addi	sp,sp,-120
     514:	d8c00804 	addi	r3,sp,32
     518:	df001c15 	stw	fp,112(sp)
     51c:	ddc01b15 	stw	r23,108(sp)
     520:	dd401915 	stw	r21,100(sp)
     524:	dd001815 	stw	r20,96(sp)
     528:	dcc01715 	stw	r19,92(sp)
     52c:	dc801615 	stw	r18,88(sp)
     530:	dc001415 	stw	r16,80(sp)
     534:	dfc01d15 	stw	ra,116(sp)
     538:	dd801a15 	stw	r22,104(sp)
     53c:	dc401515 	stw	r17,84(sp)
     540:	2039883a 	mov	fp,r4
     544:	d9c00e15 	stw	r7,56(sp)
     548:	3021883a 	mov	r16,r6
     54c:	0025883a 	mov	r18,zero
     550:	d8001315 	stw	zero,76(sp)
     554:	d8000d15 	stw	zero,52(sp)
     558:	0029883a 	mov	r20,zero
     55c:	d8000b15 	stw	zero,44(sp)
     560:	d8000c15 	stw	zero,48(sp)
     564:	d8001115 	stw	zero,68(sp)
     568:	d8001015 	stw	zero,64(sp)
     56c:	002b883a 	mov	r21,zero
     570:	04c00044 	movi	r19,1
     574:	d8c00a15 	stw	r3,40(sp)
     578:	282f883a 	mov	r23,r5
     57c:	80c00003 	ldbu	r3,0(r16)
     580:	84000044 	addi	r16,r16,1
     584:	18803fcc 	andi	r2,r3,255
     588:	1080201c 	xori	r2,r2,128
     58c:	10bfe004 	addi	r2,r2,-128
     590:	10001426 	beq	r2,zero,5e4 <___vfprintf_internal_r+0xd4>
     594:	acc02f26 	beq	r21,r19,654 <___vfprintf_internal_r+0x144>
     598:	9d401f16 	blt	r19,r21,618 <___vfprintf_internal_r+0x108>
     59c:	a83ff71e 	bne	r21,zero,57c <___vfprintf_internal_r+0x6c>
     5a0:	01000944 	movi	r4,37
     5a4:	1100d526 	beq	r2,r4,8fc <___vfprintf_internal_r+0x3ec>
     5a8:	b8800117 	ldw	r2,4(r23)
     5ac:	d8c00905 	stb	r3,36(sp)
     5b0:	e009883a 	mov	r4,fp
     5b4:	b80b883a 	mov	r5,r23
     5b8:	d9800904 	addi	r6,sp,36
     5bc:	01c00044 	movi	r7,1
     5c0:	103ee83a 	callr	r2
     5c4:	10009c1e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     5c8:	80c00003 	ldbu	r3,0(r16)
     5cc:	94800044 	addi	r18,r18,1
     5d0:	84000044 	addi	r16,r16,1
     5d4:	18803fcc 	andi	r2,r3,255
     5d8:	1080201c 	xori	r2,r2,128
     5dc:	10bfe004 	addi	r2,r2,-128
     5e0:	103fec1e 	bne	r2,zero,594 <___vfprintf_internal_r+0x84>
     5e4:	9005883a 	mov	r2,r18
     5e8:	dfc01d17 	ldw	ra,116(sp)
     5ec:	df001c17 	ldw	fp,112(sp)
     5f0:	ddc01b17 	ldw	r23,108(sp)
     5f4:	dd801a17 	ldw	r22,104(sp)
     5f8:	dd401917 	ldw	r21,100(sp)
     5fc:	dd001817 	ldw	r20,96(sp)
     600:	dcc01717 	ldw	r19,92(sp)
     604:	dc801617 	ldw	r18,88(sp)
     608:	dc401517 	ldw	r17,84(sp)
     60c:	dc001417 	ldw	r16,80(sp)
     610:	dec01e04 	addi	sp,sp,120
     614:	f800283a 	ret
     618:	01000084 	movi	r4,2
     61c:	a9001126 	beq	r21,r4,664 <___vfprintf_internal_r+0x154>
     620:	010000c4 	movi	r4,3
     624:	a93fd51e 	bne	r21,r4,57c <___vfprintf_internal_r+0x6c>
     628:	193ff404 	addi	r4,r3,-48
     62c:	21003fcc 	andi	r4,r4,255
     630:	01400244 	movi	r5,9
     634:	29001936 	bltu	r5,r4,69c <___vfprintf_internal_r+0x18c>
     638:	d8c00b17 	ldw	r3,44(sp)
     63c:	00bfffc4 	movi	r2,-1
     640:	1880e126 	beq	r3,r2,9c8 <___vfprintf_internal_r+0x4b8>
     644:	188002a4 	muli	r2,r3,10
     648:	2089883a 	add	r4,r4,r2
     64c:	d9000b15 	stw	r4,44(sp)
     650:	003fca06 	br	57c <___vfprintf_internal_r+0x6c>
     654:	01000c04 	movi	r4,48
     658:	1100d626 	beq	r2,r4,9b4 <___vfprintf_internal_r+0x4a4>
     65c:	01000944 	movi	r4,37
     660:	1100f026 	beq	r2,r4,a24 <___vfprintf_internal_r+0x514>
     664:	193ff404 	addi	r4,r3,-48
     668:	21003fcc 	andi	r4,r4,255
     66c:	01400244 	movi	r5,9
     670:	29000836 	bltu	r5,r4,694 <___vfprintf_internal_r+0x184>
     674:	d8c00c17 	ldw	r3,48(sp)
     678:	00bfffc4 	movi	r2,-1
     67c:	1880d026 	beq	r3,r2,9c0 <___vfprintf_internal_r+0x4b0>
     680:	188002a4 	muli	r2,r3,10
     684:	2089883a 	add	r4,r4,r2
     688:	d9000c15 	stw	r4,48(sp)
     68c:	05400084 	movi	r21,2
     690:	003fba06 	br	57c <___vfprintf_internal_r+0x6c>
     694:	01000b84 	movi	r4,46
     698:	1100a526 	beq	r2,r4,930 <___vfprintf_internal_r+0x420>
     69c:	01001b04 	movi	r4,108
     6a0:	1100a126 	beq	r2,r4,928 <___vfprintf_internal_r+0x418>
     6a4:	d9400b17 	ldw	r5,44(sp)
     6a8:	00bfffc4 	movi	r2,-1
     6ac:	2880da26 	beq	r5,r2,a18 <___vfprintf_internal_r+0x508>
     6b0:	d8001015 	stw	zero,64(sp)
     6b4:	18ffea04 	addi	r3,r3,-88
     6b8:	18c03fcc 	andi	r3,r3,255
     6bc:	00800804 	movi	r2,32
     6c0:	10c0022e 	bgeu	r2,r3,6cc <___vfprintf_internal_r+0x1bc>
     6c4:	002b883a 	mov	r21,zero
     6c8:	003fac06 	br	57c <___vfprintf_internal_r+0x6c>
     6cc:	18c7883a 	add	r3,r3,r3
     6d0:	18c7883a 	add	r3,r3,r3
     6d4:	01000034 	movhi	r4,0
     6d8:	2101ba04 	addi	r4,r4,1768
     6dc:	1907883a 	add	r3,r3,r4
     6e0:	18800017 	ldw	r2,0(r3)
     6e4:	1000683a 	jmp	r2
     6e8:	00000a50 	cmplti	zero,zero,41
     6ec:	000006c4 	movi	zero,27
     6f0:	000006c4 	movi	zero,27
     6f4:	000006c4 	movi	zero,27
     6f8:	000006c4 	movi	zero,27
     6fc:	000006c4 	movi	zero,27
     700:	000006c4 	movi	zero,27
     704:	000006c4 	movi	zero,27
     708:	000006c4 	movi	zero,27
     70c:	000006c4 	movi	zero,27
     710:	000006c4 	movi	zero,27
     714:	00000a60 	cmpeqi	zero,zero,41
     718:	0000076c 	andhi	zero,zero,29
     71c:	000006c4 	movi	zero,27
     720:	000006c4 	movi	zero,27
     724:	000006c4 	movi	zero,27
     728:	000006c4 	movi	zero,27
     72c:	0000076c 	andhi	zero,zero,29
     730:	000006c4 	movi	zero,27
     734:	000006c4 	movi	zero,27
     738:	000006c4 	movi	zero,27
     73c:	000006c4 	movi	zero,27
     740:	000006c4 	movi	zero,27
     744:	00000840 	call	84 <alt_exception+0x64>
     748:	000006c4 	movi	zero,27
     74c:	000006c4 	movi	zero,27
     750:	000006c4 	movi	zero,27
     754:	00000aa8 	cmpgeui	zero,zero,42
     758:	000006c4 	movi	zero,27
     75c:	00000844 	movi	zero,33
     760:	000006c4 	movi	zero,27
     764:	000006c4 	movi	zero,27
     768:	00000a58 	cmpnei	zero,zero,41
     76c:	d8c00d17 	ldw	r3,52(sp)
     770:	18003426 	beq	r3,zero,844 <___vfprintf_internal_r+0x334>
     774:	d9000e17 	ldw	r4,56(sp)
     778:	00c00044 	movi	r3,1
     77c:	25800017 	ldw	r22,0(r4)
     780:	21000104 	addi	r4,r4,4
     784:	d9000e15 	stw	r4,56(sp)
     788:	d8c00d15 	stw	r3,52(sp)
     78c:	b0010b16 	blt	r22,zero,bbc <___vfprintf_internal_r+0x6ac>
     790:	d8001215 	stw	zero,72(sp)
     794:	d82b883a 	mov	r21,sp
     798:	b000321e 	bne	r22,zero,864 <___vfprintf_internal_r+0x354>
     79c:	d8c00b17 	ldw	r3,44(sp)
     7a0:	d809883a 	mov	r4,sp
     7a4:	00c00b0e 	bge	zero,r3,7d4 <___vfprintf_internal_r+0x2c4>
     7a8:	d8800b17 	ldw	r2,44(sp)
     7ac:	d82b883a 	mov	r21,sp
     7b0:	00c00c04 	movi	r3,48
     7b4:	00000206 	br	7c0 <___vfprintf_internal_r+0x2b0>
     7b8:	d9400a17 	ldw	r5,40(sp)
     7bc:	a9400426 	beq	r21,r5,7d0 <___vfprintf_internal_r+0x2c0>
     7c0:	a8c00005 	stb	r3,0(r21)
     7c4:	10bfffc4 	addi	r2,r2,-1
     7c8:	ad400044 	addi	r21,r21,1
     7cc:	103ffa1e 	bne	r2,zero,7b8 <___vfprintf_internal_r+0x2a8>
     7d0:	a92dc83a 	sub	r22,r21,r4
     7d4:	d8c01217 	ldw	r3,72(sp)
     7d8:	b0c5883a 	add	r2,r22,r3
     7dc:	d8c00c17 	ldw	r3,48(sp)
     7e0:	1885c83a 	sub	r2,r3,r2
     7e4:	d8c01017 	ldw	r3,64(sp)
     7e8:	d8800f15 	stw	r2,60(sp)
     7ec:	18007826 	beq	r3,zero,9d0 <___vfprintf_internal_r+0x4c0>
     7f0:	d8c01217 	ldw	r3,72(sp)
     7f4:	1800e41e 	bne	r3,zero,b88 <___vfprintf_internal_r+0x678>
     7f8:	d8c00f17 	ldw	r3,60(sp)
     7fc:	00c05c0e 	bge	zero,r3,970 <___vfprintf_internal_r+0x460>
     800:	00800c04 	movi	r2,48
     804:	d88008c5 	stb	r2,35(sp)
     808:	1c7fffc4 	addi	r17,r3,-1
     80c:	00000306 	br	81c <___vfprintf_internal_r+0x30c>
     810:	8c7fffc4 	addi	r17,r17,-1
     814:	013fffc4 	movi	r4,-1
     818:	8900eb26 	beq	r17,r4,bc8 <___vfprintf_internal_r+0x6b8>
     81c:	b8800117 	ldw	r2,4(r23)
     820:	e009883a 	mov	r4,fp
     824:	b80b883a 	mov	r5,r23
     828:	d98008c4 	addi	r6,sp,35
     82c:	01c00044 	movi	r7,1
     830:	103ee83a 	callr	r2
     834:	103ff626 	beq	r2,zero,810 <___vfprintf_internal_r+0x300>
     838:	04bfffc4 	movi	r18,-1
     83c:	003f6906 	br	5e4 <___vfprintf_internal_r+0xd4>
     840:	05000204 	movi	r20,8
     844:	d9400e17 	ldw	r5,56(sp)
     848:	2d800017 	ldw	r22,0(r5)
     84c:	29400104 	addi	r5,r5,4
     850:	d9400e15 	stw	r5,56(sp)
     854:	d8000d15 	stw	zero,52(sp)
     858:	d8001215 	stw	zero,72(sp)
     85c:	d82b883a 	mov	r21,sp
     860:	b03fce26 	beq	r22,zero,79c <___vfprintf_internal_r+0x28c>
     864:	9005883a 	mov	r2,r18
     868:	dc000f15 	stw	r16,60(sp)
     86c:	a025883a 	mov	r18,r20
     870:	04400244 	movi	r17,9
     874:	dc001317 	ldw	r16,76(sp)
     878:	1029883a 	mov	r20,r2
     87c:	00000506 	br	894 <___vfprintf_internal_r+0x384>
     880:	b5800c04 	addi	r22,r22,48
     884:	ad800005 	stb	r22,0(r21)
     888:	102d883a 	mov	r22,r2
     88c:	ad400044 	addi	r21,r21,1
     890:	10000c26 	beq	r2,zero,8c4 <___vfprintf_internal_r+0x3b4>
     894:	b009883a 	mov	r4,r22
     898:	900b883a 	mov	r5,r18
     89c:	0000e640 	call	e64 <__udivsi3>
     8a0:	9089383a 	mul	r4,r18,r2
     8a4:	b12dc83a 	sub	r22,r22,r4
     8a8:	8dbff50e 	bge	r17,r22,880 <___vfprintf_internal_r+0x370>
     8ac:	80001126 	beq	r16,zero,8f4 <___vfprintf_internal_r+0x3e4>
     8b0:	b5800dc4 	addi	r22,r22,55
     8b4:	ad800005 	stb	r22,0(r21)
     8b8:	102d883a 	mov	r22,r2
     8bc:	ad400044 	addi	r21,r21,1
     8c0:	103ff41e 	bne	r2,zero,894 <___vfprintf_internal_r+0x384>
     8c4:	d8c00b17 	ldw	r3,44(sp)
     8c8:	a005883a 	mov	r2,r20
     8cc:	aeedc83a 	sub	r22,r21,sp
     8d0:	9029883a 	mov	r20,r18
     8d4:	1025883a 	mov	r18,r2
     8d8:	1d85c83a 	sub	r2,r3,r22
     8dc:	dc000f17 	ldw	r16,60(sp)
     8e0:	d809883a 	mov	r4,sp
     8e4:	00bfbb0e 	bge	zero,r2,7d4 <___vfprintf_internal_r+0x2c4>
     8e8:	d8c00a17 	ldw	r3,40(sp)
     8ec:	a8ffb036 	bltu	r21,r3,7b0 <___vfprintf_internal_r+0x2a0>
     8f0:	003fb806 	br	7d4 <___vfprintf_internal_r+0x2c4>
     8f4:	b58015c4 	addi	r22,r22,87
     8f8:	003fe206 	br	884 <___vfprintf_internal_r+0x374>
     8fc:	00c00044 	movi	r3,1
     900:	d8c00d15 	stw	r3,52(sp)
     904:	00ffffc4 	movi	r3,-1
     908:	d8c00b15 	stw	r3,44(sp)
     90c:	d8001315 	stw	zero,76(sp)
     910:	05000284 	movi	r20,10
     914:	d8c00c15 	stw	r3,48(sp)
     918:	d8001115 	stw	zero,68(sp)
     91c:	d8001015 	stw	zero,64(sp)
     920:	dd400d17 	ldw	r21,52(sp)
     924:	003f1506 	br	57c <___vfprintf_internal_r+0x6c>
     928:	00c00044 	movi	r3,1
     92c:	d8c01115 	stw	r3,68(sp)
     930:	054000c4 	movi	r21,3
     934:	003f1106 	br	57c <___vfprintf_internal_r+0x6c>
     938:	d8c00f17 	ldw	r3,60(sp)
     93c:	90e5883a 	add	r18,r18,r3
     940:	d8c01217 	ldw	r3,72(sp)
     944:	18000a26 	beq	r3,zero,970 <___vfprintf_internal_r+0x460>
     948:	b8800117 	ldw	r2,4(r23)
     94c:	00c00b44 	movi	r3,45
     950:	d8c00905 	stb	r3,36(sp)
     954:	e009883a 	mov	r4,fp
     958:	b80b883a 	mov	r5,r23
     95c:	d9800904 	addi	r6,sp,36
     960:	01c00044 	movi	r7,1
     964:	103ee83a 	callr	r2
     968:	103fb31e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     96c:	94800044 	addi	r18,r18,1
     970:	ada3c83a 	sub	r17,r21,r22
     974:	05800316 	blt	zero,r22,984 <___vfprintf_internal_r+0x474>
     978:	003f5206 	br	6c4 <___vfprintf_internal_r+0x1b4>
     97c:	94800044 	addi	r18,r18,1
     980:	ac7f5026 	beq	r21,r17,6c4 <___vfprintf_internal_r+0x1b4>
     984:	ad7fffc4 	addi	r21,r21,-1
     988:	a8c00003 	ldbu	r3,0(r21)
     98c:	b8800117 	ldw	r2,4(r23)
     990:	e009883a 	mov	r4,fp
     994:	d8c00905 	stb	r3,36(sp)
     998:	b80b883a 	mov	r5,r23
     99c:	d9800904 	addi	r6,sp,36
     9a0:	01c00044 	movi	r7,1
     9a4:	103ee83a 	callr	r2
     9a8:	103ff426 	beq	r2,zero,97c <___vfprintf_internal_r+0x46c>
     9ac:	04bfffc4 	movi	r18,-1
     9b0:	003f0c06 	br	5e4 <___vfprintf_internal_r+0xd4>
     9b4:	dd401015 	stw	r21,64(sp)
     9b8:	05400084 	movi	r21,2
     9bc:	003eef06 	br	57c <___vfprintf_internal_r+0x6c>
     9c0:	0005883a 	mov	r2,zero
     9c4:	003f2f06 	br	684 <___vfprintf_internal_r+0x174>
     9c8:	0005883a 	mov	r2,zero
     9cc:	003f1e06 	br	648 <___vfprintf_internal_r+0x138>
     9d0:	d8c00f17 	ldw	r3,60(sp)
     9d4:	00ffda0e 	bge	zero,r3,940 <___vfprintf_internal_r+0x430>
     9d8:	00800804 	movi	r2,32
     9dc:	d8800885 	stb	r2,34(sp)
     9e0:	1c7fffc4 	addi	r17,r3,-1
     9e4:	00000306 	br	9f4 <___vfprintf_internal_r+0x4e4>
     9e8:	8c7fffc4 	addi	r17,r17,-1
     9ec:	013fffc4 	movi	r4,-1
     9f0:	893fd126 	beq	r17,r4,938 <___vfprintf_internal_r+0x428>
     9f4:	b8800117 	ldw	r2,4(r23)
     9f8:	e009883a 	mov	r4,fp
     9fc:	b80b883a 	mov	r5,r23
     a00:	d9800884 	addi	r6,sp,34
     a04:	01c00044 	movi	r7,1
     a08:	103ee83a 	callr	r2
     a0c:	103ff626 	beq	r2,zero,9e8 <___vfprintf_internal_r+0x4d8>
     a10:	04bfffc4 	movi	r18,-1
     a14:	003ef306 	br	5e4 <___vfprintf_internal_r+0xd4>
     a18:	00800044 	movi	r2,1
     a1c:	d8800b15 	stw	r2,44(sp)
     a20:	003f2406 	br	6b4 <___vfprintf_internal_r+0x1a4>
     a24:	b8c00117 	ldw	r3,4(r23)
     a28:	d8800905 	stb	r2,36(sp)
     a2c:	e009883a 	mov	r4,fp
     a30:	b80b883a 	mov	r5,r23
     a34:	d9800904 	addi	r6,sp,36
     a38:	a80f883a 	mov	r7,r21
     a3c:	183ee83a 	callr	r3
     a40:	103f7d1e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     a44:	94800044 	addi	r18,r18,1
     a48:	002b883a 	mov	r21,zero
     a4c:	003ecb06 	br	57c <___vfprintf_internal_r+0x6c>
     a50:	00c00044 	movi	r3,1
     a54:	d8c01315 	stw	r3,76(sp)
     a58:	05000404 	movi	r20,16
     a5c:	003f7906 	br	844 <___vfprintf_internal_r+0x334>
     a60:	d8c00c17 	ldw	r3,48(sp)
     a64:	98c0380e 	bge	r19,r3,b48 <___vfprintf_internal_r+0x638>
     a68:	1dbfffc4 	addi	r22,r3,-1
     a6c:	00800804 	movi	r2,32
     a70:	d8800845 	stb	r2,33(sp)
     a74:	b023883a 	mov	r17,r22
     a78:	057fffc4 	movi	r21,-1
     a7c:	8c7fffc4 	addi	r17,r17,-1
     a80:	8d403026 	beq	r17,r21,b44 <___vfprintf_internal_r+0x634>
     a84:	b8800117 	ldw	r2,4(r23)
     a88:	e009883a 	mov	r4,fp
     a8c:	b80b883a 	mov	r5,r23
     a90:	d9800844 	addi	r6,sp,33
     a94:	01c00044 	movi	r7,1
     a98:	103ee83a 	callr	r2
     a9c:	103ff726 	beq	r2,zero,a7c <___vfprintf_internal_r+0x56c>
     aa0:	04bfffc4 	movi	r18,-1
     aa4:	003ecf06 	br	5e4 <___vfprintf_internal_r+0xd4>
     aa8:	d9000e17 	ldw	r4,56(sp)
     aac:	d8c00e17 	ldw	r3,56(sp)
     ab0:	21000017 	ldw	r4,0(r4)
     ab4:	18c00104 	addi	r3,r3,4
     ab8:	d8c00e15 	stw	r3,56(sp)
     abc:	d9000f15 	stw	r4,60(sp)
     ac0:	00004e80 	call	4e8 <strlen>
     ac4:	d8c00c17 	ldw	r3,48(sp)
     ac8:	102d883a 	mov	r22,r2
     acc:	1887c83a 	sub	r3,r3,r2
     ad0:	d8c01215 	stw	r3,72(sp)
     ad4:	00c0110e 	bge	zero,r3,b1c <___vfprintf_internal_r+0x60c>
     ad8:	00800804 	movi	r2,32
     adc:	d8800805 	stb	r2,32(sp)
     ae0:	1c7fffc4 	addi	r17,r3,-1
     ae4:	057fffc4 	movi	r21,-1
     ae8:	00000206 	br	af4 <___vfprintf_internal_r+0x5e4>
     aec:	8c7fffc4 	addi	r17,r17,-1
     af0:	8d400826 	beq	r17,r21,b14 <___vfprintf_internal_r+0x604>
     af4:	b8800117 	ldw	r2,4(r23)
     af8:	e009883a 	mov	r4,fp
     afc:	b80b883a 	mov	r5,r23
     b00:	d9800804 	addi	r6,sp,32
     b04:	01c00044 	movi	r7,1
     b08:	103ee83a 	callr	r2
     b0c:	103ff726 	beq	r2,zero,aec <___vfprintf_internal_r+0x5dc>
     b10:	003f4906 	br	838 <___vfprintf_internal_r+0x328>
     b14:	d8c01217 	ldw	r3,72(sp)
     b18:	90e5883a 	add	r18,r18,r3
     b1c:	b8800117 	ldw	r2,4(r23)
     b20:	d9800f17 	ldw	r6,60(sp)
     b24:	e009883a 	mov	r4,fp
     b28:	b80b883a 	mov	r5,r23
     b2c:	b00f883a 	mov	r7,r22
     b30:	103ee83a 	callr	r2
     b34:	103f401e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     b38:	95a5883a 	add	r18,r18,r22
     b3c:	002b883a 	mov	r21,zero
     b40:	003e8e06 	br	57c <___vfprintf_internal_r+0x6c>
     b44:	95a5883a 	add	r18,r18,r22
     b48:	d9000e17 	ldw	r4,56(sp)
     b4c:	b8800117 	ldw	r2,4(r23)
     b50:	b80b883a 	mov	r5,r23
     b54:	20c00017 	ldw	r3,0(r4)
     b58:	d9800904 	addi	r6,sp,36
     b5c:	e009883a 	mov	r4,fp
     b60:	d8c00905 	stb	r3,36(sp)
     b64:	d8c00e17 	ldw	r3,56(sp)
     b68:	01c00044 	movi	r7,1
     b6c:	1c400104 	addi	r17,r3,4
     b70:	103ee83a 	callr	r2
     b74:	103f301e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     b78:	94800044 	addi	r18,r18,1
     b7c:	dc400e15 	stw	r17,56(sp)
     b80:	002b883a 	mov	r21,zero
     b84:	003e7d06 	br	57c <___vfprintf_internal_r+0x6c>
     b88:	b8800117 	ldw	r2,4(r23)
     b8c:	00c00b44 	movi	r3,45
     b90:	d8c00905 	stb	r3,36(sp)
     b94:	e009883a 	mov	r4,fp
     b98:	b80b883a 	mov	r5,r23
     b9c:	d9800904 	addi	r6,sp,36
     ba0:	01c00044 	movi	r7,1
     ba4:	103ee83a 	callr	r2
     ba8:	103f231e 	bne	r2,zero,838 <___vfprintf_internal_r+0x328>
     bac:	d8c00f17 	ldw	r3,60(sp)
     bb0:	94800044 	addi	r18,r18,1
     bb4:	00ff1216 	blt	zero,r3,800 <___vfprintf_internal_r+0x2f0>
     bb8:	003f6d06 	br	970 <___vfprintf_internal_r+0x460>
     bbc:	05adc83a 	sub	r22,zero,r22
     bc0:	d8c01215 	stw	r3,72(sp)
     bc4:	003f2506 	br	85c <___vfprintf_internal_r+0x34c>
     bc8:	d8c00f17 	ldw	r3,60(sp)
     bcc:	90e5883a 	add	r18,r18,r3
     bd0:	003f6706 	br	970 <___vfprintf_internal_r+0x460>

00000bd4 <__vfprintf_internal>:
     bd4:	00800034 	movhi	r2,0
     bd8:	10978f04 	addi	r2,r2,24124
     bdc:	2007883a 	mov	r3,r4
     be0:	11000017 	ldw	r4,0(r2)
     be4:	2805883a 	mov	r2,r5
     be8:	300f883a 	mov	r7,r6
     bec:	180b883a 	mov	r5,r3
     bf0:	100d883a 	mov	r6,r2
     bf4:	00005101 	jmpi	510 <___vfprintf_internal_r>

00000bf8 <__sfvwrite_small_dev>:
     bf8:	2880000b 	ldhu	r2,0(r5)
     bfc:	defffa04 	addi	sp,sp,-24
     c00:	dcc00315 	stw	r19,12(sp)
     c04:	10c0020c 	andi	r3,r2,8
     c08:	18ffffcc 	andi	r3,r3,65535
     c0c:	18e0001c 	xori	r3,r3,32768
     c10:	dc800215 	stw	r18,8(sp)
     c14:	dc400115 	stw	r17,4(sp)
     c18:	dfc00515 	stw	ra,20(sp)
     c1c:	dd000415 	stw	r20,16(sp)
     c20:	dc000015 	stw	r16,0(sp)
     c24:	18e00004 	addi	r3,r3,-32768
     c28:	2825883a 	mov	r18,r5
     c2c:	2027883a 	mov	r19,r4
     c30:	3023883a 	mov	r17,r6
     c34:	18002626 	beq	r3,zero,cd0 <__sfvwrite_small_dev+0xd8>
     c38:	2940008f 	ldh	r5,2(r5)
     c3c:	28001016 	blt	r5,zero,c80 <__sfvwrite_small_dev+0x88>
     c40:	01c01a0e 	bge	zero,r7,cac <__sfvwrite_small_dev+0xb4>
     c44:	3821883a 	mov	r16,r7
     c48:	05010004 	movi	r20,1024
     c4c:	00000306 	br	c5c <__sfvwrite_small_dev+0x64>
     c50:	88a3883a 	add	r17,r17,r2
     c54:	0400150e 	bge	zero,r16,cac <__sfvwrite_small_dev+0xb4>
     c58:	9140008f 	ldh	r5,2(r18)
     c5c:	880d883a 	mov	r6,r17
     c60:	9809883a 	mov	r4,r19
     c64:	800f883a 	mov	r7,r16
     c68:	a400010e 	bge	r20,r16,c70 <__sfvwrite_small_dev+0x78>
     c6c:	01c10004 	movi	r7,1024
     c70:	0000cd80 	call	cd8 <_write_r>
     c74:	80a1c83a 	sub	r16,r16,r2
     c78:	00bff516 	blt	zero,r2,c50 <__sfvwrite_small_dev+0x58>
     c7c:	9080000b 	ldhu	r2,0(r18)
     c80:	10801014 	ori	r2,r2,64
     c84:	9080000d 	sth	r2,0(r18)
     c88:	00bfffc4 	movi	r2,-1
     c8c:	dfc00517 	ldw	ra,20(sp)
     c90:	dd000417 	ldw	r20,16(sp)
     c94:	dcc00317 	ldw	r19,12(sp)
     c98:	dc800217 	ldw	r18,8(sp)
     c9c:	dc400117 	ldw	r17,4(sp)
     ca0:	dc000017 	ldw	r16,0(sp)
     ca4:	dec00604 	addi	sp,sp,24
     ca8:	f800283a 	ret
     cac:	0005883a 	mov	r2,zero
     cb0:	dfc00517 	ldw	ra,20(sp)
     cb4:	dd000417 	ldw	r20,16(sp)
     cb8:	dcc00317 	ldw	r19,12(sp)
     cbc:	dc800217 	ldw	r18,8(sp)
     cc0:	dc400117 	ldw	r17,4(sp)
     cc4:	dc000017 	ldw	r16,0(sp)
     cc8:	dec00604 	addi	sp,sp,24
     ccc:	f800283a 	ret
     cd0:	00bfffc4 	movi	r2,-1
     cd4:	003fed06 	br	c8c <__sfvwrite_small_dev+0x94>

00000cd8 <_write_r>:
     cd8:	defffd04 	addi	sp,sp,-12
     cdc:	dc400115 	stw	r17,4(sp)
     ce0:	dc000015 	stw	r16,0(sp)
     ce4:	2023883a 	mov	r17,r4
     ce8:	04000034 	movhi	r16,0
     cec:	84179f04 	addi	r16,r16,24188
     cf0:	2809883a 	mov	r4,r5
     cf4:	300b883a 	mov	r5,r6
     cf8:	380d883a 	mov	r6,r7
     cfc:	dfc00215 	stw	ra,8(sp)
     d00:	80000015 	stw	zero,0(r16)
     d04:	00012240 	call	1224 <write>
     d08:	00ffffc4 	movi	r3,-1
     d0c:	10c00526 	beq	r2,r3,d24 <_write_r+0x4c>
     d10:	dfc00217 	ldw	ra,8(sp)
     d14:	dc400117 	ldw	r17,4(sp)
     d18:	dc000017 	ldw	r16,0(sp)
     d1c:	dec00304 	addi	sp,sp,12
     d20:	f800283a 	ret
     d24:	80c00017 	ldw	r3,0(r16)
     d28:	183ff926 	beq	r3,zero,d10 <_write_r+0x38>
     d2c:	88c00015 	stw	r3,0(r17)
     d30:	dfc00217 	ldw	ra,8(sp)
     d34:	dc400117 	ldw	r17,4(sp)
     d38:	dc000017 	ldw	r16,0(sp)
     d3c:	dec00304 	addi	sp,sp,12
     d40:	f800283a 	ret

00000d44 <udivmodsi4>:
     d44:	2005883a 	mov	r2,r4
     d48:	2900182e 	bgeu	r5,r4,dac <udivmodsi4+0x68>
     d4c:	28001716 	blt	r5,zero,dac <udivmodsi4+0x68>
     d50:	01000804 	movi	r4,32
     d54:	00c00044 	movi	r3,1
     d58:	00000206 	br	d64 <udivmodsi4+0x20>
     d5c:	20001126 	beq	r4,zero,da4 <udivmodsi4+0x60>
     d60:	28000516 	blt	r5,zero,d78 <udivmodsi4+0x34>
     d64:	294b883a 	add	r5,r5,r5
     d68:	213fffc4 	addi	r4,r4,-1
     d6c:	18c7883a 	add	r3,r3,r3
     d70:	28bffa36 	bltu	r5,r2,d5c <udivmodsi4+0x18>
     d74:	18000b26 	beq	r3,zero,da4 <udivmodsi4+0x60>
     d78:	0009883a 	mov	r4,zero
     d7c:	11400236 	bltu	r2,r5,d88 <udivmodsi4+0x44>
     d80:	1145c83a 	sub	r2,r2,r5
     d84:	20c8b03a 	or	r4,r4,r3
     d88:	1806d07a 	srli	r3,r3,1
     d8c:	280ad07a 	srli	r5,r5,1
     d90:	183ffa1e 	bne	r3,zero,d7c <udivmodsi4+0x38>
     d94:	3000021e 	bne	r6,zero,da0 <udivmodsi4+0x5c>
     d98:	2005883a 	mov	r2,r4
     d9c:	f800283a 	ret
     da0:	f800283a 	ret
     da4:	0009883a 	mov	r4,zero
     da8:	003ffa06 	br	d94 <udivmodsi4+0x50>
     dac:	00c00044 	movi	r3,1
     db0:	0009883a 	mov	r4,zero
     db4:	003ff106 	br	d7c <udivmodsi4+0x38>

00000db8 <__divsi3>:
     db8:	defffe04 	addi	sp,sp,-8
     dbc:	dfc00115 	stw	ra,4(sp)
     dc0:	dc000015 	stw	r16,0(sp)
     dc4:	20000a16 	blt	r4,zero,df0 <__divsi3+0x38>
     dc8:	0021883a 	mov	r16,zero
     dcc:	28000b16 	blt	r5,zero,dfc <__divsi3+0x44>
     dd0:	000d883a 	mov	r6,zero
     dd4:	0000d440 	call	d44 <udivmodsi4>
     dd8:	80000126 	beq	r16,zero,de0 <__divsi3+0x28>
     ddc:	0085c83a 	sub	r2,zero,r2
     de0:	dfc00117 	ldw	ra,4(sp)
     de4:	dc000017 	ldw	r16,0(sp)
     de8:	dec00204 	addi	sp,sp,8
     dec:	f800283a 	ret
     df0:	0109c83a 	sub	r4,zero,r4
     df4:	04000044 	movi	r16,1
     df8:	283ff50e 	bge	r5,zero,dd0 <__divsi3+0x18>
     dfc:	014bc83a 	sub	r5,zero,r5
     e00:	8400005c 	xori	r16,r16,1
     e04:	003ff206 	br	dd0 <__divsi3+0x18>

00000e08 <__modsi3>:
     e08:	deffff04 	addi	sp,sp,-4
     e0c:	dfc00015 	stw	ra,0(sp)
     e10:	20000516 	blt	r4,zero,e28 <__modsi3+0x20>
     e14:	28000c16 	blt	r5,zero,e48 <__modsi3+0x40>
     e18:	01800044 	movi	r6,1
     e1c:	dfc00017 	ldw	ra,0(sp)
     e20:	dec00104 	addi	sp,sp,4
     e24:	0000d441 	jmpi	d44 <udivmodsi4>
     e28:	0109c83a 	sub	r4,zero,r4
     e2c:	28000b16 	blt	r5,zero,e5c <__modsi3+0x54>
     e30:	01800044 	movi	r6,1
     e34:	0000d440 	call	d44 <udivmodsi4>
     e38:	0085c83a 	sub	r2,zero,r2
     e3c:	dfc00017 	ldw	ra,0(sp)
     e40:	dec00104 	addi	sp,sp,4
     e44:	f800283a 	ret
     e48:	014bc83a 	sub	r5,zero,r5
     e4c:	01800044 	movi	r6,1
     e50:	dfc00017 	ldw	ra,0(sp)
     e54:	dec00104 	addi	sp,sp,4
     e58:	0000d441 	jmpi	d44 <udivmodsi4>
     e5c:	014bc83a 	sub	r5,zero,r5
     e60:	003ff306 	br	e30 <__modsi3+0x28>

00000e64 <__udivsi3>:
     e64:	000d883a 	mov	r6,zero
     e68:	0000d441 	jmpi	d44 <udivmodsi4>

00000e6c <__umodsi3>:
     e6c:	01800044 	movi	r6,1
     e70:	0000d441 	jmpi	d44 <udivmodsi4>

00000e74 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
     e74:	defff904 	addi	sp,sp,-28
     e78:	dfc00615 	stw	ra,24(sp)
     e7c:	df000515 	stw	fp,20(sp)
     e80:	df000504 	addi	fp,sp,20
     e84:	e13ffc15 	stw	r4,-16(fp)
     e88:	e17ffd15 	stw	r5,-12(fp)
     e8c:	e1bffe15 	stw	r6,-8(fp)
     e90:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
     e94:	e0800217 	ldw	r2,8(fp)
     e98:	d8800015 	stw	r2,0(sp)
     e9c:	e13ffc17 	ldw	r4,-16(fp)
     ea0:	e17ffd17 	ldw	r5,-12(fp)
     ea4:	e1bffe17 	ldw	r6,-8(fp)
     ea8:	e1ffff17 	ldw	r7,-4(fp)
     eac:	000104c0 	call	104c <alt_iic_isr_register>
}  
     eb0:	e037883a 	mov	sp,fp
     eb4:	dfc00117 	ldw	ra,4(sp)
     eb8:	df000017 	ldw	fp,0(sp)
     ebc:	dec00204 	addi	sp,sp,8
     ec0:	f800283a 	ret

00000ec4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
     ec4:	defff904 	addi	sp,sp,-28
     ec8:	df000615 	stw	fp,24(sp)
     ecc:	df000604 	addi	fp,sp,24
     ed0:	e13ffe15 	stw	r4,-8(fp)
     ed4:	e17fff15 	stw	r5,-4(fp)
     ed8:	e0bfff17 	ldw	r2,-4(fp)
     edc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     ee0:	0005303a 	rdctl	r2,status
     ee4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     ee8:	e0fffb17 	ldw	r3,-20(fp)
     eec:	00bfff84 	movi	r2,-2
     ef0:	1884703a 	and	r2,r3,r2
     ef4:	1001703a 	wrctl	status,r2
  
  return context;
     ef8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
     efc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
     f00:	e0bffa17 	ldw	r2,-24(fp)
     f04:	00c00044 	movi	r3,1
     f08:	1884983a 	sll	r2,r3,r2
     f0c:	1007883a 	mov	r3,r2
     f10:	00800034 	movhi	r2,0
     f14:	1097a004 	addi	r2,r2,24192
     f18:	10800017 	ldw	r2,0(r2)
     f1c:	1886b03a 	or	r3,r3,r2
     f20:	00800034 	movhi	r2,0
     f24:	1097a004 	addi	r2,r2,24192
     f28:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     f2c:	00800034 	movhi	r2,0
     f30:	1097a004 	addi	r2,r2,24192
     f34:	10800017 	ldw	r2,0(r2)
     f38:	100170fa 	wrctl	ienable,r2
     f3c:	e0bffc17 	ldw	r2,-16(fp)
     f40:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     f44:	e0bffd17 	ldw	r2,-12(fp)
     f48:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
     f4c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
     f50:	e037883a 	mov	sp,fp
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00104 	addi	sp,sp,4
     f5c:	f800283a 	ret

00000f60 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
     f60:	defff904 	addi	sp,sp,-28
     f64:	df000615 	stw	fp,24(sp)
     f68:	df000604 	addi	fp,sp,24
     f6c:	e13ffe15 	stw	r4,-8(fp)
     f70:	e17fff15 	stw	r5,-4(fp)
     f74:	e0bfff17 	ldw	r2,-4(fp)
     f78:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     f7c:	0005303a 	rdctl	r2,status
     f80:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     f84:	e0fffb17 	ldw	r3,-20(fp)
     f88:	00bfff84 	movi	r2,-2
     f8c:	1884703a 	and	r2,r3,r2
     f90:	1001703a 	wrctl	status,r2
  
  return context;
     f94:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
     f98:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
     f9c:	e0bffa17 	ldw	r2,-24(fp)
     fa0:	00c00044 	movi	r3,1
     fa4:	1884983a 	sll	r2,r3,r2
     fa8:	0084303a 	nor	r2,zero,r2
     fac:	1007883a 	mov	r3,r2
     fb0:	00800034 	movhi	r2,0
     fb4:	1097a004 	addi	r2,r2,24192
     fb8:	10800017 	ldw	r2,0(r2)
     fbc:	1886703a 	and	r3,r3,r2
     fc0:	00800034 	movhi	r2,0
     fc4:	1097a004 	addi	r2,r2,24192
     fc8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     fcc:	00800034 	movhi	r2,0
     fd0:	1097a004 	addi	r2,r2,24192
     fd4:	10800017 	ldw	r2,0(r2)
     fd8:	100170fa 	wrctl	ienable,r2
     fdc:	e0bffc17 	ldw	r2,-16(fp)
     fe0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     fe4:	e0bffd17 	ldw	r2,-12(fp)
     fe8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
     fec:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
     ff0:	e037883a 	mov	sp,fp
     ff4:	df000017 	ldw	fp,0(sp)
     ff8:	dec00104 	addi	sp,sp,4
     ffc:	f800283a 	ret

00001000 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    1000:	defffc04 	addi	sp,sp,-16
    1004:	df000315 	stw	fp,12(sp)
    1008:	df000304 	addi	fp,sp,12
    100c:	e13ffe15 	stw	r4,-8(fp)
    1010:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    1014:	000530fa 	rdctl	r2,ienable
    1018:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    101c:	e0bfff17 	ldw	r2,-4(fp)
    1020:	00c00044 	movi	r3,1
    1024:	1884983a 	sll	r2,r3,r2
    1028:	1007883a 	mov	r3,r2
    102c:	e0bffd17 	ldw	r2,-12(fp)
    1030:	1884703a 	and	r2,r3,r2
    1034:	1004c03a 	cmpne	r2,r2,zero
    1038:	10803fcc 	andi	r2,r2,255
}
    103c:	e037883a 	mov	sp,fp
    1040:	df000017 	ldw	fp,0(sp)
    1044:	dec00104 	addi	sp,sp,4
    1048:	f800283a 	ret

0000104c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    104c:	defff504 	addi	sp,sp,-44
    1050:	dfc00a15 	stw	ra,40(sp)
    1054:	df000915 	stw	fp,36(sp)
    1058:	df000904 	addi	fp,sp,36
    105c:	e13ffc15 	stw	r4,-16(fp)
    1060:	e17ffd15 	stw	r5,-12(fp)
    1064:	e1bffe15 	stw	r6,-8(fp)
    1068:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    106c:	00bffa84 	movi	r2,-22
    1070:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    1074:	e0bffd17 	ldw	r2,-12(fp)
    1078:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    107c:	e0bff817 	ldw	r2,-32(fp)
    1080:	10800808 	cmpgei	r2,r2,32
    1084:	1000271e 	bne	r2,zero,1124 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1088:	0005303a 	rdctl	r2,status
    108c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1090:	e0fffa17 	ldw	r3,-24(fp)
    1094:	00bfff84 	movi	r2,-2
    1098:	1884703a 	and	r2,r3,r2
    109c:	1001703a 	wrctl	status,r2
  
  return context;
    10a0:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    10a4:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    10a8:	00c00034 	movhi	r3,0
    10ac:	18d7a604 	addi	r3,r3,24216
    10b0:	e0bff817 	ldw	r2,-32(fp)
    10b4:	100490fa 	slli	r2,r2,3
    10b8:	1885883a 	add	r2,r3,r2
    10bc:	e0fffe17 	ldw	r3,-8(fp)
    10c0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    10c4:	00c00034 	movhi	r3,0
    10c8:	18d7a604 	addi	r3,r3,24216
    10cc:	e0bff817 	ldw	r2,-32(fp)
    10d0:	100490fa 	slli	r2,r2,3
    10d4:	1885883a 	add	r2,r3,r2
    10d8:	10800104 	addi	r2,r2,4
    10dc:	e0ffff17 	ldw	r3,-4(fp)
    10e0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    10e4:	e0bffe17 	ldw	r2,-8(fp)
    10e8:	10000526 	beq	r2,zero,1100 <alt_iic_isr_register+0xb4>
    10ec:	e0bff817 	ldw	r2,-32(fp)
    10f0:	e13ffc17 	ldw	r4,-16(fp)
    10f4:	100b883a 	mov	r5,r2
    10f8:	0000ec40 	call	ec4 <alt_ic_irq_enable>
    10fc:	00000406 	br	1110 <alt_iic_isr_register+0xc4>
    1100:	e0bff817 	ldw	r2,-32(fp)
    1104:	e13ffc17 	ldw	r4,-16(fp)
    1108:	100b883a 	mov	r5,r2
    110c:	0000f600 	call	f60 <alt_ic_irq_disable>
    1110:	e0bff715 	stw	r2,-36(fp)
    1114:	e0bff917 	ldw	r2,-28(fp)
    1118:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    111c:	e0bffb17 	ldw	r2,-20(fp)
    1120:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    1124:	e0bff717 	ldw	r2,-36(fp)
}
    1128:	e037883a 	mov	sp,fp
    112c:	dfc00117 	ldw	ra,4(sp)
    1130:	df000017 	ldw	fp,0(sp)
    1134:	dec00204 	addi	sp,sp,8
    1138:	f800283a 	ret

0000113c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    113c:	defffd04 	addi	sp,sp,-12
    1140:	dfc00215 	stw	ra,8(sp)
    1144:	df000115 	stw	fp,4(sp)
    1148:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    114c:	0009883a 	mov	r4,zero
    1150:	00013480 	call	1348 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    1154:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    1158:	000137c0 	call	137c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    115c:	01000034 	movhi	r4,0
    1160:	21128504 	addi	r4,r4,18964
    1164:	01400034 	movhi	r5,0
    1168:	29528504 	addi	r5,r5,18964
    116c:	01800034 	movhi	r6,0
    1170:	31928504 	addi	r6,r6,18964
    1174:	000401c0 	call	401c <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    1178:	d1201617 	ldw	r4,-32680(gp)
    117c:	d0e01717 	ldw	r3,-32676(gp)
    1180:	d0a01817 	ldw	r2,-32672(gp)
    1184:	180b883a 	mov	r5,r3
    1188:	100d883a 	mov	r6,r2
    118c:	00002000 	call	200 <main>
    1190:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    1194:	01000044 	movi	r4,1
    1198:	0003c840 	call	3c84 <close>
  exit (result);
    119c:	e13fff17 	ldw	r4,-4(fp)
    11a0:	0003e680 	call	3e68 <_exit>

000011a4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    11a4:	defffd04 	addi	sp,sp,-12
    11a8:	dfc00215 	stw	ra,8(sp)
    11ac:	df000115 	stw	fp,4(sp)
    11b0:	df000104 	addi	fp,sp,4
    11b4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    11b8:	e13fff17 	ldw	r4,-4(fp)
    11bc:	0003ae00 	call	3ae0 <alt_busy_sleep>
}
    11c0:	e037883a 	mov	sp,fp
    11c4:	dfc00117 	ldw	ra,4(sp)
    11c8:	df000017 	ldw	fp,0(sp)
    11cc:	dec00204 	addi	sp,sp,8
    11d0:	f800283a 	ret

000011d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    11d4:	defffe04 	addi	sp,sp,-8
    11d8:	dfc00115 	stw	ra,4(sp)
    11dc:	df000015 	stw	fp,0(sp)
    11e0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    11e4:	00800034 	movhi	r2,0
    11e8:	10979704 	addi	r2,r2,24156
    11ec:	10800017 	ldw	r2,0(r2)
    11f0:	10000526 	beq	r2,zero,1208 <alt_get_errno+0x34>
    11f4:	00800034 	movhi	r2,0
    11f8:	10979704 	addi	r2,r2,24156
    11fc:	10800017 	ldw	r2,0(r2)
    1200:	103ee83a 	callr	r2
    1204:	00000206 	br	1210 <alt_get_errno+0x3c>
    1208:	00800034 	movhi	r2,0
    120c:	10979f04 	addi	r2,r2,24188
}
    1210:	e037883a 	mov	sp,fp
    1214:	dfc00117 	ldw	ra,4(sp)
    1218:	df000017 	ldw	fp,0(sp)
    121c:	dec00204 	addi	sp,sp,8
    1220:	f800283a 	ret

00001224 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    1224:	defff904 	addi	sp,sp,-28
    1228:	dfc00615 	stw	ra,24(sp)
    122c:	df000515 	stw	fp,20(sp)
    1230:	df000504 	addi	fp,sp,20
    1234:	e13ffd15 	stw	r4,-12(fp)
    1238:	e17ffe15 	stw	r5,-8(fp)
    123c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    1240:	e0bffd17 	ldw	r2,-12(fp)
    1244:	10000616 	blt	r2,zero,1260 <write+0x3c>
    1248:	e0bffd17 	ldw	r2,-12(fp)
    124c:	10c00324 	muli	r3,r2,12
    1250:	00800034 	movhi	r2,0
    1254:	10972b04 	addi	r2,r2,23724
    1258:	1885883a 	add	r2,r3,r2
    125c:	00000106 	br	1264 <write+0x40>
    1260:	0005883a 	mov	r2,zero
    1264:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    1268:	e0bffb17 	ldw	r2,-20(fp)
    126c:	10001f26 	beq	r2,zero,12ec <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    1270:	e0bffb17 	ldw	r2,-20(fp)
    1274:	10800217 	ldw	r2,8(r2)
    1278:	108000cc 	andi	r2,r2,3
    127c:	10001726 	beq	r2,zero,12dc <write+0xb8>
    1280:	e0bffb17 	ldw	r2,-20(fp)
    1284:	10800017 	ldw	r2,0(r2)
    1288:	10800617 	ldw	r2,24(r2)
    128c:	10001326 	beq	r2,zero,12dc <write+0xb8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    1290:	e0bffb17 	ldw	r2,-20(fp)
    1294:	10800017 	ldw	r2,0(r2)
    1298:	10c00617 	ldw	r3,24(r2)
    129c:	e0bfff17 	ldw	r2,-4(fp)
    12a0:	e13ffb17 	ldw	r4,-20(fp)
    12a4:	e17ffe17 	ldw	r5,-8(fp)
    12a8:	100d883a 	mov	r6,r2
    12ac:	183ee83a 	callr	r3
    12b0:	e0bffc15 	stw	r2,-16(fp)
    12b4:	e0bffc17 	ldw	r2,-16(fp)
    12b8:	1000060e 	bge	r2,zero,12d4 <write+0xb0>
      {
        ALT_ERRNO = -rval;
    12bc:	00011d40 	call	11d4 <alt_get_errno>
    12c0:	e0fffc17 	ldw	r3,-16(fp)
    12c4:	00c7c83a 	sub	r3,zero,r3
    12c8:	10c00015 	stw	r3,0(r2)
        return -1;
    12cc:	00bfffc4 	movi	r2,-1
    12d0:	00000a06 	br	12fc <write+0xd8>
      }
      return rval;
    12d4:	e0bffc17 	ldw	r2,-16(fp)
    12d8:	00000806 	br	12fc <write+0xd8>
    }
    else
    {
      ALT_ERRNO = EACCES;
    12dc:	00011d40 	call	11d4 <alt_get_errno>
    12e0:	00c00344 	movi	r3,13
    12e4:	10c00015 	stw	r3,0(r2)
    12e8:	00000306 	br	12f8 <write+0xd4>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    12ec:	00011d40 	call	11d4 <alt_get_errno>
    12f0:	00c01444 	movi	r3,81
    12f4:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    12f8:	00bfffc4 	movi	r2,-1
}
    12fc:	e037883a 	mov	sp,fp
    1300:	dfc00117 	ldw	ra,4(sp)
    1304:	df000017 	ldw	fp,0(sp)
    1308:	dec00204 	addi	sp,sp,8
    130c:	f800283a 	ret

00001310 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    1310:	defffd04 	addi	sp,sp,-12
    1314:	dfc00215 	stw	ra,8(sp)
    1318:	df000115 	stw	fp,4(sp)
    131c:	df000104 	addi	fp,sp,4
    1320:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    1324:	e13fff17 	ldw	r4,-4(fp)
    1328:	01400034 	movhi	r5,0
    132c:	29579404 	addi	r5,r5,24144
    1330:	0003dc80 	call	3dc8 <alt_dev_llist_insert>
}
    1334:	e037883a 	mov	sp,fp
    1338:	dfc00117 	ldw	ra,4(sp)
    133c:	df000017 	ldw	fp,0(sp)
    1340:	dec00204 	addi	sp,sp,8
    1344:	f800283a 	ret

00001348 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    1348:	defffd04 	addi	sp,sp,-12
    134c:	dfc00215 	stw	ra,8(sp)
    1350:	df000115 	stw	fp,4(sp)
    1354:	df000104 	addi	fp,sp,4
    1358:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    135c:	00045000 	call	4500 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    1360:	00800044 	movi	r2,1
    1364:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    1368:	e037883a 	mov	sp,fp
    136c:	dfc00117 	ldw	ra,4(sp)
    1370:	df000017 	ldw	fp,0(sp)
    1374:	dec00204 	addi	sp,sp,8
    1378:	f800283a 	ret

0000137c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    137c:	defffe04 	addi	sp,sp,-8
    1380:	dfc00115 	stw	ra,4(sp)
    1384:	df000015 	stw	fp,0(sp)
    1388:	d839883a 	mov	fp,sp
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
    138c:	01000034 	movhi	r4,0
    1390:	2112d404 	addi	r4,r4,19280
    1394:	00014040 	call	1404 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    1398:	01000034 	movhi	r4,0
    139c:	21131004 	addi	r4,r4,19520
    13a0:	000b883a 	mov	r5,zero
    13a4:	01800044 	movi	r6,1
    13a8:	0001ec00 	call	1ec0 <altera_avalon_jtag_uart_init>
    13ac:	01000034 	movhi	r4,0
    13b0:	21130604 	addi	r4,r4,19480
    13b4:	00013100 	call	1310 <alt_dev_reg>
    CAN_CONTROLLER_INIT ( CAN_CONTROLLER, can_controller);
}
    13b8:	e037883a 	mov	sp,fp
    13bc:	dfc00117 	ldw	ra,4(sp)
    13c0:	df000017 	ldw	fp,0(sp)
    13c4:	dec00204 	addi	sp,sp,8
    13c8:	f800283a 	ret

000013cc <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    13cc:	defffd04 	addi	sp,sp,-12
    13d0:	dfc00215 	stw	ra,8(sp)
    13d4:	df000115 	stw	fp,4(sp)
    13d8:	df000104 	addi	fp,sp,4
    13dc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    13e0:	e13fff17 	ldw	r4,-4(fp)
    13e4:	01400034 	movhi	r5,0
    13e8:	29579804 	addi	r5,r5,24160
    13ec:	0003dc80 	call	3dc8 <alt_dev_llist_insert>
}
    13f0:	e037883a 	mov	sp,fp
    13f4:	dfc00117 	ldw	ra,4(sp)
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00204 	addi	sp,sp,8
    1400:	f800283a 	ret

00001404 <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
    1404:	defffc04 	addi	sp,sp,-16
    1408:	dfc00315 	stw	ra,12(sp)
    140c:	df000215 	stw	fp,8(sp)
    1410:	df000204 	addi	fp,sp,8
    1414:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    1418:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
    141c:	e13fff17 	ldw	r4,-4(fp)
    1420:	00014580 	call	1458 <alt_epcs_flash_query>
    1424:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
    1428:	e0bffe17 	ldw	r2,-8(fp)
    142c:	1000041e 	bne	r2,zero,1440 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	1009883a 	mov	r4,r2
    1438:	00013cc0 	call	13cc <alt_flash_device_register>
    143c:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
    1440:	e0bffe17 	ldw	r2,-8(fp)
}
    1444:	e037883a 	mov	sp,fp
    1448:	dfc00117 	ldw	ra,4(sp)
    144c:	df000017 	ldw	fp,0(sp)
    1450:	dec00204 	addi	sp,sp,8
    1454:	f800283a 	ret

00001458 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
    1458:	defffc04 	addi	sp,sp,-16
    145c:	dfc00315 	stw	ra,12(sp)
    1460:	df000215 	stw	fp,8(sp)
    1464:	df000204 	addi	fp,sp,8
    1468:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    146c:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
    1470:	e0bfff17 	ldw	r2,-4(fp)
    1474:	10003115 	stw	zero,196(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
    epcs_read_electronic_signature(flash->register_base);
    1478:	e0bfff17 	ldw	r2,-4(fp)
    147c:	10802d17 	ldw	r2,180(r2)
    1480:	1009883a 	mov	r4,r2
    1484:	00038080 	call	3808 <epcs_read_electronic_signature>
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
    1488:	10c03fcc 	andi	r3,r2,255
    148c:	e0bfff17 	ldw	r2,-4(fp)
    1490:	10c02f15 	stw	r3,188(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
    1494:	e0bfff17 	ldw	r2,-4(fp)
    1498:	10802f17 	ldw	r2,188(r2)
    149c:	10800598 	cmpnei	r2,r2,22
    14a0:	10000a1e 	bne	r2,zero,14cc <alt_epcs_flash_query+0x74>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
    14a4:	e0bfff17 	ldw	r2,-4(fp)
    14a8:	00c02034 	movhi	r3,128
    14ac:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 128;
    14b0:	e0bfff17 	ldw	r2,-4(fp)
    14b4:	00c02004 	movi	r3,128
    14b8:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
    14bc:	e0bfff17 	ldw	r2,-4(fp)
    14c0:	00c00074 	movhi	r3,1
    14c4:	10c01015 	stw	r3,64(r2)
    14c8:	00007306 	br	1698 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10802f17 	ldw	r2,188(r2)
    14d4:	10800518 	cmpnei	r2,r2,20
    14d8:	10000a1e 	bne	r2,zero,1504 <alt_epcs_flash_query+0xac>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
    14dc:	e0bfff17 	ldw	r2,-4(fp)
    14e0:	00c00834 	movhi	r3,32
    14e4:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 32;
    14e8:	e0bfff17 	ldw	r2,-4(fp)
    14ec:	00c00804 	movi	r3,32
    14f0:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
    14f4:	e0bfff17 	ldw	r2,-4(fp)
    14f8:	00c00074 	movhi	r3,1
    14fc:	10c01015 	stw	r3,64(r2)
    1500:	00006506 	br	1698 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
    1504:	e0bfff17 	ldw	r2,-4(fp)
    1508:	10802f17 	ldw	r2,188(r2)
    150c:	108004d8 	cmpnei	r2,r2,19
    1510:	10000a1e 	bne	r2,zero,153c <alt_epcs_flash_query+0xe4>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
    1514:	e0bfff17 	ldw	r2,-4(fp)
    1518:	00c00434 	movhi	r3,16
    151c:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 16;
    1520:	e0bfff17 	ldw	r2,-4(fp)
    1524:	00c00404 	movi	r3,16
    1528:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
    152c:	e0bfff17 	ldw	r2,-4(fp)
    1530:	00c00074 	movhi	r3,1
    1534:	10c01015 	stw	r3,64(r2)
    1538:	00005706 	br	1698 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
    153c:	e0bfff17 	ldw	r2,-4(fp)
    1540:	10802f17 	ldw	r2,188(r2)
    1544:	10800498 	cmpnei	r2,r2,18
    1548:	10000a1e 	bne	r2,zero,1574 <alt_epcs_flash_query+0x11c>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
    154c:	e0bfff17 	ldw	r2,-4(fp)
    1550:	00c00234 	movhi	r3,8
    1554:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 8;
    1558:	e0bfff17 	ldw	r2,-4(fp)
    155c:	00c00204 	movi	r3,8
    1560:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
    1564:	e0bfff17 	ldw	r2,-4(fp)
    1568:	00c00074 	movhi	r3,1
    156c:	10c01015 	stw	r3,64(r2)
    1570:	00004906 	br	1698 <alt_epcs_flash_query+0x240>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
    1574:	e0bfff17 	ldw	r2,-4(fp)
    1578:	10802f17 	ldw	r2,188(r2)
    157c:	10800418 	cmpnei	r2,r2,16
    1580:	10000a1e 	bne	r2,zero,15ac <alt_epcs_flash_query+0x154>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
    1584:	e0bfff17 	ldw	r2,-4(fp)
    1588:	00c000b4 	movhi	r3,2
    158c:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 4;
    1590:	e0bfff17 	ldw	r2,-4(fp)
    1594:	00c00104 	movi	r3,4
    1598:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 32768;
    159c:	e0bfff17 	ldw	r2,-4(fp)
    15a0:	00e00014 	movui	r3,32768
    15a4:	10c01015 	stw	r3,64(r2)
    15a8:	00003b06 	br	1698 <alt_epcs_flash_query+0x240>
  {
    /* 
     * Read electronic signature doesn't work for the EPCS128; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
    15ac:	e0bfff17 	ldw	r2,-4(fp)
    15b0:	10802d17 	ldw	r2,180(r2)
    15b4:	1009883a 	mov	r4,r2
    15b8:	00038700 	call	3870 <epcs_read_device_id>
    15bc:	e0ffff17 	ldw	r3,-4(fp)
    15c0:	18802f15 	stw	r2,188(r3)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
    15c4:	e0bfff17 	ldw	r2,-4(fp)
    15c8:	10c02f17 	ldw	r3,188(r2)
    15cc:	00804034 	movhi	r2,256
    15d0:	10bfffc4 	addi	r2,r2,-1
    15d4:	1886703a 	and	r3,r3,r2
    15d8:	00800874 	movhi	r2,33
    15dc:	10ae8604 	addi	r2,r2,-17896
    15e0:	18800a1e 	bne	r3,r2,160c <alt_epcs_flash_query+0x1b4>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
    15e4:	e0bfff17 	ldw	r2,-4(fp)
    15e8:	00c04034 	movhi	r3,256
    15ec:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
    15f0:	e0bfff17 	ldw	r2,-4(fp)
    15f4:	00c04004 	movi	r3,256
    15f8:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
    15fc:	e0bfff17 	ldw	r2,-4(fp)
    1600:	00c00074 	movhi	r3,1
    1604:	10c01015 	stw	r3,64(r2)
    1608:	00002306 	br	1698 <alt_epcs_flash_query+0x240>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10802f17 	ldw	r2,188(r2)
    1614:	10803fcc 	andi	r2,r2,255
    1618:	10800618 	cmpnei	r2,r2,24
    161c:	10000a1e 	bne	r2,zero,1648 <alt_epcs_flash_query+0x1f0>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
    1620:	e0bfff17 	ldw	r2,-4(fp)
    1624:	00c04034 	movhi	r3,256
    1628:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	00c01004 	movi	r3,64
    1634:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 262144;
    1638:	e0bfff17 	ldw	r2,-4(fp)
    163c:	00c00134 	movhi	r3,4
    1640:	10c01015 	stw	r3,64(r2)
    1644:	00001406 	br	1698 <alt_epcs_flash_query+0x240>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	10802f17 	ldw	r2,188(r2)
    1650:	10803fcc 	andi	r2,r2,255
    1654:	10800658 	cmpnei	r2,r2,25
    1658:	10000d1e 	bne	r2,zero,1690 <alt_epcs_flash_query+0x238>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
    165c:	e0bfff17 	ldw	r2,-4(fp)
    1660:	00c08034 	movhi	r3,512
    1664:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
    1668:	e0bfff17 	ldw	r2,-4(fp)
    166c:	00c08004 	movi	r3,512
    1670:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
    1674:	e0bfff17 	ldw	r2,-4(fp)
    1678:	00c00074 	movhi	r3,1
    167c:	10c01015 	stw	r3,64(r2)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
    1680:	e0bfff17 	ldw	r2,-4(fp)
    1684:	00c00044 	movi	r3,1
    1688:	10c03115 	stw	r3,196(r2)
    168c:	00000206 	br	1698 <alt_epcs_flash_query+0x240>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
    1690:	00bffb44 	movi	r2,-19
    1694:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
    1698:	e0bfff17 	ldw	r2,-4(fp)
    169c:	10800e17 	ldw	r2,56(r2)
    16a0:	1007883a 	mov	r3,r2
    16a4:	e0bfff17 	ldw	r2,-4(fp)
    16a8:	10c02e15 	stw	r3,184(r2)
  flash->dev.number_of_regions = 1;
    16ac:	e0bfff17 	ldw	r2,-4(fp)
    16b0:	00c00044 	movi	r3,1
    16b4:	10c00c15 	stw	r3,48(r2)
  flash->dev.region_info[0].offset = 0;
    16b8:	e0bfff17 	ldw	r2,-4(fp)
    16bc:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
    16c0:	e0bfff17 	ldw	r2,-4(fp)
    16c4:	00c04004 	movi	r3,256
    16c8:	10c03015 	stw	r3,192(r2)

  /* Consider clearing all BP bits here. */
  return ret_code;
    16cc:	e0bffe17 	ldw	r2,-8(fp)
}
    16d0:	e037883a 	mov	sp,fp
    16d4:	dfc00117 	ldw	ra,4(sp)
    16d8:	df000017 	ldw	fp,0(sp)
    16dc:	dec00204 	addi	sp,sp,8
    16e0:	f800283a 	ret

000016e4 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
    16e4:	deffee04 	addi	sp,sp,-72
    16e8:	dfc01115 	stw	ra,68(sp)
    16ec:	df001015 	stw	fp,64(sp)
    16f0:	df001004 	addi	fp,sp,64
    16f4:	e13ffc15 	stw	r4,-16(fp)
    16f8:	e17ffd15 	stw	r5,-12(fp)
    16fc:	e1bffe15 	stw	r6,-8(fp)
    1700:	e1ffff15 	stw	r7,-4(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
    1704:	00800804 	movi	r2,32
    1708:	e0bff115 	stw	r2,-60(fp)
  int current_offset = 0;
    170c:	e03ff015 	stw	zero,-64(fp)

  while (n > 0)
    1710:	00002606 	br	17ac <alt_epcs_flash_memcmp+0xc8>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    1714:	e0bff117 	ldw	r2,-60(fp)
    1718:	e0ffff17 	ldw	r3,-4(fp)
    171c:	1880012e 	bgeu	r3,r2,1724 <alt_epcs_flash_memcmp+0x40>
    1720:	1805883a 	mov	r2,r3
    1724:	e0bff215 	stw	r2,-56(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
    1728:	e0fffe17 	ldw	r3,-8(fp)
    172c:	e0bff017 	ldw	r2,-64(fp)
    1730:	1887883a 	add	r3,r3,r2
    1734:	e0bff404 	addi	r2,fp,-48
    1738:	e13ffc17 	ldw	r4,-16(fp)
    173c:	180b883a 	mov	r5,r3
    1740:	100d883a 	mov	r6,r2
    1744:	e1fff217 	ldw	r7,-56(fp)
    1748:	0001cc40 	call	1cc4 <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
    174c:	1000020e 	bge	r2,zero,1758 <alt_epcs_flash_memcmp+0x74>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
    1750:	00bfffc4 	movi	r2,-1
    1754:	00001806 	br	17b8 <alt_epcs_flash_memcmp+0xd4>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
    1758:	e0bff017 	ldw	r2,-64(fp)
    175c:	e0fffd17 	ldw	r3,-12(fp)
    1760:	1889883a 	add	r4,r3,r2
    1764:	e0bff217 	ldw	r2,-56(fp)
    1768:	e0fff404 	addi	r3,fp,-48
    176c:	180b883a 	mov	r5,r3
    1770:	100d883a 	mov	r6,r2
    1774:	00049800 	call	4980 <memcmp>
    1778:	e0bff315 	stw	r2,-52(fp)
    if (this_chunk_cmp)
    177c:	e0bff317 	ldw	r2,-52(fp)
    1780:	10000226 	beq	r2,zero,178c <alt_epcs_flash_memcmp+0xa8>
    {
      return this_chunk_cmp;
    1784:	e0bff317 	ldw	r2,-52(fp)
    1788:	00000b06 	br	17b8 <alt_epcs_flash_memcmp+0xd4>
    }

    n -= this_chunk_size;
    178c:	e0bff217 	ldw	r2,-56(fp)
    1790:	e0ffff17 	ldw	r3,-4(fp)
    1794:	1885c83a 	sub	r2,r3,r2
    1798:	e0bfff15 	stw	r2,-4(fp)
    current_offset += this_chunk_size;
    179c:	e0fff017 	ldw	r3,-64(fp)
    17a0:	e0bff217 	ldw	r2,-56(fp)
    17a4:	1885883a 	add	r2,r3,r2
    17a8:	e0bff015 	stw	r2,-64(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
    17ac:	e0bfff17 	ldw	r2,-4(fp)
    17b0:	103fd81e 	bne	r2,zero,1714 <alt_epcs_flash_memcmp+0x30>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
    17b4:	0005883a 	mov	r2,zero
}
    17b8:	e037883a 	mov	sp,fp
    17bc:	dfc00117 	ldw	ra,4(sp)
    17c0:	df000017 	ldw	fp,0(sp)
    17c4:	dec00204 	addi	sp,sp,8
    17c8:	f800283a 	ret

000017cc <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
    17cc:	defff404 	addi	sp,sp,-48
    17d0:	dfc00b15 	stw	ra,44(sp)
    17d4:	df000a15 	stw	fp,40(sp)
    17d8:	df000a04 	addi	fp,sp,40
    17dc:	e13ffc15 	stw	r4,-16(fp)
    17e0:	e17ffd15 	stw	r5,-12(fp)
    17e4:	e1bffe15 	stw	r6,-8(fp)
    17e8:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
    17ec:	e03ff715 	stw	zero,-36(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
    17f0:	e03ff815 	stw	zero,-32(fp)
    17f4:	00008306 	br	1a04 <alt_epcs_flash_write+0x238>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
    17f8:	e0fffc17 	ldw	r3,-16(fp)
    17fc:	e0bff817 	ldw	r2,-32(fp)
    1800:	1004913a 	slli	r2,r2,4
    1804:	1885883a 	add	r2,r3,r2
    1808:	10800d04 	addi	r2,r2,52
    180c:	10800017 	ldw	r2,0(r2)
    1810:	e0fffd17 	ldw	r3,-12(fp)
    1814:	18807816 	blt	r3,r2,19f8 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
    1818:	e0fffc17 	ldw	r3,-16(fp)
    181c:	e0bff817 	ldw	r2,-32(fp)
    1820:	1004913a 	slli	r2,r2,4
    1824:	1885883a 	add	r2,r3,r2
    1828:	10800d04 	addi	r2,r2,52
    182c:	10c00017 	ldw	r3,0(r2)
      flash_info->region_info[i].region_size)))
    1830:	e13ffc17 	ldw	r4,-16(fp)
    1834:	e0bff817 	ldw	r2,-32(fp)
    1838:	1004913a 	slli	r2,r2,4
    183c:	2085883a 	add	r2,r4,r2
    1840:	10800e04 	addi	r2,r2,56
    1844:	10800017 	ldw	r2,0(r2)
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
      (offset < (flash_info->region_info[i].offset +
    1848:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
    184c:	e0fffd17 	ldw	r3,-12(fp)
    1850:	1880690e 	bge	r3,r2,19f8 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
    1854:	e0fffc17 	ldw	r3,-16(fp)
    1858:	e0bff817 	ldw	r2,-32(fp)
    185c:	1004913a 	slli	r2,r2,4
    1860:	1885883a 	add	r2,r3,r2
    1864:	10800d04 	addi	r2,r2,52
    1868:	10800017 	ldw	r2,0(r2)
    186c:	e0bffa15 	stw	r2,-24(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
    1870:	e03ff915 	stw	zero,-28(fp)
    1874:	00005806 	br	19d8 <alt_epcs_flash_write+0x20c>
      {
        if ((offset >= current_offset ) &&
    1878:	e0fffd17 	ldw	r3,-12(fp)
    187c:	e0bffa17 	ldw	r2,-24(fp)
    1880:	18804916 	blt	r3,r2,19a8 <alt_epcs_flash_write+0x1dc>
            (offset < (current_offset +
            flash_info->region_info[i].block_size)))
    1884:	e0fffc17 	ldw	r3,-16(fp)
    1888:	e0bff817 	ldw	r2,-32(fp)
    188c:	10800104 	addi	r2,r2,4
    1890:	1004913a 	slli	r2,r2,4
    1894:	1885883a 	add	r2,r3,r2
    1898:	10c00017 	ldw	r3,0(r2)
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
            (offset < (current_offset +
    189c:	e0bffa17 	ldw	r2,-24(fp)
    18a0:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
    18a4:	e0fffd17 	ldw	r3,-12(fp)
    18a8:	18803f0e 	bge	r3,r2,19a8 <alt_epcs_flash_write+0x1dc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
    18ac:	e0fffc17 	ldw	r3,-16(fp)
    18b0:	e0bff817 	ldw	r2,-32(fp)
    18b4:	10800104 	addi	r2,r2,4
    18b8:	1004913a 	slli	r2,r2,4
    18bc:	1885883a 	add	r2,r3,r2
    18c0:	10c00017 	ldw	r3,0(r2)
    18c4:	e0bffa17 	ldw	r2,-24(fp)
    18c8:	1887883a 	add	r3,r3,r2
    18cc:	e0bffd17 	ldw	r2,-12(fp)
    18d0:	1885c83a 	sub	r2,r3,r2
    18d4:	e0bffb15 	stw	r2,-20(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
    18d8:	e0fffb17 	ldw	r3,-20(fp)
    18dc:	e0bfff17 	ldw	r2,-4(fp)
    18e0:	1880010e 	bge	r3,r2,18e8 <alt_epcs_flash_write+0x11c>
    18e4:	1805883a 	mov	r2,r3
    18e8:	e0bffb15 	stw	r2,-20(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
    18ec:	e0bffb17 	ldw	r2,-20(fp)
    18f0:	e13ffc17 	ldw	r4,-16(fp)
    18f4:	e17ffe17 	ldw	r5,-8(fp)
    18f8:	e1bffd17 	ldw	r6,-12(fp)
    18fc:	100f883a 	mov	r7,r2
    1900:	00016e40 	call	16e4 <alt_epcs_flash_memcmp>
    1904:	10001226 	beq	r2,zero,1950 <alt_epcs_flash_write+0x184>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
    1908:	e0bffc17 	ldw	r2,-16(fp)
    190c:	10800817 	ldw	r2,32(r2)
    1910:	e13ffc17 	ldw	r4,-16(fp)
    1914:	e17ffa17 	ldw	r5,-24(fp)
    1918:	103ee83a 	callr	r2
    191c:	e0bff715 	stw	r2,-36(fp)

            if (!ret_code)
    1920:	e0bff717 	ldw	r2,-36(fp)
    1924:	10000a1e 	bne	r2,zero,1950 <alt_epcs_flash_write+0x184>
            {
              ret_code = (*flash_info->write_block)(
    1928:	e0bffc17 	ldw	r2,-16(fp)
    192c:	10800917 	ldw	r2,36(r2)
    1930:	e0fffb17 	ldw	r3,-20(fp)
    1934:	d8c00015 	stw	r3,0(sp)
    1938:	e13ffc17 	ldw	r4,-16(fp)
    193c:	e17ffa17 	ldw	r5,-24(fp)
    1940:	e1bffd17 	ldw	r6,-12(fp)
    1944:	e1fffe17 	ldw	r7,-8(fp)
    1948:	103ee83a 	callr	r2
    194c:	e0bff715 	stw	r2,-36(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
    1950:	e0ffff17 	ldw	r3,-4(fp)
    1954:	e0bffb17 	ldw	r2,-20(fp)
    1958:	18802e26 	beq	r3,r2,1a14 <alt_epcs_flash_write+0x248>
    195c:	e0bff717 	ldw	r2,-36(fp)
    1960:	10002c1e 	bne	r2,zero,1a14 <alt_epcs_flash_write+0x248>
          {
            goto finished;
          }

          length -= data_to_write;
    1964:	e0ffff17 	ldw	r3,-4(fp)
    1968:	e0bffb17 	ldw	r2,-20(fp)
    196c:	1885c83a 	sub	r2,r3,r2
    1970:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
    1974:	e0fffc17 	ldw	r3,-16(fp)
    1978:	e0bff817 	ldw	r2,-32(fp)
    197c:	10800104 	addi	r2,r2,4
    1980:	1004913a 	slli	r2,r2,4
    1984:	1885883a 	add	r2,r3,r2
    1988:	10c00017 	ldw	r3,0(r2)
    198c:	e0bffa17 	ldw	r2,-24(fp)
    1990:	1885883a 	add	r2,r3,r2
    1994:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    1998:	e0bffb17 	ldw	r2,-20(fp)
    199c:	e0fffe17 	ldw	r3,-8(fp)
    19a0:	1885883a 	add	r2,r3,r2
    19a4:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
    19a8:	e0fffc17 	ldw	r3,-16(fp)
    19ac:	e0bff817 	ldw	r2,-32(fp)
    19b0:	10800104 	addi	r2,r2,4
    19b4:	1004913a 	slli	r2,r2,4
    19b8:	1885883a 	add	r2,r3,r2
    19bc:	10800017 	ldw	r2,0(r2)
    19c0:	e0fffa17 	ldw	r3,-24(fp)
    19c4:	1885883a 	add	r2,r3,r2
    19c8:	e0bffa15 	stw	r2,-24(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
    19cc:	e0bff917 	ldw	r2,-28(fp)
    19d0:	10800044 	addi	r2,r2,1
    19d4:	e0bff915 	stw	r2,-28(fp)
    19d8:	e0fffc17 	ldw	r3,-16(fp)
    19dc:	e0bff817 	ldw	r2,-32(fp)
    19e0:	1004913a 	slli	r2,r2,4
    19e4:	1885883a 	add	r2,r3,r2
    19e8:	10800f04 	addi	r2,r2,60
    19ec:	10800017 	ldw	r2,0(r2)
    19f0:	e0fff917 	ldw	r3,-28(fp)
    19f4:	18bfa016 	blt	r3,r2,1878 <alt_epcs_flash_write+0xac>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
    19f8:	e0bff817 	ldw	r2,-32(fp)
    19fc:	10800044 	addi	r2,r2,1
    1a00:	e0bff815 	stw	r2,-32(fp)
    1a04:	e0bffc17 	ldw	r2,-16(fp)
    1a08:	10800c17 	ldw	r2,48(r2)
    1a0c:	e0fff817 	ldw	r3,-32(fp)
    1a10:	18bf7916 	blt	r3,r2,17f8 <alt_epcs_flash_write+0x2c>
      }
    }
  }

finished:
  return ret_code;
    1a14:	e0bff717 	ldw	r2,-36(fp)
}
    1a18:	e037883a 	mov	sp,fp
    1a1c:	dfc00117 	ldw	ra,4(sp)
    1a20:	df000017 	ldw	fp,0(sp)
    1a24:	dec00204 	addi	sp,sp,8
    1a28:	f800283a 	ret

00001a2c <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
    1a2c:	defffa04 	addi	sp,sp,-24
    1a30:	df000515 	stw	fp,20(sp)
    1a34:	df000504 	addi	fp,sp,20
    1a38:	e13ffd15 	stw	r4,-12(fp)
    1a3c:	e17ffe15 	stw	r5,-8(fp)
    1a40:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    1a44:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
    1a48:	e0bffd17 	ldw	r2,-12(fp)
    1a4c:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
    1a50:	e0bffc17 	ldw	r2,-16(fp)
    1a54:	10c00c17 	ldw	r3,48(r2)
    1a58:	e0bfff17 	ldw	r2,-4(fp)
    1a5c:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    1a60:	e0bffc17 	ldw	r2,-16(fp)
    1a64:	10800c17 	ldw	r2,48(r2)
    1a68:	1000031e 	bne	r2,zero,1a78 <alt_epcs_flash_get_info+0x4c>
  {
    ret_code = -EIO;
    1a6c:	00bffec4 	movi	r2,-5
    1a70:	e0bffb15 	stw	r2,-20(fp)
    1a74:	00000b06 	br	1aa4 <alt_epcs_flash_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    1a78:	e0bffc17 	ldw	r2,-16(fp)
    1a7c:	10800c17 	ldw	r2,48(r2)
    1a80:	10800250 	cmplti	r2,r2,9
    1a84:	1000031e 	bne	r2,zero,1a94 <alt_epcs_flash_get_info+0x68>
  {
    ret_code = -ENOMEM;
    1a88:	00bffd04 	movi	r2,-12
    1a8c:	e0bffb15 	stw	r2,-20(fp)
    1a90:	00000406 	br	1aa4 <alt_epcs_flash_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
    1a94:	e0bffc17 	ldw	r2,-16(fp)
    1a98:	10c00d04 	addi	r3,r2,52
    1a9c:	e0bffe17 	ldw	r2,-8(fp)
    1aa0:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    1aa4:	e0bffb17 	ldw	r2,-20(fp)
}
    1aa8:	e037883a 	mov	sp,fp
    1aac:	df000017 	ldw	fp,0(sp)
    1ab0:	dec00104 	addi	sp,sp,4
    1ab4:	f800283a 	ret

00001ab8 <alt_epcs_test_address>:


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
    1ab8:	defff904 	addi	sp,sp,-28
    1abc:	df000615 	stw	fp,24(sp)
    1ac0:	df000604 	addi	fp,sp,24
    1ac4:	e13ffe15 	stw	r4,-8(fp)
    1ac8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
    1acc:	e03ffa15 	stw	zero,-24(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    1ad0:	e0bffe17 	ldw	r2,-8(fp)
    1ad4:	e0bffb15 	stw	r2,-20(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
    1ad8:	e0bffb17 	ldw	r2,-20(fp)
    1adc:	10800c17 	ldw	r2,48(r2)
    1ae0:	10bfffc4 	addi	r2,r2,-1
    1ae4:	e0bffc15 	stw	r2,-16(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    1ae8:	e0fffb17 	ldw	r3,-20(fp)
    1aec:	e0bffc17 	ldw	r2,-16(fp)
    1af0:	1004913a 	slli	r2,r2,4
    1af4:	1885883a 	add	r2,r3,r2
    1af8:	10800d04 	addi	r2,r2,52
    1afc:	10800017 	ldw	r2,0(r2)
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
    1b00:	10ffffc4 	addi	r3,r2,-1
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
    1b04:	e13ffb17 	ldw	r4,-20(fp)
    1b08:	e0bffc17 	ldw	r2,-16(fp)
    1b0c:	1004913a 	slli	r2,r2,4
    1b10:	2085883a 	add	r2,r4,r2
    1b14:	10800e04 	addi	r2,r2,56
    1b18:	10800017 	ldw	r2,0(r2)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
    1b1c:	1885883a 	add	r2,r3,r2
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    1b20:	e0bffd15 	stw	r2,-12(fp)
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
    1b24:	e0bfff17 	ldw	r2,-4(fp)
    1b28:	e0fffd17 	ldw	r3,-12(fp)
    1b2c:	1880022e 	bgeu	r3,r2,1b38 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
    1b30:	00bffec4 	movi	r2,-5
    1b34:	e0bffa15 	stw	r2,-24(fp)
  }
  return ret_code;
    1b38:	e0bffa17 	ldw	r2,-24(fp)
}
    1b3c:	e037883a 	mov	sp,fp
    1b40:	df000017 	ldw	fp,0(sp)
    1b44:	dec00104 	addi	sp,sp,4
    1b48:	f800283a 	ret

00001b4c <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
    1b4c:	defffa04 	addi	sp,sp,-24
    1b50:	dfc00515 	stw	ra,20(sp)
    1b54:	df000415 	stw	fp,16(sp)
    1b58:	df000404 	addi	fp,sp,16
    1b5c:	e13ffe15 	stw	r4,-8(fp)
    1b60:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
    1b64:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    1b68:	e0bffe17 	ldw	r2,-8(fp)
    1b6c:	e0bffd15 	stw	r2,-12(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
    1b70:	e13ffe17 	ldw	r4,-8(fp)
    1b74:	e17fff17 	ldw	r5,-4(fp)
    1b78:	0001ab80 	call	1ab8 <alt_epcs_test_address>
    1b7c:	e0bffc15 	stw	r2,-16(fp)

  if (ret_code >= 0)
    1b80:	e0bffc17 	ldw	r2,-16(fp)
    1b84:	10000816 	blt	r2,zero,1ba8 <alt_epcs_flash_erase_block+0x5c>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
    1b88:	e0bffd17 	ldw	r2,-12(fp)
    1b8c:	11002d17 	ldw	r4,180(r2)
    1b90:	e0ffff17 	ldw	r3,-4(fp)
    1b94:	e0bffd17 	ldw	r2,-12(fp)
    1b98:	10803117 	ldw	r2,196(r2)
    1b9c:	180b883a 	mov	r5,r3
    1ba0:	100d883a 	mov	r6,r2
    1ba4:	00034480 	call	3448 <epcs_sector_erase>
  }
  return ret_code;
    1ba8:	e0bffc17 	ldw	r2,-16(fp)
}
    1bac:	e037883a 	mov	sp,fp
    1bb0:	dfc00117 	ldw	ra,4(sp)
    1bb4:	df000017 	ldw	fp,0(sp)
    1bb8:	dec00204 	addi	sp,sp,8
    1bbc:	f800283a 	ret

00001bc0 <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
    1bc0:	defff404 	addi	sp,sp,-48
    1bc4:	dfc00b15 	stw	ra,44(sp)
    1bc8:	df000a15 	stw	fp,40(sp)
    1bcc:	df000a04 	addi	fp,sp,40
    1bd0:	e13ffc15 	stw	r4,-16(fp)
    1bd4:	e17ffd15 	stw	r5,-12(fp)
    1bd8:	e1bffe15 	stw	r6,-8(fp)
    1bdc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    1be0:	e0bffc17 	ldw	r2,-16(fp)
    1be4:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
    1be8:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
    1bec:	e13ffc17 	ldw	r4,-16(fp)
    1bf0:	e17ffe17 	ldw	r5,-8(fp)
    1bf4:	0001ab80 	call	1ab8 <alt_epcs_test_address>
    1bf8:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
    1bfc:	e0bff917 	ldw	r2,-28(fp)
    1c00:	10002a16 	blt	r2,zero,1cac <alt_epcs_flash_write_block+0xec>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
    1c04:	00002706 	br	1ca4 <alt_epcs_flash_write_block+0xe4>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
    1c08:	e0bff817 	ldw	r2,-32(fp)
    1c0c:	10c03017 	ldw	r3,192(r2)
    1c10:	e0bffe17 	ldw	r2,-8(fp)
    1c14:	1887883a 	add	r3,r3,r2
    1c18:	e0bff817 	ldw	r2,-32(fp)
    1c1c:	10803017 	ldw	r2,192(r2)
    1c20:	0085c83a 	sub	r2,zero,r2
    1c24:	1884703a 	and	r2,r3,r2
    1c28:	e0bffa15 	stw	r2,-24(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
    1c2c:	e0fffa17 	ldw	r3,-24(fp)
    1c30:	e0bffe17 	ldw	r2,-8(fp)
    1c34:	1885c83a 	sub	r2,r3,r2
    1c38:	e0c00217 	ldw	r3,8(fp)
    1c3c:	1880010e 	bge	r3,r2,1c44 <alt_epcs_flash_write_block+0x84>
    1c40:	1805883a 	mov	r2,r3
    1c44:	e0bffb15 	stw	r2,-20(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
    1c48:	e0bff817 	ldw	r2,-32(fp)
    1c4c:	10c02d17 	ldw	r3,180(r2)
    1c50:	e0bff717 	ldw	r2,-36(fp)
    1c54:	e13fff17 	ldw	r4,-4(fp)
    1c58:	2085883a 	add	r2,r4,r2
          f->four_bytes_mode);
    1c5c:	e13ff817 	ldw	r4,-32(fp)
    while (length)
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
      length_of_current_write = MIN(length, next_page_start - data_offset);

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
    1c60:	21003117 	ldw	r4,196(r4)
    1c64:	d9000015 	stw	r4,0(sp)
    1c68:	1809883a 	mov	r4,r3
    1c6c:	e17ffe17 	ldw	r5,-8(fp)
    1c70:	100d883a 	mov	r6,r2
    1c74:	e1fffb17 	ldw	r7,-20(fp)
    1c78:	00036ec0 	call	36ec <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
    1c7c:	e0c00217 	ldw	r3,8(fp)
    1c80:	e0bffb17 	ldw	r2,-20(fp)
    1c84:	1885c83a 	sub	r2,r3,r2
    1c88:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
    1c8c:	e0fff717 	ldw	r3,-36(fp)
    1c90:	e0bffb17 	ldw	r2,-20(fp)
    1c94:	1885883a 	add	r2,r3,r2
    1c98:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
    1c9c:	e0bffa17 	ldw	r2,-24(fp)
    1ca0:	e0bffe15 	stw	r2,-8(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
    1ca4:	e0800217 	ldw	r2,8(fp)
    1ca8:	103fd71e 	bne	r2,zero,1c08 <alt_epcs_flash_write_block+0x48>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
    1cac:	e0bff917 	ldw	r2,-28(fp)
}
    1cb0:	e037883a 	mov	sp,fp
    1cb4:	dfc00117 	ldw	ra,4(sp)
    1cb8:	df000017 	ldw	fp,0(sp)
    1cbc:	dec00204 	addi	sp,sp,8
    1cc0:	f800283a 	ret

00001cc4 <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
    1cc4:	defff704 	addi	sp,sp,-36
    1cc8:	dfc00815 	stw	ra,32(sp)
    1ccc:	df000715 	stw	fp,28(sp)
    1cd0:	df000704 	addi	fp,sp,28
    1cd4:	e13ffc15 	stw	r4,-16(fp)
    1cd8:	e17ffd15 	stw	r5,-12(fp)
    1cdc:	e1bffe15 	stw	r6,-8(fp)
    1ce0:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    1ce4:	e03ffa15 	stw	zero,-24(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
    1ce8:	e0bffc17 	ldw	r2,-16(fp)
    1cec:	e0bffb15 	stw	r2,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
    1cf0:	e13ffc17 	ldw	r4,-16(fp)
    1cf4:	e17ffd17 	ldw	r5,-12(fp)
    1cf8:	0001ab80 	call	1ab8 <alt_epcs_test_address>
    1cfc:	e0bffa15 	stw	r2,-24(fp)

  if (ret_code >= 0)
    1d00:	e0bffa17 	ldw	r2,-24(fp)
    1d04:	10000f16 	blt	r2,zero,1d44 <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
    1d08:	e0bffb17 	ldw	r2,-20(fp)
    1d0c:	10802d17 	ldw	r2,180(r2)
                                f->four_bytes_mode);
    1d10:	e0fffb17 	ldw	r3,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);

  if (ret_code >= 0)
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
    1d14:	18c03117 	ldw	r3,196(r3)
    1d18:	d8c00015 	stw	r3,0(sp)
    1d1c:	1009883a 	mov	r4,r2
    1d20:	e17ffd17 	ldw	r5,-12(fp)
    1d24:	e1bffe17 	ldw	r6,-8(fp)
    1d28:	e1ffff17 	ldw	r7,-4(fp)
    1d2c:	00035400 	call	3540 <epcs_read_buffer>
    1d30:	e0bffa15 	stw	r2,-24(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
    1d34:	e0fffa17 	ldw	r3,-24(fp)
    1d38:	e0bfff17 	ldw	r2,-4(fp)
    1d3c:	1880011e 	bne	r3,r2,1d44 <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
    1d40:	e03ffa15 	stw	zero,-24(fp)
    }
  }
  return ret_code;
    1d44:	e0bffa17 	ldw	r2,-24(fp)
}
    1d48:	e037883a 	mov	sp,fp
    1d4c:	dfc00117 	ldw	ra,4(sp)
    1d50:	df000017 	ldw	fp,0(sp)
    1d54:	dec00204 	addi	sp,sp,8
    1d58:	f800283a 	ret

00001d5c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    1d5c:	defffa04 	addi	sp,sp,-24
    1d60:	dfc00515 	stw	ra,20(sp)
    1d64:	df000415 	stw	fp,16(sp)
    1d68:	df000404 	addi	fp,sp,16
    1d6c:	e13ffd15 	stw	r4,-12(fp)
    1d70:	e17ffe15 	stw	r5,-8(fp)
    1d74:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    1d78:	e0bffd17 	ldw	r2,-12(fp)
    1d7c:	10800017 	ldw	r2,0(r2)
    1d80:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    1d84:	e0bffc17 	ldw	r2,-16(fp)
    1d88:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    1d8c:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    1d90:	10800217 	ldw	r2,8(r2)
    1d94:	1809883a 	mov	r4,r3
    1d98:	e17ffe17 	ldw	r5,-8(fp)
    1d9c:	e1bfff17 	ldw	r6,-4(fp)
    1da0:	100f883a 	mov	r7,r2
    1da4:	00023840 	call	2384 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    1da8:	e037883a 	mov	sp,fp
    1dac:	dfc00117 	ldw	ra,4(sp)
    1db0:	df000017 	ldw	fp,0(sp)
    1db4:	dec00204 	addi	sp,sp,8
    1db8:	f800283a 	ret

00001dbc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    1dbc:	defffa04 	addi	sp,sp,-24
    1dc0:	dfc00515 	stw	ra,20(sp)
    1dc4:	df000415 	stw	fp,16(sp)
    1dc8:	df000404 	addi	fp,sp,16
    1dcc:	e13ffd15 	stw	r4,-12(fp)
    1dd0:	e17ffe15 	stw	r5,-8(fp)
    1dd4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    1dd8:	e0bffd17 	ldw	r2,-12(fp)
    1ddc:	10800017 	ldw	r2,0(r2)
    1de0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    1de4:	e0bffc17 	ldw	r2,-16(fp)
    1de8:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    1dec:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    1df0:	10800217 	ldw	r2,8(r2)
    1df4:	1809883a 	mov	r4,r3
    1df8:	e17ffe17 	ldw	r5,-8(fp)
    1dfc:	e1bfff17 	ldw	r6,-4(fp)
    1e00:	100f883a 	mov	r7,r2
    1e04:	000259c0 	call	259c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    1e08:	e037883a 	mov	sp,fp
    1e0c:	dfc00117 	ldw	ra,4(sp)
    1e10:	df000017 	ldw	fp,0(sp)
    1e14:	dec00204 	addi	sp,sp,8
    1e18:	f800283a 	ret

00001e1c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    1e1c:	defffc04 	addi	sp,sp,-16
    1e20:	dfc00315 	stw	ra,12(sp)
    1e24:	df000215 	stw	fp,8(sp)
    1e28:	df000204 	addi	fp,sp,8
    1e2c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    1e30:	e0bfff17 	ldw	r2,-4(fp)
    1e34:	10800017 	ldw	r2,0(r2)
    1e38:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    1e3c:	e0bffe17 	ldw	r2,-8(fp)
    1e40:	10c00a04 	addi	r3,r2,40
    1e44:	e0bfff17 	ldw	r2,-4(fp)
    1e48:	10800217 	ldw	r2,8(r2)
    1e4c:	1809883a 	mov	r4,r3
    1e50:	100b883a 	mov	r5,r2
    1e54:	00022280 	call	2228 <altera_avalon_jtag_uart_close>
}
    1e58:	e037883a 	mov	sp,fp
    1e5c:	dfc00117 	ldw	ra,4(sp)
    1e60:	df000017 	ldw	fp,0(sp)
    1e64:	dec00204 	addi	sp,sp,8
    1e68:	f800283a 	ret

00001e6c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    1e6c:	defffa04 	addi	sp,sp,-24
    1e70:	dfc00515 	stw	ra,20(sp)
    1e74:	df000415 	stw	fp,16(sp)
    1e78:	df000404 	addi	fp,sp,16
    1e7c:	e13ffd15 	stw	r4,-12(fp)
    1e80:	e17ffe15 	stw	r5,-8(fp)
    1e84:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    1e88:	e0bffd17 	ldw	r2,-12(fp)
    1e8c:	10800017 	ldw	r2,0(r2)
    1e90:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    1e94:	e0bffc17 	ldw	r2,-16(fp)
    1e98:	10800a04 	addi	r2,r2,40
    1e9c:	1009883a 	mov	r4,r2
    1ea0:	e17ffe17 	ldw	r5,-8(fp)
    1ea4:	e1bfff17 	ldw	r6,-4(fp)
    1ea8:	00022900 	call	2290 <altera_avalon_jtag_uart_ioctl>
}
    1eac:	e037883a 	mov	sp,fp
    1eb0:	dfc00117 	ldw	ra,4(sp)
    1eb4:	df000017 	ldw	fp,0(sp)
    1eb8:	dec00204 	addi	sp,sp,8
    1ebc:	f800283a 	ret

00001ec0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    1ec0:	defffa04 	addi	sp,sp,-24
    1ec4:	dfc00515 	stw	ra,20(sp)
    1ec8:	df000415 	stw	fp,16(sp)
    1ecc:	df000404 	addi	fp,sp,16
    1ed0:	e13ffd15 	stw	r4,-12(fp)
    1ed4:	e17ffe15 	stw	r5,-8(fp)
    1ed8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1edc:	e0bffd17 	ldw	r2,-12(fp)
    1ee0:	00c00044 	movi	r3,1
    1ee4:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    1ee8:	e0bffd17 	ldw	r2,-12(fp)
    1eec:	10800017 	ldw	r2,0(r2)
    1ef0:	10800104 	addi	r2,r2,4
    1ef4:	e0fffd17 	ldw	r3,-12(fp)
    1ef8:	18c00817 	ldw	r3,32(r3)
    1efc:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    1f00:	e0fffe17 	ldw	r3,-8(fp)
    1f04:	e0bfff17 	ldw	r2,-4(fp)
    1f08:	d8000015 	stw	zero,0(sp)
    1f0c:	1809883a 	mov	r4,r3
    1f10:	100b883a 	mov	r5,r2
    1f14:	01800034 	movhi	r6,0
    1f18:	3187e004 	addi	r6,r6,8064
    1f1c:	e1fffd17 	ldw	r7,-12(fp)
    1f20:	0000e740 	call	e74 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    1f24:	e0bffd17 	ldw	r2,-12(fp)
    1f28:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    1f2c:	e0bffd17 	ldw	r2,-12(fp)
    1f30:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    1f34:	00800034 	movhi	r2,0
    1f38:	1097a404 	addi	r2,r2,24208
    1f3c:	10800017 	ldw	r2,0(r2)
    1f40:	1809883a 	mov	r4,r3
    1f44:	100b883a 	mov	r5,r2
    1f48:	01800034 	movhi	r6,0
    1f4c:	31886104 	addi	r6,r6,8580
    1f50:	e1fffd17 	ldw	r7,-12(fp)
    1f54:	00039a00 	call	39a0 <alt_alarm_start>
    1f58:	1000040e 	bge	r2,zero,1f6c <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    1f5c:	e0bffd17 	ldw	r2,-12(fp)
    1f60:	00e00034 	movhi	r3,32768
    1f64:	18ffffc4 	addi	r3,r3,-1
    1f68:	10c00115 	stw	r3,4(r2)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    1f6c:	e037883a 	mov	sp,fp
    1f70:	dfc00117 	ldw	ra,4(sp)
    1f74:	df000017 	ldw	fp,0(sp)
    1f78:	dec00204 	addi	sp,sp,8
    1f7c:	f800283a 	ret

00001f80 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    1f80:	defff804 	addi	sp,sp,-32
    1f84:	df000715 	stw	fp,28(sp)
    1f88:	df000704 	addi	fp,sp,28
    1f8c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    1f90:	e0bfff17 	ldw	r2,-4(fp)
    1f94:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
    1f98:	e0bffb17 	ldw	r2,-20(fp)
    1f9c:	10800017 	ldw	r2,0(r2)
    1fa0:	e0bffc15 	stw	r2,-16(fp)
    1fa4:	00000106 	br	1fac <altera_avalon_jtag_uart_irq+0x2c>
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
    1fa8:	0001883a 	nop
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    1fac:	e0bffc17 	ldw	r2,-16(fp)
    1fb0:	10800104 	addi	r2,r2,4
    1fb4:	10800037 	ldwio	r2,0(r2)
    1fb8:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    1fbc:	e0bffd17 	ldw	r2,-12(fp)
    1fc0:	1080c00c 	andi	r2,r2,768
    1fc4:	10006a26 	beq	r2,zero,2170 <altera_avalon_jtag_uart_irq+0x1f0>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    1fc8:	e0bffd17 	ldw	r2,-12(fp)
    1fcc:	1080400c 	andi	r2,r2,256
    1fd0:	10003326 	beq	r2,zero,20a0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    1fd4:	00800074 	movhi	r2,1
    1fd8:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1fdc:	e0bffb17 	ldw	r2,-20(fp)
    1fe0:	10800a17 	ldw	r2,40(r2)
    1fe4:	10800044 	addi	r2,r2,1
    1fe8:	1081ffcc 	andi	r2,r2,2047
    1fec:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
    1ff0:	e0bffb17 	ldw	r2,-20(fp)
    1ff4:	10c00b17 	ldw	r3,44(r2)
    1ff8:	e0bffe17 	ldw	r2,-8(fp)
    1ffc:	18801426 	beq	r3,r2,2050 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    2000:	e0bffc17 	ldw	r2,-16(fp)
    2004:	10800037 	ldwio	r2,0(r2)
    2008:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    200c:	e0bff917 	ldw	r2,-28(fp)
    2010:	10a0000c 	andi	r2,r2,32768
    2014:	10001026 	beq	r2,zero,2058 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    2018:	e0bffb17 	ldw	r2,-20(fp)
    201c:	10800a17 	ldw	r2,40(r2)
    2020:	e0fff917 	ldw	r3,-28(fp)
    2024:	e13ffb17 	ldw	r4,-20(fp)
    2028:	2085883a 	add	r2,r4,r2
    202c:	10800e04 	addi	r2,r2,56
    2030:	10c00005 	stb	r3,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2034:	e0bffb17 	ldw	r2,-20(fp)
    2038:	10800a17 	ldw	r2,40(r2)
    203c:	10800044 	addi	r2,r2,1
    2040:	10c1ffcc 	andi	r3,r2,2047
    2044:	e0bffb17 	ldw	r2,-20(fp)
    2048:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    204c:	003fe306 	br	1fdc <altera_avalon_jtag_uart_irq+0x5c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
    2050:	0001883a 	nop
    2054:	00000106 	br	205c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
    2058:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    205c:	e0bff917 	ldw	r2,-28(fp)
    2060:	10bfffec 	andhi	r2,r2,65535
    2064:	10000e26 	beq	r2,zero,20a0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    2068:	e0bffb17 	ldw	r2,-20(fp)
    206c:	10c00817 	ldw	r3,32(r2)
    2070:	00bfff84 	movi	r2,-2
    2074:	1886703a 	and	r3,r3,r2
    2078:	e0bffb17 	ldw	r2,-20(fp)
    207c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    2080:	e0bffc17 	ldw	r2,-16(fp)
    2084:	10800104 	addi	r2,r2,4
    2088:	e0fffb17 	ldw	r3,-20(fp)
    208c:	18c00817 	ldw	r3,32(r3)
    2090:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    2094:	e0bffc17 	ldw	r2,-16(fp)
    2098:	10800104 	addi	r2,r2,4
    209c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    20a0:	e0bffd17 	ldw	r2,-12(fp)
    20a4:	1080800c 	andi	r2,r2,512
    20a8:	103fbf26 	beq	r2,zero,1fa8 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    20ac:	e0bffd17 	ldw	r2,-12(fp)
    20b0:	1004d43a 	srli	r2,r2,16
    20b4:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    20b8:	00001406 	br	210c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    20bc:	e0bffc17 	ldw	r2,-16(fp)
    20c0:	e0fffb17 	ldw	r3,-20(fp)
    20c4:	18c00d17 	ldw	r3,52(r3)
    20c8:	e13ffb17 	ldw	r4,-20(fp)
    20cc:	20c7883a 	add	r3,r4,r3
    20d0:	18c20e04 	addi	r3,r3,2104
    20d4:	18c00003 	ldbu	r3,0(r3)
    20d8:	18c03fcc 	andi	r3,r3,255
    20dc:	18c0201c 	xori	r3,r3,128
    20e0:	18ffe004 	addi	r3,r3,-128
    20e4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    20e8:	e0bffb17 	ldw	r2,-20(fp)
    20ec:	10800d17 	ldw	r2,52(r2)
    20f0:	10800044 	addi	r2,r2,1
    20f4:	10c1ffcc 	andi	r3,r2,2047
    20f8:	e0bffb17 	ldw	r2,-20(fp)
    20fc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    2100:	e0bffa17 	ldw	r2,-24(fp)
    2104:	10bfffc4 	addi	r2,r2,-1
    2108:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    210c:	e0bffa17 	ldw	r2,-24(fp)
    2110:	10000526 	beq	r2,zero,2128 <altera_avalon_jtag_uart_irq+0x1a8>
    2114:	e0bffb17 	ldw	r2,-20(fp)
    2118:	10c00d17 	ldw	r3,52(r2)
    211c:	e0bffb17 	ldw	r2,-20(fp)
    2120:	10800c17 	ldw	r2,48(r2)
    2124:	18bfe51e 	bne	r3,r2,20bc <altera_avalon_jtag_uart_irq+0x13c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    2128:	e0bffa17 	ldw	r2,-24(fp)
    212c:	103f9e26 	beq	r2,zero,1fa8 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    2130:	e0bffb17 	ldw	r2,-20(fp)
    2134:	10c00817 	ldw	r3,32(r2)
    2138:	00bfff44 	movi	r2,-3
    213c:	1886703a 	and	r3,r3,r2
    2140:	e0bffb17 	ldw	r2,-20(fp)
    2144:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    2148:	e0bffb17 	ldw	r2,-20(fp)
    214c:	10800017 	ldw	r2,0(r2)
    2150:	10800104 	addi	r2,r2,4
    2154:	e0fffb17 	ldw	r3,-20(fp)
    2158:	18c00817 	ldw	r3,32(r3)
    215c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    2160:	e0bffc17 	ldw	r2,-16(fp)
    2164:	10800104 	addi	r2,r2,4
    2168:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    216c:	003f8e06 	br	1fa8 <altera_avalon_jtag_uart_irq+0x28>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
    2170:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
    2174:	e037883a 	mov	sp,fp
    2178:	df000017 	ldw	fp,0(sp)
    217c:	dec00104 	addi	sp,sp,4
    2180:	f800283a 	ret

00002184 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    2184:	defffc04 	addi	sp,sp,-16
    2188:	df000315 	stw	fp,12(sp)
    218c:	df000304 	addi	fp,sp,12
    2190:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    2194:	e0bfff17 	ldw	r2,-4(fp)
    2198:	e0bffd15 	stw	r2,-12(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    219c:	e0bffd17 	ldw	r2,-12(fp)
    21a0:	10800017 	ldw	r2,0(r2)
    21a4:	10800104 	addi	r2,r2,4
    21a8:	10800037 	ldwio	r2,0(r2)
    21ac:	e0bffe15 	stw	r2,-8(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    21b0:	e0bffe17 	ldw	r2,-8(fp)
    21b4:	1081000c 	andi	r2,r2,1024
    21b8:	10000a26 	beq	r2,zero,21e4 <altera_avalon_jtag_uart_timeout+0x60>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    21bc:	e0bffd17 	ldw	r2,-12(fp)
    21c0:	10800017 	ldw	r2,0(r2)
    21c4:	10800104 	addi	r2,r2,4
    21c8:	e0fffd17 	ldw	r3,-12(fp)
    21cc:	18c00817 	ldw	r3,32(r3)
    21d0:	18c10014 	ori	r3,r3,1024
    21d4:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
    21d8:	e0bffd17 	ldw	r2,-12(fp)
    21dc:	10000915 	stw	zero,36(r2)
    21e0:	00000a06 	br	220c <altera_avalon_jtag_uart_timeout+0x88>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    21e4:	e0bffd17 	ldw	r2,-12(fp)
    21e8:	10800917 	ldw	r2,36(r2)
    21ec:	00e00034 	movhi	r3,32768
    21f0:	18ffff04 	addi	r3,r3,-4
    21f4:	18800536 	bltu	r3,r2,220c <altera_avalon_jtag_uart_timeout+0x88>
    sp->host_inactive++;
    21f8:	e0bffd17 	ldw	r2,-12(fp)
    21fc:	10800917 	ldw	r2,36(r2)
    2200:	10c00044 	addi	r3,r2,1
    2204:	e0bffd17 	ldw	r2,-12(fp)
    2208:	10c00915 	stw	r3,36(r2)
    220c:	00800034 	movhi	r2,0
    2210:	1097a404 	addi	r2,r2,24208
    2214:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    2218:	e037883a 	mov	sp,fp
    221c:	df000017 	ldw	fp,0(sp)
    2220:	dec00104 	addi	sp,sp,4
    2224:	f800283a 	ret

00002228 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    2228:	defffd04 	addi	sp,sp,-12
    222c:	df000215 	stw	fp,8(sp)
    2230:	df000204 	addi	fp,sp,8
    2234:	e13ffe15 	stw	r4,-8(fp)
    2238:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    223c:	00000506 	br	2254 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    2240:	e0bfff17 	ldw	r2,-4(fp)
    2244:	1090000c 	andi	r2,r2,16384
    2248:	10000226 	beq	r2,zero,2254 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    224c:	00bffd44 	movi	r2,-11
    2250:	00000b06 	br	2280 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    2254:	e0bffe17 	ldw	r2,-8(fp)
    2258:	10c00d17 	ldw	r3,52(r2)
    225c:	e0bffe17 	ldw	r2,-8(fp)
    2260:	10800c17 	ldw	r2,48(r2)
    2264:	18800526 	beq	r3,r2,227c <altera_avalon_jtag_uart_close+0x54>
    2268:	e0bffe17 	ldw	r2,-8(fp)
    226c:	10c00917 	ldw	r3,36(r2)
    2270:	e0bffe17 	ldw	r2,-8(fp)
    2274:	10800117 	ldw	r2,4(r2)
    2278:	18bff136 	bltu	r3,r2,2240 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    227c:	0005883a 	mov	r2,zero
}
    2280:	e037883a 	mov	sp,fp
    2284:	df000017 	ldw	fp,0(sp)
    2288:	dec00104 	addi	sp,sp,4
    228c:	f800283a 	ret

00002290 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    2290:	defffa04 	addi	sp,sp,-24
    2294:	df000515 	stw	fp,20(sp)
    2298:	df000504 	addi	fp,sp,20
    229c:	e13ffd15 	stw	r4,-12(fp)
    22a0:	e17ffe15 	stw	r5,-8(fp)
    22a4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    22a8:	00bff9c4 	movi	r2,-25
    22ac:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    22b0:	e0bffe17 	ldw	r2,-8(fp)
    22b4:	10da8060 	cmpeqi	r3,r2,27137
    22b8:	1800031e 	bne	r3,zero,22c8 <altera_avalon_jtag_uart_ioctl+0x38>
    22bc:	109a80a0 	cmpeqi	r2,r2,27138
    22c0:	1000181e 	bne	r2,zero,2324 <altera_avalon_jtag_uart_ioctl+0x94>
    22c4:	00002606 	br	2360 <altera_avalon_jtag_uart_ioctl+0xd0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    22c8:	e0bffd17 	ldw	r2,-12(fp)
    22cc:	10c00117 	ldw	r3,4(r2)
    22d0:	00a00034 	movhi	r2,32768
    22d4:	10bfffc4 	addi	r2,r2,-1
    22d8:	18802226 	beq	r3,r2,2364 <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      int timeout = *((int *)arg);
    22dc:	e0bfff17 	ldw	r2,-4(fp)
    22e0:	10800017 	ldw	r2,0(r2)
    22e4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    22e8:	e0bffc17 	ldw	r2,-16(fp)
    22ec:	10800090 	cmplti	r2,r2,2
    22f0:	1000061e 	bne	r2,zero,230c <altera_avalon_jtag_uart_ioctl+0x7c>
    22f4:	e0fffc17 	ldw	r3,-16(fp)
    22f8:	00a00034 	movhi	r2,32768
    22fc:	10bfffc4 	addi	r2,r2,-1
    2300:	18800226 	beq	r3,r2,230c <altera_avalon_jtag_uart_ioctl+0x7c>
    2304:	e0bffc17 	ldw	r2,-16(fp)
    2308:	00000206 	br	2314 <altera_avalon_jtag_uart_ioctl+0x84>
    230c:	00a00034 	movhi	r2,32768
    2310:	10bfff84 	addi	r2,r2,-2
    2314:	e0fffd17 	ldw	r3,-12(fp)
    2318:	18800115 	stw	r2,4(r3)
      rc = 0;
    231c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    2320:	00001006 	br	2364 <altera_avalon_jtag_uart_ioctl+0xd4>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    2324:	e0bffd17 	ldw	r2,-12(fp)
    2328:	10c00117 	ldw	r3,4(r2)
    232c:	00a00034 	movhi	r2,32768
    2330:	10bfffc4 	addi	r2,r2,-1
    2334:	18800d26 	beq	r3,r2,236c <altera_avalon_jtag_uart_ioctl+0xdc>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    2338:	e0bffd17 	ldw	r2,-12(fp)
    233c:	10c00917 	ldw	r3,36(r2)
    2340:	e0bffd17 	ldw	r2,-12(fp)
    2344:	10800117 	ldw	r2,4(r2)
    2348:	1885803a 	cmpltu	r2,r3,r2
    234c:	10c03fcc 	andi	r3,r2,255
    2350:	e0bfff17 	ldw	r2,-4(fp)
    2354:	10c00015 	stw	r3,0(r2)
      rc = 0;
    2358:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    235c:	00000306 	br	236c <altera_avalon_jtag_uart_ioctl+0xdc>

  default:
    break;
    2360:	00000306 	br	2370 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    2364:	0001883a 	nop
    2368:	00000106 	br	2370 <altera_avalon_jtag_uart_ioctl+0xe0>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    236c:	0001883a 	nop

  default:
    break;
  }

  return rc;
    2370:	e0bffb17 	ldw	r2,-20(fp)
}
    2374:	e037883a 	mov	sp,fp
    2378:	df000017 	ldw	fp,0(sp)
    237c:	dec00104 	addi	sp,sp,4
    2380:	f800283a 	ret

00002384 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    2384:	defff304 	addi	sp,sp,-52
    2388:	dfc00c15 	stw	ra,48(sp)
    238c:	df000b15 	stw	fp,44(sp)
    2390:	df000b04 	addi	fp,sp,44
    2394:	e13ffc15 	stw	r4,-16(fp)
    2398:	e17ffd15 	stw	r5,-12(fp)
    239c:	e1bffe15 	stw	r6,-8(fp)
    23a0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    23a4:	e0bffd17 	ldw	r2,-12(fp)
    23a8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    23ac:	00004706 	br	24cc <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    23b0:	e0bffc17 	ldw	r2,-16(fp)
    23b4:	10800a17 	ldw	r2,40(r2)
    23b8:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    23bc:	e0bffc17 	ldw	r2,-16(fp)
    23c0:	10800b17 	ldw	r2,44(r2)
    23c4:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
    23c8:	e0fff717 	ldw	r3,-36(fp)
    23cc:	e0bff817 	ldw	r2,-32(fp)
    23d0:	18800536 	bltu	r3,r2,23e8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    23d4:	e0fff717 	ldw	r3,-36(fp)
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	1885c83a 	sub	r2,r3,r2
    23e0:	e0bff615 	stw	r2,-40(fp)
    23e4:	00000406 	br	23f8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    23e8:	00c20004 	movi	r3,2048
    23ec:	e0bff817 	ldw	r2,-32(fp)
    23f0:	1885c83a 	sub	r2,r3,r2
    23f4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    23f8:	e0bff617 	ldw	r2,-40(fp)
    23fc:	10001e26 	beq	r2,zero,2478 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    2400:	e0fffe17 	ldw	r3,-8(fp)
    2404:	e0bff617 	ldw	r2,-40(fp)
    2408:	1880022e 	bgeu	r3,r2,2414 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    240c:	e0bffe17 	ldw	r2,-8(fp)
    2410:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    2414:	e0bff817 	ldw	r2,-32(fp)
    2418:	10800e04 	addi	r2,r2,56
    241c:	e0fffc17 	ldw	r3,-16(fp)
    2420:	1885883a 	add	r2,r3,r2
    2424:	e13ff517 	ldw	r4,-44(fp)
    2428:	100b883a 	mov	r5,r2
    242c:	e1bff617 	ldw	r6,-40(fp)
    2430:	00049c80 	call	49c8 <memcpy>
      ptr   += n;
    2434:	e0fff517 	ldw	r3,-44(fp)
    2438:	e0bff617 	ldw	r2,-40(fp)
    243c:	1885883a 	add	r2,r3,r2
    2440:	e0bff515 	stw	r2,-44(fp)
      space -= n;
    2444:	e0fffe17 	ldw	r3,-8(fp)
    2448:	e0bff617 	ldw	r2,-40(fp)
    244c:	1885c83a 	sub	r2,r3,r2
    2450:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2454:	e0fff817 	ldw	r3,-32(fp)
    2458:	e0bff617 	ldw	r2,-40(fp)
    245c:	1885883a 	add	r2,r3,r2
    2460:	10c1ffcc 	andi	r3,r2,2047
    2464:	e0bffc17 	ldw	r2,-16(fp)
    2468:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    246c:	e0bffe17 	ldw	r2,-8(fp)
    2470:	00bfcf16 	blt	zero,r2,23b0 <altera_avalon_jtag_uart_read+0x2c>
    2474:	00000106 	br	247c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    2478:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    247c:	e0fff517 	ldw	r3,-44(fp)
    2480:	e0bffd17 	ldw	r2,-12(fp)
    2484:	1880141e 	bne	r3,r2,24d8 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    2488:	e0bfff17 	ldw	r2,-4(fp)
    248c:	1090000c 	andi	r2,r2,16384
    2490:	1000131e 	bne	r2,zero,24e0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    2494:	0001883a 	nop
    2498:	e0bffc17 	ldw	r2,-16(fp)
    249c:	10c00a17 	ldw	r3,40(r2)
    24a0:	e0bff717 	ldw	r2,-36(fp)
    24a4:	1880051e 	bne	r3,r2,24bc <altera_avalon_jtag_uart_read+0x138>
    24a8:	e0bffc17 	ldw	r2,-16(fp)
    24ac:	10c00917 	ldw	r3,36(r2)
    24b0:	e0bffc17 	ldw	r2,-16(fp)
    24b4:	10800117 	ldw	r2,4(r2)
    24b8:	18bff736 	bltu	r3,r2,2498 <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    24bc:	e0bffc17 	ldw	r2,-16(fp)
    24c0:	10c00a17 	ldw	r3,40(r2)
    24c4:	e0bff717 	ldw	r2,-36(fp)
    24c8:	18800726 	beq	r3,r2,24e8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    24cc:	e0bffe17 	ldw	r2,-8(fp)
    24d0:	00bfb716 	blt	zero,r2,23b0 <altera_avalon_jtag_uart_read+0x2c>
    24d4:	00000506 	br	24ec <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    24d8:	0001883a 	nop
    24dc:	00000306 	br	24ec <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    24e0:	0001883a 	nop
    24e4:	00000106 	br	24ec <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    24e8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    24ec:	e0fff517 	ldw	r3,-44(fp)
    24f0:	e0bffd17 	ldw	r2,-12(fp)
    24f4:	18801726 	beq	r3,r2,2554 <altera_avalon_jtag_uart_read+0x1d0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    24f8:	0005303a 	rdctl	r2,status
    24fc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2500:	e0fffa17 	ldw	r3,-24(fp)
    2504:	00bfff84 	movi	r2,-2
    2508:	1884703a 	and	r2,r3,r2
    250c:	1001703a 	wrctl	status,r2
  
  return context;
    2510:	e0bffa17 	ldw	r2,-24(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    2514:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    2518:	e0bffc17 	ldw	r2,-16(fp)
    251c:	10800817 	ldw	r2,32(r2)
    2520:	10c00054 	ori	r3,r2,1
    2524:	e0bffc17 	ldw	r2,-16(fp)
    2528:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    252c:	e0bffc17 	ldw	r2,-16(fp)
    2530:	10800017 	ldw	r2,0(r2)
    2534:	10800104 	addi	r2,r2,4
    2538:	e0fffc17 	ldw	r3,-16(fp)
    253c:	18c00817 	ldw	r3,32(r3)
    2540:	10c00035 	stwio	r3,0(r2)
    2544:	e0bff917 	ldw	r2,-28(fp)
    2548:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    254c:	e0bffb17 	ldw	r2,-20(fp)
    2550:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    2554:	e0fff517 	ldw	r3,-44(fp)
    2558:	e0bffd17 	ldw	r2,-12(fp)
    255c:	18800426 	beq	r3,r2,2570 <altera_avalon_jtag_uart_read+0x1ec>
    return ptr - buffer;
    2560:	e0fff517 	ldw	r3,-44(fp)
    2564:	e0bffd17 	ldw	r2,-12(fp)
    2568:	1885c83a 	sub	r2,r3,r2
    256c:	00000606 	br	2588 <altera_avalon_jtag_uart_read+0x204>
  else if (flags & O_NONBLOCK)
    2570:	e0bfff17 	ldw	r2,-4(fp)
    2574:	1090000c 	andi	r2,r2,16384
    2578:	10000226 	beq	r2,zero,2584 <altera_avalon_jtag_uart_read+0x200>
    return -EWOULDBLOCK;
    257c:	00bffd44 	movi	r2,-11
    2580:	00000106 	br	2588 <altera_avalon_jtag_uart_read+0x204>
  else
    return -EIO;
    2584:	00bffec4 	movi	r2,-5
}
    2588:	e037883a 	mov	sp,fp
    258c:	dfc00117 	ldw	ra,4(sp)
    2590:	df000017 	ldw	fp,0(sp)
    2594:	dec00204 	addi	sp,sp,8
    2598:	f800283a 	ret

0000259c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    259c:	defff304 	addi	sp,sp,-52
    25a0:	dfc00c15 	stw	ra,48(sp)
    25a4:	df000b15 	stw	fp,44(sp)
    25a8:	df000b04 	addi	fp,sp,44
    25ac:	e13ffc15 	stw	r4,-16(fp)
    25b0:	e17ffd15 	stw	r5,-12(fp)
    25b4:	e1bffe15 	stw	r6,-8(fp)
    25b8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    25bc:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    25c0:	e0bffd17 	ldw	r2,-12(fp)
    25c4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    25c8:	00003706 	br	26a8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    25cc:	e0bffc17 	ldw	r2,-16(fp)
    25d0:	10800c17 	ldw	r2,48(r2)
    25d4:	e0bff815 	stw	r2,-32(fp)
      out = sp->tx_out;
    25d8:	e0bffc17 	ldw	r2,-16(fp)
    25dc:	10800d17 	ldw	r2,52(r2)
    25e0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    25e4:	e0fff817 	ldw	r3,-32(fp)
    25e8:	e0bff517 	ldw	r2,-44(fp)
    25ec:	1880062e 	bgeu	r3,r2,2608 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    25f0:	e0fff517 	ldw	r3,-44(fp)
    25f4:	e0bff817 	ldw	r2,-32(fp)
    25f8:	1885c83a 	sub	r2,r3,r2
    25fc:	10bfffc4 	addi	r2,r2,-1
    2600:	e0bff615 	stw	r2,-40(fp)
    2604:	00000b06 	br	2634 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    2608:	e0bff517 	ldw	r2,-44(fp)
    260c:	10000526 	beq	r2,zero,2624 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    2610:	00c20004 	movi	r3,2048
    2614:	e0bff817 	ldw	r2,-32(fp)
    2618:	1885c83a 	sub	r2,r3,r2
    261c:	e0bff615 	stw	r2,-40(fp)
    2620:	00000406 	br	2634 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    2624:	00c1ffc4 	movi	r3,2047
    2628:	e0bff817 	ldw	r2,-32(fp)
    262c:	1885c83a 	sub	r2,r3,r2
    2630:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    2634:	e0bff617 	ldw	r2,-40(fp)
    2638:	10001e26 	beq	r2,zero,26b4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    263c:	e0fffe17 	ldw	r3,-8(fp)
    2640:	e0bff617 	ldw	r2,-40(fp)
    2644:	1880022e 	bgeu	r3,r2,2650 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    2648:	e0bffe17 	ldw	r2,-8(fp)
    264c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    2650:	e0bff817 	ldw	r2,-32(fp)
    2654:	10820e04 	addi	r2,r2,2104
    2658:	e0fffc17 	ldw	r3,-16(fp)
    265c:	1885883a 	add	r2,r3,r2
    2660:	1009883a 	mov	r4,r2
    2664:	e17ffd17 	ldw	r5,-12(fp)
    2668:	e1bff617 	ldw	r6,-40(fp)
    266c:	00049c80 	call	49c8 <memcpy>
      ptr   += n;
    2670:	e0fffd17 	ldw	r3,-12(fp)
    2674:	e0bff617 	ldw	r2,-40(fp)
    2678:	1885883a 	add	r2,r3,r2
    267c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    2680:	e0fffe17 	ldw	r3,-8(fp)
    2684:	e0bff617 	ldw	r2,-40(fp)
    2688:	1885c83a 	sub	r2,r3,r2
    268c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2690:	e0fff817 	ldw	r3,-32(fp)
    2694:	e0bff617 	ldw	r2,-40(fp)
    2698:	1885883a 	add	r2,r3,r2
    269c:	10c1ffcc 	andi	r3,r2,2047
    26a0:	e0bffc17 	ldw	r2,-16(fp)
    26a4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    26a8:	e0bffe17 	ldw	r2,-8(fp)
    26ac:	00bfc716 	blt	zero,r2,25cc <altera_avalon_jtag_uart_write+0x30>
    26b0:	00000106 	br	26b8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    26b4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    26b8:	0005303a 	rdctl	r2,status
    26bc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    26c0:	e0fffa17 	ldw	r3,-24(fp)
    26c4:	00bfff84 	movi	r2,-2
    26c8:	1884703a 	and	r2,r3,r2
    26cc:	1001703a 	wrctl	status,r2
  
  return context;
    26d0:	e0bffa17 	ldw	r2,-24(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    26d4:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    26d8:	e0bffc17 	ldw	r2,-16(fp)
    26dc:	10800817 	ldw	r2,32(r2)
    26e0:	10c00094 	ori	r3,r2,2
    26e4:	e0bffc17 	ldw	r2,-16(fp)
    26e8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    26ec:	e0bffc17 	ldw	r2,-16(fp)
    26f0:	10800017 	ldw	r2,0(r2)
    26f4:	10800104 	addi	r2,r2,4
    26f8:	e0fffc17 	ldw	r3,-16(fp)
    26fc:	18c00817 	ldw	r3,32(r3)
    2700:	10c00035 	stwio	r3,0(r2)
    2704:	e0bff917 	ldw	r2,-28(fp)
    2708:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    270c:	e0bffb17 	ldw	r2,-20(fp)
    2710:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    2714:	e0bffe17 	ldw	r2,-8(fp)
    2718:	0080110e 	bge	zero,r2,2760 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
    271c:	e0bfff17 	ldw	r2,-4(fp)
    2720:	1090000c 	andi	r2,r2,16384
    2724:	1000111e 	bne	r2,zero,276c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    2728:	0001883a 	nop
    272c:	e0bffc17 	ldw	r2,-16(fp)
    2730:	10c00d17 	ldw	r3,52(r2)
    2734:	e0bff517 	ldw	r2,-44(fp)
    2738:	1880051e 	bne	r3,r2,2750 <altera_avalon_jtag_uart_write+0x1b4>
    273c:	e0bffc17 	ldw	r2,-16(fp)
    2740:	10c00917 	ldw	r3,36(r2)
    2744:	e0bffc17 	ldw	r2,-16(fp)
    2748:	10800117 	ldw	r2,4(r2)
    274c:	18bff736 	bltu	r3,r2,272c <altera_avalon_jtag_uart_write+0x190>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    2750:	e0bffc17 	ldw	r2,-16(fp)
    2754:	10c00d17 	ldw	r3,52(r2)
    2758:	e0bff517 	ldw	r2,-44(fp)
    275c:	18800526 	beq	r3,r2,2774 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
    2760:	e0bffe17 	ldw	r2,-8(fp)
    2764:	00bfd016 	blt	zero,r2,26a8 <altera_avalon_jtag_uart_write+0x10c>
    2768:	00000306 	br	2778 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    276c:	0001883a 	nop
    2770:	00000106 	br	2778 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
         break;
    2774:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    2778:	e0fffd17 	ldw	r3,-12(fp)
    277c:	e0bff717 	ldw	r2,-36(fp)
    2780:	18800426 	beq	r3,r2,2794 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
    2784:	e0fffd17 	ldw	r3,-12(fp)
    2788:	e0bff717 	ldw	r2,-36(fp)
    278c:	1885c83a 	sub	r2,r3,r2
    2790:	00000606 	br	27ac <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
    2794:	e0bfff17 	ldw	r2,-4(fp)
    2798:	1090000c 	andi	r2,r2,16384
    279c:	10000226 	beq	r2,zero,27a8 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
    27a0:	00bffd44 	movi	r2,-11
    27a4:	00000106 	br	27ac <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    27a8:	00bffec4 	movi	r2,-5
}
    27ac:	e037883a 	mov	sp,fp
    27b0:	dfc00117 	ldw	ra,4(sp)
    27b4:	df000017 	ldw	fp,0(sp)
    27b8:	dec00204 	addi	sp,sp,8
    27bc:	f800283a 	ret

000027c0 <tx_id_f>:
ュｅ帮ff锛甯ф煎锛1╁甯э0甯эid锛CAN ID
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void tx_id_f(uint8_t ff, const uint8_t *id)
{
    27c0:	defffd04 	addi	sp,sp,-12
    27c4:	df000215 	stw	fp,8(sp)
    27c8:	df000204 	addi	fp,sp,8
    27cc:	2005883a 	mov	r2,r4
    27d0:	e17fff15 	stw	r5,-4(fp)
    27d4:	e0bffe05 	stb	r2,-8(fp)
    if(ff){
    27d8:	e0bffe03 	ldbu	r2,-8(fp)
    27dc:	10001526 	beq	r2,zero,2834 <tx_id_f+0x74>
        tx_buffer[1] = id[1];
    27e0:	e0bfff17 	ldw	r2,-4(fp)
    27e4:	10c00043 	ldbu	r3,1(r2)
    27e8:	00800034 	movhi	r2,0
    27ec:	1097e944 	addi	r2,r2,24485
    27f0:	10c00045 	stb	r3,1(r2)
        tx_buffer[2] = id[2];
    27f4:	e0bfff17 	ldw	r2,-4(fp)
    27f8:	10c00083 	ldbu	r3,2(r2)
    27fc:	00800034 	movhi	r2,0
    2800:	1097e944 	addi	r2,r2,24485
    2804:	10c00085 	stb	r3,2(r2)
        tx_buffer[3] = id[3];
    2808:	e0bfff17 	ldw	r2,-4(fp)
    280c:	10c000c3 	ldbu	r3,3(r2)
    2810:	00800034 	movhi	r2,0
    2814:	1097e944 	addi	r2,r2,24485
    2818:	10c000c5 	stb	r3,3(r2)
        tx_buffer[4] = id[4];
    281c:	e0bfff17 	ldw	r2,-4(fp)
    2820:	10c00103 	ldbu	r3,4(r2)
    2824:	00800034 	movhi	r2,0
    2828:	1097e944 	addi	r2,r2,24485
    282c:	10c00105 	stb	r3,4(r2)
    2830:	00000a06 	br	285c <tx_id_f+0x9c>
    }
    else{
        tx_buffer[1] = id[1];
    2834:	e0bfff17 	ldw	r2,-4(fp)
    2838:	10c00043 	ldbu	r3,1(r2)
    283c:	00800034 	movhi	r2,0
    2840:	1097e944 	addi	r2,r2,24485
    2844:	10c00045 	stb	r3,1(r2)
        tx_buffer[2] = id[2];
    2848:	e0bfff17 	ldw	r2,-4(fp)
    284c:	10c00083 	ldbu	r3,2(r2)
    2850:	00800034 	movhi	r2,0
    2854:	1097e944 	addi	r2,r2,24485
    2858:	10c00085 	stb	r3,2(r2)
    }
}
    285c:	e037883a 	mov	sp,fp
    2860:	df000017 	ldw	fp,0(sp)
    2864:	dec00104 	addi	sp,sp,4
    2868:	f800283a 	ret

0000286c <rx_id_f>:
ュｅ帮id锛ユ跺扮CAN ID锛id[0]涓哄抚淇℃
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void rx_id_f(uint8_t *id)
{
    286c:	defffd04 	addi	sp,sp,-12
    2870:	df000215 	stw	fp,8(sp)
    2874:	df000204 	addi	fp,sp,8
    2878:	e13fff15 	stw	r4,-4(fp)
    uint8_t i;
    if(rx_buffer[0] & 0x80)
    287c:	00800034 	movhi	r2,0
    2880:	1097e604 	addi	r2,r2,24472
    2884:	10800003 	ldbu	r2,0(r2)
    2888:	10803fcc 	andi	r2,r2,255
    288c:	1080201c 	xori	r2,r2,128
    2890:	10bfe004 	addi	r2,r2,-128
    2894:	1000120e 	bge	r2,zero,28e0 <rx_id_f+0x74>
        for(i=0; i < 5; i++)
    2898:	e03ffe05 	stb	zero,-8(fp)
    289c:	00000c06 	br	28d0 <rx_id_f+0x64>
            id[i] = rx_buffer[i];
    28a0:	e0bffe03 	ldbu	r2,-8(fp)
    28a4:	e0ffff17 	ldw	r3,-4(fp)
    28a8:	1885883a 	add	r2,r3,r2
    28ac:	e0fffe03 	ldbu	r3,-8(fp)
    28b0:	01000034 	movhi	r4,0
    28b4:	2117e604 	addi	r4,r4,24472
    28b8:	20c7883a 	add	r3,r4,r3
    28bc:	18c00003 	ldbu	r3,0(r3)
    28c0:	10c00005 	stb	r3,0(r2)
******************************************************************/
void rx_id_f(uint8_t *id)
{
    uint8_t i;
    if(rx_buffer[0] & 0x80)
        for(i=0; i < 5; i++)
    28c4:	e0bffe03 	ldbu	r2,-8(fp)
    28c8:	10800044 	addi	r2,r2,1
    28cc:	e0bffe05 	stb	r2,-8(fp)
    28d0:	e0bffe03 	ldbu	r2,-8(fp)
    28d4:	10800170 	cmpltui	r2,r2,5
    28d8:	103ff11e 	bne	r2,zero,28a0 <rx_id_f+0x34>
    28dc:	00001106 	br	2924 <rx_id_f+0xb8>
            id[i] = rx_buffer[i];
    else
        for(i=0; i < 3; i++)
    28e0:	e03ffe05 	stb	zero,-8(fp)
    28e4:	00000c06 	br	2918 <rx_id_f+0xac>
            id[i] = rx_buffer[i];
    28e8:	e0bffe03 	ldbu	r2,-8(fp)
    28ec:	e0ffff17 	ldw	r3,-4(fp)
    28f0:	1885883a 	add	r2,r3,r2
    28f4:	e0fffe03 	ldbu	r3,-8(fp)
    28f8:	01000034 	movhi	r4,0
    28fc:	2117e604 	addi	r4,r4,24472
    2900:	20c7883a 	add	r3,r4,r3
    2904:	18c00003 	ldbu	r3,0(r3)
    2908:	10c00005 	stb	r3,0(r2)
    uint8_t i;
    if(rx_buffer[0] & 0x80)
        for(i=0; i < 5; i++)
            id[i] = rx_buffer[i];
    else
        for(i=0; i < 3; i++)
    290c:	e0bffe03 	ldbu	r2,-8(fp)
    2910:	10800044 	addi	r2,r2,1
    2914:	e0bffe05 	stb	r2,-8(fp)
    2918:	e0bffe03 	ldbu	r2,-8(fp)
    291c:	108000f0 	cmpltui	r2,r2,3
    2920:	103ff11e 	bne	r2,zero,28e8 <rx_id_f+0x7c>
            id[i] = rx_buffer[i];
}
    2924:	e037883a 	mov	sp,fp
    2928:	df000017 	ldw	fp,0(sp)
    292c:	dec00104 	addi	sp,sp,4
    2930:	f800283a 	ret

00002934 <rx_data_f>:
ュｅ帮data锛ユ舵版扮
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void rx_data_f(uint8_t *data)
{
    2934:	defffd04 	addi	sp,sp,-12
    2938:	df000215 	stw	fp,8(sp)
    293c:	df000204 	addi	fp,sp,8
    2940:	e13fff15 	stw	r4,-4(fp)
    uint8_t i;
    if(rx_buffer[0] & 0x80)
    2944:	00800034 	movhi	r2,0
    2948:	1097e604 	addi	r2,r2,24472
    294c:	10800003 	ldbu	r2,0(r2)
    2950:	10803fcc 	andi	r2,r2,255
    2954:	1080201c 	xori	r2,r2,128
    2958:	10bfe004 	addi	r2,r2,-128
    295c:	1000170e 	bge	r2,zero,29bc <rx_data_f+0x88>
        for(i=0; i < (rx_buffer[0] & 0x0f); i++)
    2960:	e03ffe05 	stb	zero,-8(fp)
    2964:	00000d06 	br	299c <rx_data_f+0x68>
            data[i] = rx_buffer[i+5];
    2968:	e0bffe03 	ldbu	r2,-8(fp)
    296c:	e0ffff17 	ldw	r3,-4(fp)
    2970:	1885883a 	add	r2,r3,r2
    2974:	e0fffe03 	ldbu	r3,-8(fp)
    2978:	18c00144 	addi	r3,r3,5
    297c:	01000034 	movhi	r4,0
    2980:	2117e604 	addi	r4,r4,24472
    2984:	20c7883a 	add	r3,r4,r3
    2988:	18c00003 	ldbu	r3,0(r3)
    298c:	10c00005 	stb	r3,0(r2)
******************************************************************/
void rx_data_f(uint8_t *data)
{
    uint8_t i;
    if(rx_buffer[0] & 0x80)
        for(i=0; i < (rx_buffer[0] & 0x0f); i++)
    2990:	e0bffe03 	ldbu	r2,-8(fp)
    2994:	10800044 	addi	r2,r2,1
    2998:	e0bffe05 	stb	r2,-8(fp)
    299c:	e0fffe03 	ldbu	r3,-8(fp)
    29a0:	00800034 	movhi	r2,0
    29a4:	1097e604 	addi	r2,r2,24472
    29a8:	10800003 	ldbu	r2,0(r2)
    29ac:	10803fcc 	andi	r2,r2,255
    29b0:	108003cc 	andi	r2,r2,15
    29b4:	18bfec16 	blt	r3,r2,2968 <rx_data_f+0x34>
    29b8:	00001606 	br	2a14 <rx_data_f+0xe0>
            data[i] = rx_buffer[i+5];
    else
        for(i=0; i < (rx_buffer[0] & 0x0f); i++)
    29bc:	e03ffe05 	stb	zero,-8(fp)
    29c0:	00000d06 	br	29f8 <rx_data_f+0xc4>
            data[i] = rx_buffer[i+3];
    29c4:	e0bffe03 	ldbu	r2,-8(fp)
    29c8:	e0ffff17 	ldw	r3,-4(fp)
    29cc:	1885883a 	add	r2,r3,r2
    29d0:	e0fffe03 	ldbu	r3,-8(fp)
    29d4:	18c000c4 	addi	r3,r3,3
    29d8:	01000034 	movhi	r4,0
    29dc:	2117e604 	addi	r4,r4,24472
    29e0:	20c7883a 	add	r3,r4,r3
    29e4:	18c00003 	ldbu	r3,0(r3)
    29e8:	10c00005 	stb	r3,0(r2)
    uint8_t i;
    if(rx_buffer[0] & 0x80)
        for(i=0; i < (rx_buffer[0] & 0x0f); i++)
            data[i] = rx_buffer[i+5];
    else
        for(i=0; i < (rx_buffer[0] & 0x0f); i++)
    29ec:	e0bffe03 	ldbu	r2,-8(fp)
    29f0:	10800044 	addi	r2,r2,1
    29f4:	e0bffe05 	stb	r2,-8(fp)
    29f8:	e0fffe03 	ldbu	r3,-8(fp)
    29fc:	00800034 	movhi	r2,0
    2a00:	1097e604 	addi	r2,r2,24472
    2a04:	10800003 	ldbu	r2,0(r2)
    2a08:	10803fcc 	andi	r2,r2,255
    2a0c:	108003cc 	andi	r2,r2,15
    2a10:	18bfec16 	blt	r3,r2,29c4 <rx_data_f+0x90>
            data[i] = rx_buffer[i+3];
}
    2a14:	e037883a 	mov	sp,fp
    2a18:	df000017 	ldw	fp,0(sp)
    2a1c:	dec00104 	addi	sp,sp,4
    2a20:	f800283a 	ret

00002a24 <can_brt0>:
ュｅ帮val锛荤嚎瀹跺0
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_brt0(uint8_t val)
{
    2a24:	defffe04 	addi	sp,sp,-8
    2a28:	df000115 	stw	fp,4(sp)
    2a2c:	df000104 	addi	fp,sp,4
    2a30:	2005883a 	mov	r2,r4
    2a34:	e0bfff05 	stb	r2,-4(fp)
    rest_val.btr0 = val;
    2a38:	00800034 	movhi	r2,0
    2a3c:	10971e04 	addi	r2,r2,23672
    2a40:	e0ffff03 	ldbu	r3,-4(fp)
    2a44:	10c00005 	stb	r3,0(r2)

}
    2a48:	e037883a 	mov	sp,fp
    2a4c:	df000017 	ldw	fp,0(sp)
    2a50:	dec00104 	addi	sp,sp,4
    2a54:	f800283a 	ret

00002a58 <can_brt1>:
ュｅ帮val锛荤嚎瀹跺1
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_brt1(uint8_t val)
{
    2a58:	defffe04 	addi	sp,sp,-8
    2a5c:	df000115 	stw	fp,4(sp)
    2a60:	df000104 	addi	fp,sp,4
    2a64:	2005883a 	mov	r2,r4
    2a68:	e0bfff05 	stb	r2,-4(fp)
    rest_val.btr1 = val;
    2a6c:	00800034 	movhi	r2,0
    2a70:	10971e04 	addi	r2,r2,23672
    2a74:	e0ffff03 	ldbu	r3,-4(fp)
    2a78:	10c00045 	stb	r3,1(r2)
}
    2a7c:	e037883a 	mov	sp,fp
    2a80:	df000017 	ldw	fp,0(sp)
    2a84:	dec00104 	addi	sp,sp,4
    2a88:	f800283a 	ret

00002a8c <can_ocr>:
ュｅ帮val锛杈烘у跺瀛ㄧ
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_ocr(uint8_t val)
{
    2a8c:	defffe04 	addi	sp,sp,-8
    2a90:	df000115 	stw	fp,4(sp)
    2a94:	df000104 	addi	fp,sp,4
    2a98:	2005883a 	mov	r2,r4
    2a9c:	e0bfff05 	stb	r2,-4(fp)
    rest_val.ocr = val;
    2aa0:	00800034 	movhi	r2,0
    2aa4:	10971e04 	addi	r2,r2,23672
    2aa8:	e0ffff03 	ldbu	r3,-4(fp)
    2aac:	10c00085 	stb	r3,2(r2)
}
    2ab0:	e037883a 	mov	sp,fp
    2ab4:	df000017 	ldw	fp,0(sp)
    2ab8:	dec00104 	addi	sp,sp,4
    2abc:	f800283a 	ret

00002ac0 <can_acp>:
ュｅ帮acceptance锛楠舵护娉㈠ㄨ剧疆
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_acp(const uint8_t *acceptance)
{
    2ac0:	defffe04 	addi	sp,sp,-8
    2ac4:	df000115 	stw	fp,4(sp)
    2ac8:	df000104 	addi	fp,sp,4
    2acc:	e13fff15 	stw	r4,-4(fp)
    rest_val.acr[0] = acceptance[0];    //楠朵唬瀵瀛ㄨ剧疆
    2ad0:	e0bfff17 	ldw	r2,-4(fp)
    2ad4:	10c00003 	ldbu	r3,0(r2)
    2ad8:	00800034 	movhi	r2,0
    2adc:	10971e04 	addi	r2,r2,23672
    2ae0:	10c000c5 	stb	r3,3(r2)
    rest_val.acr[1] = acceptance[1];
    2ae4:	e0bfff17 	ldw	r2,-4(fp)
    2ae8:	10c00043 	ldbu	r3,1(r2)
    2aec:	00800034 	movhi	r2,0
    2af0:	10971e04 	addi	r2,r2,23672
    2af4:	10c00105 	stb	r3,4(r2)
    rest_val.acr[2] = acceptance[2];
    2af8:	e0bfff17 	ldw	r2,-4(fp)
    2afc:	10c00083 	ldbu	r3,2(r2)
    2b00:	00800034 	movhi	r2,0
    2b04:	10971e04 	addi	r2,r2,23672
    2b08:	10c00145 	stb	r3,5(r2)
    rest_val.acr[3] = acceptance[3];
    2b0c:	e0bfff17 	ldw	r2,-4(fp)
    2b10:	10c000c3 	ldbu	r3,3(r2)
    2b14:	00800034 	movhi	r2,0
    2b18:	10971e04 	addi	r2,r2,23672
    2b1c:	10c00185 	stb	r3,6(r2)
    rest_val.amr[0] = acceptance[4];    //楠跺藉瀛ㄨ剧疆
    2b20:	e0bfff17 	ldw	r2,-4(fp)
    2b24:	10c00103 	ldbu	r3,4(r2)
    2b28:	00800034 	movhi	r2,0
    2b2c:	10971e04 	addi	r2,r2,23672
    2b30:	10c001c5 	stb	r3,7(r2)
    rest_val.amr[1] = acceptance[5];
    2b34:	e0bfff17 	ldw	r2,-4(fp)
    2b38:	10c00143 	ldbu	r3,5(r2)
    2b3c:	00800034 	movhi	r2,0
    2b40:	10971e04 	addi	r2,r2,23672
    2b44:	10c00205 	stb	r3,8(r2)
    rest_val.amr[2] = acceptance[6];
    2b48:	e0bfff17 	ldw	r2,-4(fp)
    2b4c:	10c00183 	ldbu	r3,6(r2)
    2b50:	00800034 	movhi	r2,0
    2b54:	10971e04 	addi	r2,r2,23672
    2b58:	10c00245 	stb	r3,9(r2)
    rest_val.amr[3] = acceptance[7];
    2b5c:	e0bfff17 	ldw	r2,-4(fp)
    2b60:	10c001c3 	ldbu	r3,7(r2)
    2b64:	00800034 	movhi	r2,0
    2b68:	10971e04 	addi	r2,r2,23672
    2b6c:	10c00285 	stb	r3,10(r2)
}
    2b70:	e037883a 	mov	sp,fp
    2b74:	df000017 	ldw	fp,0(sp)
    2b78:	dec00104 	addi	sp,sp,4
    2b7c:	f800283a 	ret

00002b80 <can_rest>:
ュｅ帮
杩帮
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_rest(void)
{
    2b80:	defffe04 	addi	sp,sp,-8
    2b84:	dfc00115 	stw	ra,4(sp)
    2b88:	df000015 	stw	fp,0(sp)
    2b8c:	d839883a 	mov	fp,sp
    //纭瀹ㄥ浣妯″锛涓ㄥ杩ュ浣妯″
    while(!(IORD_8DIRECT(canbaseaddr, SJA_MOD) & RM_BIT))
    2b90:	00000506 	br	2ba8 <can_rest+0x28>
        IOWR_8DIRECT(canbaseaddr, SJA_MOD, RM_BIT);
    2b94:	00800034 	movhi	r2,0
    2b98:	10979104 	addi	r2,r2,24132
    2b9c:	10800017 	ldw	r2,0(r2)
    2ba0:	00c00044 	movi	r3,1
    2ba4:	10c00025 	stbio	r3,0(r2)
璇存    锛榛璁ゅPeli_CAN妯″涓
******************************************************************/
void can_rest(void)
{
    //纭瀹ㄥ浣妯″锛涓ㄥ杩ュ浣妯″
    while(!(IORD_8DIRECT(canbaseaddr, SJA_MOD) & RM_BIT))
    2ba8:	00800034 	movhi	r2,0
    2bac:	10979104 	addi	r2,r2,24132
    2bb0:	10800017 	ldw	r2,0(r2)
    2bb4:	10800023 	ldbuio	r2,0(r2)
    2bb8:	10803fcc 	andi	r2,r2,255
    2bbc:	1080004c 	andi	r2,r2,1
    2bc0:	103ff426 	beq	r2,zero,2b94 <can_rest+0x14>
        IOWR_8DIRECT(canbaseaddr, SJA_MOD, RM_BIT);

    IOWR_8DIRECT(canbaseaddr, SJA_BTR0, rest_val.btr0);
    2bc4:	00800034 	movhi	r2,0
    2bc8:	10979104 	addi	r2,r2,24132
    2bcc:	10800017 	ldw	r2,0(r2)
    2bd0:	10800184 	addi	r2,r2,6
    2bd4:	00c00034 	movhi	r3,0
    2bd8:	18d71e04 	addi	r3,r3,23672
    2bdc:	18c00003 	ldbu	r3,0(r3)
    2be0:	18c03fcc 	andi	r3,r3,255
    2be4:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_BTR1, rest_val.btr1);    //浣挎堕翠负8tscl
    2be8:	00800034 	movhi	r2,0
    2bec:	10979104 	addi	r2,r2,24132
    2bf0:	10800017 	ldw	r2,0(r2)
    2bf4:	108001c4 	addi	r2,r2,7
    2bf8:	00c00034 	movhi	r3,0
    2bfc:	18d71e04 	addi	r3,r3,23672
    2c00:	18c00043 	ldbu	r3,1(r3)
    2c04:	18c03fcc 	andi	r3,r3,255
    2c08:	10c00025 	stbio	r3,0(r2)
    //璁句负Peli_CAN妯″&绂芥堕杈
    IOWR_8DIRECT(canbaseaddr, SJA_CDR, rest_val.ocr);
    2c0c:	00800034 	movhi	r2,0
    2c10:	10979104 	addi	r2,r2,24132
    2c14:	10800017 	ldw	r2,0(r2)
    2c18:	108007c4 	addi	r2,r2,31
    2c1c:	00c00034 	movhi	r3,0
    2c20:	18d71e04 	addi	r3,r3,23672
    2c24:	18c00083 	ldbu	r3,2(r3)
    2c28:	18c03fcc 	andi	r3,r3,255
    2c2c:	10c00025 	stbio	r3,0(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_ACR0, rest_val.acr[0]);  //楠朵唬瀵瀛ㄨ剧疆
    2c30:	00800034 	movhi	r2,0
    2c34:	10979104 	addi	r2,r2,24132
    2c38:	10800017 	ldw	r2,0(r2)
    2c3c:	10800404 	addi	r2,r2,16
    2c40:	00c00034 	movhi	r3,0
    2c44:	18d71e04 	addi	r3,r3,23672
    2c48:	18c000c3 	ldbu	r3,3(r3)
    2c4c:	18c03fcc 	andi	r3,r3,255
    2c50:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_ACR1, rest_val.acr[1]);
    2c54:	00800034 	movhi	r2,0
    2c58:	10979104 	addi	r2,r2,24132
    2c5c:	10800017 	ldw	r2,0(r2)
    2c60:	10800444 	addi	r2,r2,17
    2c64:	00c00034 	movhi	r3,0
    2c68:	18d71e04 	addi	r3,r3,23672
    2c6c:	18c00103 	ldbu	r3,4(r3)
    2c70:	18c03fcc 	andi	r3,r3,255
    2c74:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_ACR2, rest_val.acr[2]);
    2c78:	00800034 	movhi	r2,0
    2c7c:	10979104 	addi	r2,r2,24132
    2c80:	10800017 	ldw	r2,0(r2)
    2c84:	10800484 	addi	r2,r2,18
    2c88:	00c00034 	movhi	r3,0
    2c8c:	18d71e04 	addi	r3,r3,23672
    2c90:	18c00143 	ldbu	r3,5(r3)
    2c94:	18c03fcc 	andi	r3,r3,255
    2c98:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_ACR3, rest_val.acr[3]);
    2c9c:	00800034 	movhi	r2,0
    2ca0:	10979104 	addi	r2,r2,24132
    2ca4:	10800017 	ldw	r2,0(r2)
    2ca8:	108004c4 	addi	r2,r2,19
    2cac:	00c00034 	movhi	r3,0
    2cb0:	18d71e04 	addi	r3,r3,23672
    2cb4:	18c00183 	ldbu	r3,6(r3)
    2cb8:	18c03fcc 	andi	r3,r3,255
    2cbc:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_AMR0, rest_val.amr[0]);  //楠跺藉瀛ㄨ剧疆
    2cc0:	00800034 	movhi	r2,0
    2cc4:	10979104 	addi	r2,r2,24132
    2cc8:	10800017 	ldw	r2,0(r2)
    2ccc:	10800504 	addi	r2,r2,20
    2cd0:	00c00034 	movhi	r3,0
    2cd4:	18d71e04 	addi	r3,r3,23672
    2cd8:	18c001c3 	ldbu	r3,7(r3)
    2cdc:	18c03fcc 	andi	r3,r3,255
    2ce0:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_AMR1, rest_val.amr[1]);
    2ce4:	00800034 	movhi	r2,0
    2ce8:	10979104 	addi	r2,r2,24132
    2cec:	10800017 	ldw	r2,0(r2)
    2cf0:	10800544 	addi	r2,r2,21
    2cf4:	00c00034 	movhi	r3,0
    2cf8:	18d71e04 	addi	r3,r3,23672
    2cfc:	18c00203 	ldbu	r3,8(r3)
    2d00:	18c03fcc 	andi	r3,r3,255
    2d04:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_AMR2, rest_val.amr[2]);
    2d08:	00800034 	movhi	r2,0
    2d0c:	10979104 	addi	r2,r2,24132
    2d10:	10800017 	ldw	r2,0(r2)
    2d14:	10800584 	addi	r2,r2,22
    2d18:	00c00034 	movhi	r3,0
    2d1c:	18d71e04 	addi	r3,r3,23672
    2d20:	18c00243 	ldbu	r3,9(r3)
    2d24:	18c03fcc 	andi	r3,r3,255
    2d28:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_AMR3, rest_val.amr[3]);
    2d2c:	00800034 	movhi	r2,0
    2d30:	10979104 	addi	r2,r2,24132
    2d34:	10800017 	ldw	r2,0(r2)
    2d38:	108005c4 	addi	r2,r2,23
    2d3c:	00c00034 	movhi	r3,0
    2d40:	18d71e04 	addi	r3,r3,23672
    2d44:	18c00283 	ldbu	r3,10(r3)
    2d48:	18c03fcc 	andi	r3,r3,255
    2d4c:	10c00025 	stbio	r3,0(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_IER, RIE_BIT);           //浣胯芥ユ朵腑
    2d50:	00800034 	movhi	r2,0
    2d54:	10979104 	addi	r2,r2,24132
    2d58:	10800017 	ldw	r2,0(r2)
    2d5c:	10800104 	addi	r2,r2,4
    2d60:	00c00044 	movi	r3,1
    2d64:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_CMR, RRB_BIT);           //炬ユ剁插
    2d68:	00800034 	movhi	r2,0
    2d6c:	10979104 	addi	r2,r2,24132
    2d70:	10800017 	ldw	r2,0(r2)
    2d74:	10800044 	addi	r2,r2,1
    2d78:	00c00104 	movi	r3,4
    2d7c:	10c00025 	stbio	r3,0(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_MOD, AFM_BIT);           //璁剧疆涓哄涓楠舵护娉㈠
    2d80:	00800034 	movhi	r2,0
    2d84:	10979104 	addi	r2,r2,24132
    2d88:	10800017 	ldw	r2,0(r2)
    2d8c:	00c00204 	movi	r3,8
    2d90:	10c00025 	stbio	r3,0(r2)
    while(!(IORD_8DIRECT(canbaseaddr, SJA_MOD) == AFM_BIT))
    2d94:	00000506 	br	2dac <can_rest+0x22c>
        IOWR_8DIRECT(canbaseaddr, SJA_MOD, AFM_BIT);
    2d98:	00800034 	movhi	r2,0
    2d9c:	10979104 	addi	r2,r2,24132
    2da0:	10800017 	ldw	r2,0(r2)
    2da4:	00c00204 	movi	r3,8
    2da8:	10c00025 	stbio	r3,0(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_IER, RIE_BIT);           //浣胯芥ユ朵腑
    IOWR_8DIRECT(canbaseaddr, SJA_CMR, RRB_BIT);           //炬ユ剁插

    IOWR_8DIRECT(canbaseaddr, SJA_MOD, AFM_BIT);           //璁剧疆涓哄涓楠舵护娉㈠
    while(!(IORD_8DIRECT(canbaseaddr, SJA_MOD) == AFM_BIT))
    2dac:	00800034 	movhi	r2,0
    2db0:	10979104 	addi	r2,r2,24132
    2db4:	10800017 	ldw	r2,0(r2)
    2db8:	10800023 	ldbuio	r2,0(r2)
    2dbc:	10803fcc 	andi	r2,r2,255
    2dc0:	10800218 	cmpnei	r2,r2,8
    2dc4:	103ff41e 	bne	r2,zero,2d98 <can_rest+0x218>
        IOWR_8DIRECT(canbaseaddr, SJA_MOD, AFM_BIT);
    printf("INIT_DONE!\n");
    2dc8:	01000034 	movhi	r4,0
    2dcc:	21129004 	addi	r4,r4,19008
    2dd0:	00004d40 	call	4d4 <puts>
}
    2dd4:	e037883a 	mov	sp,fp
    2dd8:	dfc00117 	ldw	ra,4(sp)
    2ddc:	df000017 	ldw	fp,0(sp)
    2de0:	dec00204 	addi	sp,sp,8
    2de4:	f800283a 	ret

00002de8 <can_txf>:
                               bit3-0锛版垮害DLC
杩帮
璇存    锛甯т俊
******************************************************************/
void can_txf(uint8_t tx_data[], uint8_t tx_info)
{
    2de8:	defffb04 	addi	sp,sp,-20
    2dec:	dfc00415 	stw	ra,16(sp)
    2df0:	df000315 	stw	fp,12(sp)
    2df4:	df000304 	addi	fp,sp,12
    2df8:	e13ffe15 	stw	r4,-8(fp)
    2dfc:	2805883a 	mov	r2,r5
    2e00:	e0bfff05 	stb	r2,-4(fp)
    uint8_t i;

    if(tx_info & 0x80){                                //ゆ涓烘╁甯
    2e04:	e0bfff03 	ldbu	r2,-4(fp)
    2e08:	10803fcc 	andi	r2,r2,255
    2e0c:	1080201c 	xori	r2,r2,128
    2e10:	10bfe004 	addi	r2,r2,-128
    2e14:	1000180e 	bge	r2,zero,2e78 <can_txf+0x90>
        tx_buffer[0] = tx_info;
    2e18:	00800034 	movhi	r2,0
    2e1c:	1097e944 	addi	r2,r2,24485
    2e20:	e0ffff03 	ldbu	r3,-4(fp)
    2e24:	10c00005 	stb	r3,0(r2)
        for(i=0; i < (tx_info & 0x0f); i++)
    2e28:	e03ffd05 	stb	zero,-12(fp)
    2e2c:	00000d06 	br	2e64 <can_txf+0x7c>
            tx_buffer[5+i] = tx_data[i];
    2e30:	e0bffd03 	ldbu	r2,-12(fp)
    2e34:	10800144 	addi	r2,r2,5
    2e38:	e0fffd03 	ldbu	r3,-12(fp)
    2e3c:	e13ffe17 	ldw	r4,-8(fp)
    2e40:	20c7883a 	add	r3,r4,r3
    2e44:	18c00003 	ldbu	r3,0(r3)
    2e48:	01000034 	movhi	r4,0
    2e4c:	2117e944 	addi	r4,r4,24485
    2e50:	2085883a 	add	r2,r4,r2
    2e54:	10c00005 	stb	r3,0(r2)
{
    uint8_t i;

    if(tx_info & 0x80){                                //ゆ涓烘╁甯
        tx_buffer[0] = tx_info;
        for(i=0; i < (tx_info & 0x0f); i++)
    2e58:	e0bffd03 	ldbu	r2,-12(fp)
    2e5c:	10800044 	addi	r2,r2,1
    2e60:	e0bffd05 	stb	r2,-12(fp)
    2e64:	e0fffd03 	ldbu	r3,-12(fp)
    2e68:	e0bfff03 	ldbu	r2,-4(fp)
    2e6c:	108003cc 	andi	r2,r2,15
    2e70:	18bfef16 	blt	r3,r2,2e30 <can_txf+0x48>
    2e74:	00001806 	br	2ed8 <can_txf+0xf0>
            tx_buffer[5+i] = tx_data[i];
    }
    else{
        tx_buffer[0] = tx_info;
    2e78:	00800034 	movhi	r2,0
    2e7c:	1097e944 	addi	r2,r2,24485
    2e80:	e0ffff03 	ldbu	r3,-4(fp)
    2e84:	10c00005 	stb	r3,0(r2)
        for(i=0; i < (tx_info & 0x0f); i++)
    2e88:	e03ffd05 	stb	zero,-12(fp)
    2e8c:	00000d06 	br	2ec4 <can_txf+0xdc>
            tx_buffer[3+i] = tx_data[i];
    2e90:	e0bffd03 	ldbu	r2,-12(fp)
    2e94:	108000c4 	addi	r2,r2,3
    2e98:	e0fffd03 	ldbu	r3,-12(fp)
    2e9c:	e13ffe17 	ldw	r4,-8(fp)
    2ea0:	20c7883a 	add	r3,r4,r3
    2ea4:	18c00003 	ldbu	r3,0(r3)
    2ea8:	01000034 	movhi	r4,0
    2eac:	2117e944 	addi	r4,r4,24485
    2eb0:	2085883a 	add	r2,r4,r2
    2eb4:	10c00005 	stb	r3,0(r2)
        for(i=0; i < (tx_info & 0x0f); i++)
            tx_buffer[5+i] = tx_data[i];
    }
    else{
        tx_buffer[0] = tx_info;
        for(i=0; i < (tx_info & 0x0f); i++)
    2eb8:	e0bffd03 	ldbu	r2,-12(fp)
    2ebc:	10800044 	addi	r2,r2,1
    2ec0:	e0bffd05 	stb	r2,-12(fp)
    2ec4:	e0fffd03 	ldbu	r3,-12(fp)
    2ec8:	e0bfff03 	ldbu	r2,-4(fp)
    2ecc:	108003cc 	andi	r2,r2,15
    2ed0:	18bfef16 	blt	r3,r2,2e90 <can_txf+0xa8>
            tx_buffer[3+i] = tx_data[i];
    }
    while(IORD_8DIRECT(canbaseaddr, SJA_SR) & RS_BIT); //绛寰
    2ed4:	00000006 	br	2ed8 <can_txf+0xf0>
    2ed8:	0001883a 	nop
    2edc:	00800034 	movhi	r2,0
    2ee0:	10979104 	addi	r2,r2,24132
    2ee4:	10800017 	ldw	r2,0(r2)
    2ee8:	10800084 	addi	r2,r2,2
    2eec:	10800023 	ldbuio	r2,0(r2)
    2ef0:	10803fcc 	andi	r2,r2,255
    2ef4:	1080040c 	andi	r2,r2,16
    2ef8:	103ff81e 	bne	r2,zero,2edc <can_txf+0xf4>
    while(!(IORD_8DIRECT(canbaseaddr, SJA_SR) & (TCS_BIT|TBS_BIT))); //绛寰
    2efc:	0001883a 	nop
    2f00:	00800034 	movhi	r2,0
    2f04:	10979104 	addi	r2,r2,24132
    2f08:	10800017 	ldw	r2,0(r2)
    2f0c:	10800084 	addi	r2,r2,2
    2f10:	10800023 	ldbuio	r2,0(r2)
    2f14:	10803fcc 	andi	r2,r2,255
    2f18:	1080030c 	andi	r2,r2,12
    2f1c:	103ff826 	beq	r2,zero,2f00 <can_txf+0x118>
    IOWR_8DIRECT(canbaseaddr, SJA_TBR0 , tx_buffer[ 0]);
    2f20:	00800034 	movhi	r2,0
    2f24:	10979104 	addi	r2,r2,24132
    2f28:	10800017 	ldw	r2,0(r2)
    2f2c:	10800404 	addi	r2,r2,16
    2f30:	00c00034 	movhi	r3,0
    2f34:	18d7e944 	addi	r3,r3,24485
    2f38:	18c00003 	ldbu	r3,0(r3)
    2f3c:	18c03fcc 	andi	r3,r3,255
    2f40:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR1 , tx_buffer[ 1]);
    2f44:	00800034 	movhi	r2,0
    2f48:	10979104 	addi	r2,r2,24132
    2f4c:	10800017 	ldw	r2,0(r2)
    2f50:	10800444 	addi	r2,r2,17
    2f54:	00c00034 	movhi	r3,0
    2f58:	18d7e944 	addi	r3,r3,24485
    2f5c:	18c00043 	ldbu	r3,1(r3)
    2f60:	18c03fcc 	andi	r3,r3,255
    2f64:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR2 , tx_buffer[ 2]);
    2f68:	00800034 	movhi	r2,0
    2f6c:	10979104 	addi	r2,r2,24132
    2f70:	10800017 	ldw	r2,0(r2)
    2f74:	10800484 	addi	r2,r2,18
    2f78:	00c00034 	movhi	r3,0
    2f7c:	18d7e944 	addi	r3,r3,24485
    2f80:	18c00083 	ldbu	r3,2(r3)
    2f84:	18c03fcc 	andi	r3,r3,255
    2f88:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR3 , tx_buffer[ 3]);
    2f8c:	00800034 	movhi	r2,0
    2f90:	10979104 	addi	r2,r2,24132
    2f94:	10800017 	ldw	r2,0(r2)
    2f98:	108004c4 	addi	r2,r2,19
    2f9c:	00c00034 	movhi	r3,0
    2fa0:	18d7e944 	addi	r3,r3,24485
    2fa4:	18c000c3 	ldbu	r3,3(r3)
    2fa8:	18c03fcc 	andi	r3,r3,255
    2fac:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR4 , tx_buffer[ 4]);
    2fb0:	00800034 	movhi	r2,0
    2fb4:	10979104 	addi	r2,r2,24132
    2fb8:	10800017 	ldw	r2,0(r2)
    2fbc:	10800504 	addi	r2,r2,20
    2fc0:	00c00034 	movhi	r3,0
    2fc4:	18d7e944 	addi	r3,r3,24485
    2fc8:	18c00103 	ldbu	r3,4(r3)
    2fcc:	18c03fcc 	andi	r3,r3,255
    2fd0:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR5 , tx_buffer[ 5]);
    2fd4:	00800034 	movhi	r2,0
    2fd8:	10979104 	addi	r2,r2,24132
    2fdc:	10800017 	ldw	r2,0(r2)
    2fe0:	10800544 	addi	r2,r2,21
    2fe4:	00c00034 	movhi	r3,0
    2fe8:	18d7e944 	addi	r3,r3,24485
    2fec:	18c00143 	ldbu	r3,5(r3)
    2ff0:	18c03fcc 	andi	r3,r3,255
    2ff4:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR6 , tx_buffer[ 6]);
    2ff8:	00800034 	movhi	r2,0
    2ffc:	10979104 	addi	r2,r2,24132
    3000:	10800017 	ldw	r2,0(r2)
    3004:	10800584 	addi	r2,r2,22
    3008:	00c00034 	movhi	r3,0
    300c:	18d7e944 	addi	r3,r3,24485
    3010:	18c00183 	ldbu	r3,6(r3)
    3014:	18c03fcc 	andi	r3,r3,255
    3018:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR7 , tx_buffer[ 7]);
    301c:	00800034 	movhi	r2,0
    3020:	10979104 	addi	r2,r2,24132
    3024:	10800017 	ldw	r2,0(r2)
    3028:	108005c4 	addi	r2,r2,23
    302c:	00c00034 	movhi	r3,0
    3030:	18d7e944 	addi	r3,r3,24485
    3034:	18c001c3 	ldbu	r3,7(r3)
    3038:	18c03fcc 	andi	r3,r3,255
    303c:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR8 , tx_buffer[ 8]);
    3040:	00800034 	movhi	r2,0
    3044:	10979104 	addi	r2,r2,24132
    3048:	10800017 	ldw	r2,0(r2)
    304c:	10800604 	addi	r2,r2,24
    3050:	00c00034 	movhi	r3,0
    3054:	18d7e944 	addi	r3,r3,24485
    3058:	18c00203 	ldbu	r3,8(r3)
    305c:	18c03fcc 	andi	r3,r3,255
    3060:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR9 , tx_buffer[ 9]);
    3064:	00800034 	movhi	r2,0
    3068:	10979104 	addi	r2,r2,24132
    306c:	10800017 	ldw	r2,0(r2)
    3070:	10800644 	addi	r2,r2,25
    3074:	00c00034 	movhi	r3,0
    3078:	18d7e944 	addi	r3,r3,24485
    307c:	18c00243 	ldbu	r3,9(r3)
    3080:	18c03fcc 	andi	r3,r3,255
    3084:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR10, tx_buffer[10]);
    3088:	00800034 	movhi	r2,0
    308c:	10979104 	addi	r2,r2,24132
    3090:	10800017 	ldw	r2,0(r2)
    3094:	10800684 	addi	r2,r2,26
    3098:	00c00034 	movhi	r3,0
    309c:	18d7e944 	addi	r3,r3,24485
    30a0:	18c00283 	ldbu	r3,10(r3)
    30a4:	18c03fcc 	andi	r3,r3,255
    30a8:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR11, tx_buffer[11]);
    30ac:	00800034 	movhi	r2,0
    30b0:	10979104 	addi	r2,r2,24132
    30b4:	10800017 	ldw	r2,0(r2)
    30b8:	108006c4 	addi	r2,r2,27
    30bc:	00c00034 	movhi	r3,0
    30c0:	18d7e944 	addi	r3,r3,24485
    30c4:	18c002c3 	ldbu	r3,11(r3)
    30c8:	18c03fcc 	andi	r3,r3,255
    30cc:	10c00025 	stbio	r3,0(r2)
    IOWR_8DIRECT(canbaseaddr, SJA_TBR12, tx_buffer[12]);
    30d0:	00800034 	movhi	r2,0
    30d4:	10979104 	addi	r2,r2,24132
    30d8:	10800017 	ldw	r2,0(r2)
    30dc:	10800704 	addi	r2,r2,28
    30e0:	00c00034 	movhi	r3,0
    30e4:	18d7e944 	addi	r3,r3,24485
    30e8:	18c00303 	ldbu	r3,12(r3)
    30ec:	18c03fcc 	andi	r3,r3,255
    30f0:	10c00025 	stbio	r3,0(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_CMR, TR_BIT);        //缃浣璇锋浣
    30f4:	00800034 	movhi	r2,0
    30f8:	10979104 	addi	r2,r2,24132
    30fc:	10800017 	ldw	r2,0(r2)
    3100:	10800044 	addi	r2,r2,1
    3104:	00c00044 	movi	r3,1
    3108:	10c00025 	stbio	r3,0(r2)
    printf("TX DONE!\n");
    310c:	01000034 	movhi	r4,0
    3110:	21129304 	addi	r4,r4,19020
    3114:	00004d40 	call	4d4 <puts>
}
    3118:	e037883a 	mov	sp,fp
    311c:	dfc00117 	ldw	ra,4(sp)
    3120:	df000017 	ldw	fp,0(sp)
    3124:	dec00204 	addi	sp,sp,8
    3128:	f800283a 	ret

0000312c <can_rxf>:
ュｅ帮
杩帮
璇存    锛ㄤ腑＄搴涓璋
******************************************************************/
void can_rxf()
{
    312c:	defffe04 	addi	sp,sp,-8
    3130:	dfc00115 	stw	ra,4(sp)
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
    rx_buffer[ 0] = IORD_8DIRECT(canbaseaddr, SJA_RBR0 );
    313c:	00800034 	movhi	r2,0
    3140:	10979104 	addi	r2,r2,24132
    3144:	10800017 	ldw	r2,0(r2)
    3148:	10800404 	addi	r2,r2,16
    314c:	10800023 	ldbuio	r2,0(r2)
    3150:	10803fcc 	andi	r2,r2,255
    3154:	1007883a 	mov	r3,r2
    3158:	00800034 	movhi	r2,0
    315c:	1097e604 	addi	r2,r2,24472
    3160:	10c00005 	stb	r3,0(r2)
    rx_buffer[ 1] = IORD_8DIRECT(canbaseaddr, SJA_RBR1 );
    3164:	00800034 	movhi	r2,0
    3168:	10979104 	addi	r2,r2,24132
    316c:	10800017 	ldw	r2,0(r2)
    3170:	10800444 	addi	r2,r2,17
    3174:	10800023 	ldbuio	r2,0(r2)
    3178:	10803fcc 	andi	r2,r2,255
    317c:	1007883a 	mov	r3,r2
    3180:	00800034 	movhi	r2,0
    3184:	1097e604 	addi	r2,r2,24472
    3188:	10c00045 	stb	r3,1(r2)
    rx_buffer[ 2] = IORD_8DIRECT(canbaseaddr, SJA_RBR2 );
    318c:	00800034 	movhi	r2,0
    3190:	10979104 	addi	r2,r2,24132
    3194:	10800017 	ldw	r2,0(r2)
    3198:	10800484 	addi	r2,r2,18
    319c:	10800023 	ldbuio	r2,0(r2)
    31a0:	10803fcc 	andi	r2,r2,255
    31a4:	1007883a 	mov	r3,r2
    31a8:	00800034 	movhi	r2,0
    31ac:	1097e604 	addi	r2,r2,24472
    31b0:	10c00085 	stb	r3,2(r2)
    rx_buffer[ 3] = IORD_8DIRECT(canbaseaddr, SJA_RBR3 );
    31b4:	00800034 	movhi	r2,0
    31b8:	10979104 	addi	r2,r2,24132
    31bc:	10800017 	ldw	r2,0(r2)
    31c0:	108004c4 	addi	r2,r2,19
    31c4:	10800023 	ldbuio	r2,0(r2)
    31c8:	10803fcc 	andi	r2,r2,255
    31cc:	1007883a 	mov	r3,r2
    31d0:	00800034 	movhi	r2,0
    31d4:	1097e604 	addi	r2,r2,24472
    31d8:	10c000c5 	stb	r3,3(r2)
    rx_buffer[ 4] = IORD_8DIRECT(canbaseaddr, SJA_RBR4 );
    31dc:	00800034 	movhi	r2,0
    31e0:	10979104 	addi	r2,r2,24132
    31e4:	10800017 	ldw	r2,0(r2)
    31e8:	10800504 	addi	r2,r2,20
    31ec:	10800023 	ldbuio	r2,0(r2)
    31f0:	10803fcc 	andi	r2,r2,255
    31f4:	1007883a 	mov	r3,r2
    31f8:	00800034 	movhi	r2,0
    31fc:	1097e604 	addi	r2,r2,24472
    3200:	10c00105 	stb	r3,4(r2)
    rx_buffer[ 5] = IORD_8DIRECT(canbaseaddr, SJA_RBR5 );
    3204:	00800034 	movhi	r2,0
    3208:	10979104 	addi	r2,r2,24132
    320c:	10800017 	ldw	r2,0(r2)
    3210:	10800544 	addi	r2,r2,21
    3214:	10800023 	ldbuio	r2,0(r2)
    3218:	10803fcc 	andi	r2,r2,255
    321c:	1007883a 	mov	r3,r2
    3220:	00800034 	movhi	r2,0
    3224:	1097e604 	addi	r2,r2,24472
    3228:	10c00145 	stb	r3,5(r2)
    rx_buffer[ 6] = IORD_8DIRECT(canbaseaddr, SJA_RBR6 );
    322c:	00800034 	movhi	r2,0
    3230:	10979104 	addi	r2,r2,24132
    3234:	10800017 	ldw	r2,0(r2)
    3238:	10800584 	addi	r2,r2,22
    323c:	10800023 	ldbuio	r2,0(r2)
    3240:	10803fcc 	andi	r2,r2,255
    3244:	1007883a 	mov	r3,r2
    3248:	00800034 	movhi	r2,0
    324c:	1097e604 	addi	r2,r2,24472
    3250:	10c00185 	stb	r3,6(r2)
    rx_buffer[ 7] = IORD_8DIRECT(canbaseaddr, SJA_RBR7 );
    3254:	00800034 	movhi	r2,0
    3258:	10979104 	addi	r2,r2,24132
    325c:	10800017 	ldw	r2,0(r2)
    3260:	108005c4 	addi	r2,r2,23
    3264:	10800023 	ldbuio	r2,0(r2)
    3268:	10803fcc 	andi	r2,r2,255
    326c:	1007883a 	mov	r3,r2
    3270:	00800034 	movhi	r2,0
    3274:	1097e604 	addi	r2,r2,24472
    3278:	10c001c5 	stb	r3,7(r2)
    rx_buffer[ 8] = IORD_8DIRECT(canbaseaddr, SJA_RBR8 );
    327c:	00800034 	movhi	r2,0
    3280:	10979104 	addi	r2,r2,24132
    3284:	10800017 	ldw	r2,0(r2)
    3288:	10800604 	addi	r2,r2,24
    328c:	10800023 	ldbuio	r2,0(r2)
    3290:	10803fcc 	andi	r2,r2,255
    3294:	1007883a 	mov	r3,r2
    3298:	00800034 	movhi	r2,0
    329c:	1097e604 	addi	r2,r2,24472
    32a0:	10c00205 	stb	r3,8(r2)
    rx_buffer[ 9] = IORD_8DIRECT(canbaseaddr, SJA_RBR9 );
    32a4:	00800034 	movhi	r2,0
    32a8:	10979104 	addi	r2,r2,24132
    32ac:	10800017 	ldw	r2,0(r2)
    32b0:	10800644 	addi	r2,r2,25
    32b4:	10800023 	ldbuio	r2,0(r2)
    32b8:	10803fcc 	andi	r2,r2,255
    32bc:	1007883a 	mov	r3,r2
    32c0:	00800034 	movhi	r2,0
    32c4:	1097e604 	addi	r2,r2,24472
    32c8:	10c00245 	stb	r3,9(r2)
    rx_buffer[10] = IORD_8DIRECT(canbaseaddr, SJA_RBR10);
    32cc:	00800034 	movhi	r2,0
    32d0:	10979104 	addi	r2,r2,24132
    32d4:	10800017 	ldw	r2,0(r2)
    32d8:	10800684 	addi	r2,r2,26
    32dc:	10800023 	ldbuio	r2,0(r2)
    32e0:	10803fcc 	andi	r2,r2,255
    32e4:	1007883a 	mov	r3,r2
    32e8:	00800034 	movhi	r2,0
    32ec:	1097e604 	addi	r2,r2,24472
    32f0:	10c00285 	stb	r3,10(r2)
    rx_buffer[11] = IORD_8DIRECT(canbaseaddr, SJA_RBR11);
    32f4:	00800034 	movhi	r2,0
    32f8:	10979104 	addi	r2,r2,24132
    32fc:	10800017 	ldw	r2,0(r2)
    3300:	108006c4 	addi	r2,r2,27
    3304:	10800023 	ldbuio	r2,0(r2)
    3308:	10803fcc 	andi	r2,r2,255
    330c:	1007883a 	mov	r3,r2
    3310:	00800034 	movhi	r2,0
    3314:	1097e604 	addi	r2,r2,24472
    3318:	10c002c5 	stb	r3,11(r2)
    rx_buffer[12] = IORD_8DIRECT(canbaseaddr, SJA_RBR12);
    331c:	00800034 	movhi	r2,0
    3320:	10979104 	addi	r2,r2,24132
    3324:	10800017 	ldw	r2,0(r2)
    3328:	10800704 	addi	r2,r2,28
    332c:	10800023 	ldbuio	r2,0(r2)
    3330:	10803fcc 	andi	r2,r2,255
    3334:	1007883a 	mov	r3,r2
    3338:	00800034 	movhi	r2,0
    333c:	1097e604 	addi	r2,r2,24472
    3340:	10c00305 	stb	r3,12(r2)

    IOWR_8DIRECT(canbaseaddr, SJA_CMR, RRB_BIT);           //炬ユ剁插
    3344:	00800034 	movhi	r2,0
    3348:	10979104 	addi	r2,r2,24132
    334c:	10800017 	ldw	r2,0(r2)
    3350:	10800044 	addi	r2,r2,1
    3354:	00c00104 	movi	r3,4
    3358:	10c00025 	stbio	r3,0(r2)

    printf("RX DONE!\n");
    335c:	01000034 	movhi	r4,0
    3360:	21129604 	addi	r4,r4,19032
    3364:	00004d40 	call	4d4 <puts>
}
    3368:	e037883a 	mov	sp,fp
    336c:	dfc00117 	ldw	ra,4(sp)
    3370:	df000017 	ldw	fp,0(sp)
    3374:	dec00204 	addi	sp,sp,8
    3378:	f800283a 	ret

0000337c <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
    337c:	defff904 	addi	sp,sp,-28
    3380:	dfc00615 	stw	ra,24(sp)
    3384:	df000515 	stw	fp,20(sp)
    3388:	df000504 	addi	fp,sp,20
    338c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
    3390:	00800144 	movi	r2,5
    3394:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
    3398:	00800044 	movi	r2,1
    339c:	d8800015 	stw	r2,0(sp)
    33a0:	e0bffe44 	addi	r2,fp,-7
    33a4:	d8800115 	stw	r2,4(sp)
    33a8:	d8000215 	stw	zero,8(sp)
    33ac:	e13fff17 	ldw	r4,-4(fp)
    33b0:	000b883a 	mov	r5,zero
    33b4:	01800044 	movi	r6,1
    33b8:	e1fffe04 	addi	r7,fp,-8
    33bc:	00045200 	call	4520 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
    33c0:	e0bffe43 	ldbu	r2,-7(fp)
}
    33c4:	e037883a 	mov	sp,fp
    33c8:	dfc00117 	ldw	ra,4(sp)
    33cc:	df000017 	ldw	fp,0(sp)
    33d0:	dec00204 	addi	sp,sp,8
    33d4:	f800283a 	ret

000033d8 <epcs_test_wip>:

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
    33d8:	defffd04 	addi	sp,sp,-12
    33dc:	dfc00215 	stw	ra,8(sp)
    33e0:	df000115 	stw	fp,4(sp)
    33e4:	df000104 	addi	fp,sp,4
    33e8:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
    33ec:	e13fff17 	ldw	r4,-4(fp)
    33f0:	000337c0 	call	337c <epcs_read_status_register>
    33f4:	10803fcc 	andi	r2,r2,255
    33f8:	1080004c 	andi	r2,r2,1
}
    33fc:	e037883a 	mov	sp,fp
    3400:	dfc00117 	ldw	ra,4(sp)
    3404:	df000017 	ldw	fp,0(sp)
    3408:	dec00204 	addi	sp,sp,8
    340c:	f800283a 	ret

00003410 <epcs_await_wip_released>:

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
    3410:	defffd04 	addi	sp,sp,-12
    3414:	dfc00215 	stw	ra,8(sp)
    3418:	df000115 	stw	fp,4(sp)
    341c:	df000104 	addi	fp,sp,4
    3420:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
    3424:	0001883a 	nop
    3428:	e13fff17 	ldw	r4,-4(fp)
    342c:	00033d80 	call	33d8 <epcs_test_wip>
    3430:	103ffd1e 	bne	r2,zero,3428 <epcs_await_wip_released+0x18>
  {
  }
}
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <epcs_sector_erase>:

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
    3448:	defff604 	addi	sp,sp,-40
    344c:	dfc00915 	stw	ra,36(sp)
    3450:	df000815 	stw	fp,32(sp)
    3454:	df000804 	addi	fp,sp,32
    3458:	e13ffd15 	stw	r4,-12(fp)
    345c:	e17ffe15 	stw	r5,-8(fp)
    3460:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
    3464:	e0bfff17 	ldw	r2,-4(fp)
    3468:	10001226 	beq	r2,zero,34b4 <epcs_sector_erase+0x6c>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
    346c:	00bff604 	movi	r2,-40
    3470:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
    3474:	e0bffe17 	ldw	r2,-8(fp)
    3478:	1004d63a 	srli	r2,r2,24
    347c:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
    3480:	e0bffe17 	ldw	r2,-8(fp)
    3484:	1004d43a 	srli	r2,r2,16
    3488:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
    348c:	e0bffe17 	ldw	r2,-8(fp)
    3490:	1004d23a 	srli	r2,r2,8
    3494:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
    3498:	e0bffe17 	ldw	r2,-8(fp)
    349c:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
    34a0:	00800144 	movi	r2,5
    34a4:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
    34a8:	e13ffd17 	ldw	r4,-12(fp)
    34ac:	00038f00 	call	38f0 <epcs_enter_4_bytes_mode>
    34b0:	00000c06 	br	34e4 <epcs_sector_erase+0x9c>
  }
  else
  {
      se[0] = epcs_se;
    34b4:	00bff604 	movi	r2,-40
    34b8:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
    34bc:	e0bffe17 	ldw	r2,-8(fp)
    34c0:	1004d43a 	srli	r2,r2,16
    34c4:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
    34c8:	e0bffe17 	ldw	r2,-8(fp)
    34cc:	1004d23a 	srli	r2,r2,8
    34d0:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
    34d4:	e0bffe17 	ldw	r2,-8(fp)
    34d8:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
    34dc:	00800104 	movi	r2,4
    34e0:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
    34e4:	e13ffd17 	ldw	r4,-12(fp)
    34e8:	00036340 	call	3634 <epcs_write_enable>

  alt_avalon_spi_command(
    34ec:	e0fffb03 	ldbu	r3,-20(fp)
    base,
    0,
    len,
    se,
    34f0:	e0bffb44 	addi	r2,fp,-19
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);

  alt_avalon_spi_command(
    34f4:	d8000015 	stw	zero,0(sp)
    34f8:	d8000115 	stw	zero,4(sp)
    34fc:	d8000215 	stw	zero,8(sp)
    3500:	e13ffd17 	ldw	r4,-12(fp)
    3504:	000b883a 	mov	r5,zero
    3508:	180d883a 	mov	r6,r3
    350c:	100f883a 	mov	r7,r2
    3510:	00045200 	call	4520 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    3514:	e13ffd17 	ldw	r4,-12(fp)
    3518:	00034100 	call	3410 <epcs_await_wip_released>

  if(four_bytes_mode)
    351c:	e0bfff17 	ldw	r2,-4(fp)
    3520:	10000226 	beq	r2,zero,352c <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
    3524:	e13ffd17 	ldw	r4,-12(fp)
    3528:	00039480 	call	3948 <epcs_exit_4_bytes_mode>
  }
}
    352c:	e037883a 	mov	sp,fp
    3530:	dfc00117 	ldw	ra,4(sp)
    3534:	df000017 	ldw	fp,0(sp)
    3538:	dec00204 	addi	sp,sp,8
    353c:	f800283a 	ret

00003540 <epcs_read_buffer>:

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
    3540:	defff404 	addi	sp,sp,-48
    3544:	dfc00b15 	stw	ra,44(sp)
    3548:	df000a15 	stw	fp,40(sp)
    354c:	df000a04 	addi	fp,sp,40
    3550:	e13ffc15 	stw	r4,-16(fp)
    3554:	e17ffd15 	stw	r5,-12(fp)
    3558:	e1bffe15 	stw	r6,-8(fp)
    355c:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
    3560:	008000c4 	movi	r2,3
    3564:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
    3568:	e0800217 	ldw	r2,8(fp)
    356c:	10001026 	beq	r2,zero,35b0 <epcs_read_buffer+0x70>
  {
        read_command[1] = (offset >> 24) & 0xFF;
    3570:	e0bffd17 	ldw	r2,-12(fp)
    3574:	1004d63a 	srli	r2,r2,24
    3578:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
    357c:	e0bffd17 	ldw	r2,-12(fp)
    3580:	1005d43a 	srai	r2,r2,16
    3584:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
    3588:	e0bffd17 	ldw	r2,-12(fp)
    358c:	1005d23a 	srai	r2,r2,8
    3590:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
    3594:	e0bffd17 	ldw	r2,-12(fp)
    3598:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
    359c:	00800144 	movi	r2,5
    35a0:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
    35a4:	e13ffc17 	ldw	r4,-16(fp)
    35a8:	00038f00 	call	38f0 <epcs_enter_4_bytes_mode>
    35ac:	00000a06 	br	35d8 <epcs_read_buffer+0x98>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
    35b0:	e0bffd17 	ldw	r2,-12(fp)
    35b4:	1005d43a 	srai	r2,r2,16
    35b8:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
    35bc:	e0bffd17 	ldw	r2,-12(fp)
    35c0:	1005d23a 	srai	r2,r2,8
    35c4:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
    35c8:	e0bffd17 	ldw	r2,-12(fp)
    35cc:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
    35d0:	00800104 	movi	r2,4
    35d4:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
    35d8:	e13ffc17 	ldw	r4,-16(fp)
    35dc:	00034100 	call	3410 <epcs_await_wip_released>

  alt_avalon_spi_command(
    35e0:	e0ffff17 	ldw	r3,-4(fp)
    base,
    0,
    cmd_len,
    read_command,
    35e4:	e0bffa04 	addi	r2,fp,-24
        cmd_len = 4;
  }

  epcs_await_wip_released(base);

  alt_avalon_spi_command(
    35e8:	d8c00015 	stw	r3,0(sp)
    35ec:	e0fffe17 	ldw	r3,-8(fp)
    35f0:	d8c00115 	stw	r3,4(sp)
    35f4:	d8000215 	stw	zero,8(sp)
    35f8:	e13ffc17 	ldw	r4,-16(fp)
    35fc:	000b883a 	mov	r5,zero
    3600:	e1bff917 	ldw	r6,-28(fp)
    3604:	100f883a 	mov	r7,r2
    3608:	00045200 	call	4520 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
    360c:	e0800217 	ldw	r2,8(fp)
    3610:	10000226 	beq	r2,zero,361c <epcs_read_buffer+0xdc>
  {
    epcs_exit_4_bytes_mode(base);
    3614:	e13ffc17 	ldw	r4,-16(fp)
    3618:	00039480 	call	3948 <epcs_exit_4_bytes_mode>
  }

  return length;
    361c:	e0bfff17 	ldw	r2,-4(fp)
}
    3620:	e037883a 	mov	sp,fp
    3624:	dfc00117 	ldw	ra,4(sp)
    3628:	df000017 	ldw	fp,0(sp)
    362c:	dec00204 	addi	sp,sp,8
    3630:	f800283a 	ret

00003634 <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
    3634:	defff904 	addi	sp,sp,-28
    3638:	dfc00615 	stw	ra,24(sp)
    363c:	df000515 	stw	fp,20(sp)
    3640:	df000504 	addi	fp,sp,20
    3644:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
    3648:	00800184 	movi	r2,6
    364c:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
    3650:	d8000015 	stw	zero,0(sp)
    3654:	d8000115 	stw	zero,4(sp)
    3658:	d8000215 	stw	zero,8(sp)
    365c:	e13fff17 	ldw	r4,-4(fp)
    3660:	000b883a 	mov	r5,zero
    3664:	01800044 	movi	r6,1
    3668:	e1fffe04 	addi	r7,fp,-8
    366c:	00045200 	call	4520 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
    3670:	e037883a 	mov	sp,fp
    3674:	dfc00117 	ldw	ra,4(sp)
    3678:	df000017 	ldw	fp,0(sp)
    367c:	dec00204 	addi	sp,sp,8
    3680:	f800283a 	ret

00003684 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
    3684:	defff804 	addi	sp,sp,-32
    3688:	dfc00715 	stw	ra,28(sp)
    368c:	df000615 	stw	fp,24(sp)
    3690:	df000604 	addi	fp,sp,24
    3694:	e13ffe15 	stw	r4,-8(fp)
    3698:	2805883a 	mov	r2,r5
    369c:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
    36a0:	00800044 	movi	r2,1
    36a4:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
    36a8:	e0bfff03 	ldbu	r2,-4(fp)
    36ac:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
    36b0:	d8000015 	stw	zero,0(sp)
    36b4:	d8000115 	stw	zero,4(sp)
    36b8:	d8000215 	stw	zero,8(sp)
    36bc:	e13ffe17 	ldw	r4,-8(fp)
    36c0:	000b883a 	mov	r5,zero
    36c4:	01800084 	movi	r6,2
    36c8:	e1fffd04 	addi	r7,fp,-12
    36cc:	00045200 	call	4520 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
    36d0:	e13ffe17 	ldw	r4,-8(fp)
    36d4:	00034100 	call	3410 <epcs_await_wip_released>
}
    36d8:	e037883a 	mov	sp,fp
    36dc:	dfc00117 	ldw	ra,4(sp)
    36e0:	df000017 	ldw	fp,0(sp)
    36e4:	dec00204 	addi	sp,sp,8
    36e8:	f800283a 	ret

000036ec <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
    36ec:	defff404 	addi	sp,sp,-48
    36f0:	dfc00b15 	stw	ra,44(sp)
    36f4:	df000a15 	stw	fp,40(sp)
    36f8:	df000a04 	addi	fp,sp,40
    36fc:	e13ffc15 	stw	r4,-16(fp)
    3700:	e17ffd15 	stw	r5,-12(fp)
    3704:	e1bffe15 	stw	r6,-8(fp)
    3708:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
    370c:	00800084 	movi	r2,2
    3710:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
    3714:	e0800217 	ldw	r2,8(fp)
    3718:	10001026 	beq	r2,zero,375c <epcs_write_buffer+0x70>
  {
      pp[1] = (offset >> 24) & 0xFF;
    371c:	e0bffd17 	ldw	r2,-12(fp)
    3720:	1004d63a 	srli	r2,r2,24
    3724:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	1005d43a 	srai	r2,r2,16
    3730:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
    3734:	e0bffd17 	ldw	r2,-12(fp)
    3738:	1005d23a 	srai	r2,r2,8
    373c:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
    3740:	e0bffd17 	ldw	r2,-12(fp)
    3744:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
    3748:	00800144 	movi	r2,5
    374c:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
    3750:	e13ffc17 	ldw	r4,-16(fp)
    3754:	00038f00 	call	38f0 <epcs_enter_4_bytes_mode>
    3758:	00000a06 	br	3784 <epcs_write_buffer+0x98>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
    375c:	e0bffd17 	ldw	r2,-12(fp)
    3760:	1005d43a 	srai	r2,r2,16
    3764:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
    3768:	e0bffd17 	ldw	r2,-12(fp)
    376c:	1005d23a 	srai	r2,r2,8
    3770:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
    3774:	e0bffd17 	ldw	r2,-12(fp)
    3778:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
    377c:	00800104 	movi	r2,4
    3780:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
    3784:	e13ffc17 	ldw	r4,-16(fp)
    3788:	00036340 	call	3634 <epcs_write_enable>
  /* Send the PP command */
  alt_avalon_spi_command(
    base,
    0,
    cmd_len,
    pp,
    378c:	e0bffa04 	addi	r2,fp,-24

  /* First, WREN */
  epcs_write_enable(base);

  /* Send the PP command */
  alt_avalon_spi_command(
    3790:	d8000015 	stw	zero,0(sp)
    3794:	d8000115 	stw	zero,4(sp)
    3798:	00c00044 	movi	r3,1
    379c:	d8c00215 	stw	r3,8(sp)
    37a0:	e13ffc17 	ldw	r4,-16(fp)
    37a4:	000b883a 	mov	r5,zero
    37a8:	e1bff917 	ldw	r6,-28(fp)
    37ac:	100f883a 	mov	r7,r2
    37b0:	00045200 	call	4520 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
    37b4:	e0bfff17 	ldw	r2,-4(fp)
    37b8:	d8000015 	stw	zero,0(sp)
    37bc:	d8000115 	stw	zero,4(sp)
    37c0:	d8000215 	stw	zero,8(sp)
    37c4:	e13ffc17 	ldw	r4,-16(fp)
    37c8:	000b883a 	mov	r5,zero
    37cc:	100d883a 	mov	r6,r2
    37d0:	e1fffe17 	ldw	r7,-8(fp)
    37d4:	00045200 	call	4520 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
    37d8:	e13ffc17 	ldw	r4,-16(fp)
    37dc:	00034100 	call	3410 <epcs_await_wip_released>

  if(four_bytes_mode)
    37e0:	e0800217 	ldw	r2,8(fp)
    37e4:	10000226 	beq	r2,zero,37f0 <epcs_write_buffer+0x104>
  {
    epcs_exit_4_bytes_mode(base);
    37e8:	e13ffc17 	ldw	r4,-16(fp)
    37ec:	00039480 	call	3948 <epcs_exit_4_bytes_mode>
  }

  return length;
    37f0:	e0bfff17 	ldw	r2,-4(fp)
}
    37f4:	e037883a 	mov	sp,fp
    37f8:	dfc00117 	ldw	ra,4(sp)
    37fc:	df000017 	ldw	fp,0(sp)
    3800:	dec00204 	addi	sp,sp,8
    3804:	f800283a 	ret

00003808 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
    3808:	defff804 	addi	sp,sp,-32
    380c:	dfc00715 	stw	ra,28(sp)
    3810:	df000615 	stw	fp,24(sp)
    3814:	df000604 	addi	fp,sp,24
    3818:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
    381c:	00bfeac4 	movi	r2,-85
    3820:	e0bffd05 	stb	r2,-12(fp)
    3824:	e03ffd45 	stb	zero,-11(fp)
    3828:	e03ffd85 	stb	zero,-10(fp)
    382c:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
    3830:	00800044 	movi	r2,1
    3834:	d8800015 	stw	r2,0(sp)
    3838:	e0bffe04 	addi	r2,fp,-8
    383c:	d8800115 	stw	r2,4(sp)
    3840:	d8000215 	stw	zero,8(sp)
    3844:	e13fff17 	ldw	r4,-4(fp)
    3848:	000b883a 	mov	r5,zero
    384c:	01800104 	movi	r6,4
    3850:	e1fffd04 	addi	r7,fp,-12
    3854:	00045200 	call	4520 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
    3858:	e0bffe03 	ldbu	r2,-8(fp)
}
    385c:	e037883a 	mov	sp,fp
    3860:	dfc00117 	ldw	ra,4(sp)
    3864:	df000017 	ldw	fp,0(sp)
    3868:	dec00204 	addi	sp,sp,8
    386c:	f800283a 	ret

00003870 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
    3870:	defff904 	addi	sp,sp,-28
    3874:	dfc00615 	stw	ra,24(sp)
    3878:	df000515 	stw	fp,20(sp)
    387c:	df000504 	addi	fp,sp,20
    3880:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
    3884:	00bfe7c4 	movi	r2,-97
    3888:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
    388c:	008000c4 	movi	r2,3
    3890:	d8800015 	stw	r2,0(sp)
    base,
    0,
    sizeof(rd_id_cmd) / sizeof(*rd_id_cmd),
    rd_id_cmd,
    3,
    id,
    3894:	e0bffe44 	addi	r2,fp,-7
alt_u32 epcs_read_device_id(alt_u32 base)
{
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
  alt_u8 id[3];

  alt_avalon_spi_command(
    3898:	d8800115 	stw	r2,4(sp)
    389c:	d8000215 	stw	zero,8(sp)
    38a0:	e13fff17 	ldw	r4,-4(fp)
    38a4:	000b883a 	mov	r5,zero
    38a8:	01800044 	movi	r6,1
    38ac:	e1fffe04 	addi	r7,fp,-8
    38b0:	00045200 	call	4520 <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
    38b4:	e0bffe43 	ldbu	r2,-7(fp)
    38b8:	10803fcc 	andi	r2,r2,255
    38bc:	1006943a 	slli	r3,r2,16
    38c0:	e0bffe83 	ldbu	r2,-6(fp)
    38c4:	10803fcc 	andi	r2,r2,255
    38c8:	1004923a 	slli	r2,r2,8
    38cc:	1886b03a 	or	r3,r3,r2
    38d0:	e0bffec3 	ldbu	r2,-5(fp)
    38d4:	10803fcc 	andi	r2,r2,255
    38d8:	1884b03a 	or	r2,r3,r2
}
    38dc:	e037883a 	mov	sp,fp
    38e0:	dfc00117 	ldw	ra,4(sp)
    38e4:	df000017 	ldw	fp,0(sp)
    38e8:	dec00204 	addi	sp,sp,8
    38ec:	f800283a 	ret

000038f0 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
    38f0:	defff904 	addi	sp,sp,-28
    38f4:	dfc00615 	stw	ra,24(sp)
    38f8:	df000515 	stw	fp,20(sp)
    38fc:	df000504 	addi	fp,sp,20
    3900:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
    3904:	00bfedc4 	movi	r2,-73
    3908:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
    390c:	e13fff17 	ldw	r4,-4(fp)
    3910:	00036340 	call	3634 <epcs_write_enable>

  alt_avalon_spi_command(
    3914:	d8000015 	stw	zero,0(sp)
    3918:	d8000115 	stw	zero,4(sp)
    391c:	d8000215 	stw	zero,8(sp)
    3920:	e13fff17 	ldw	r4,-4(fp)
    3924:	000b883a 	mov	r5,zero
    3928:	01800044 	movi	r6,1
    392c:	e1fffe04 	addi	r7,fp,-8
    3930:	00045200 	call	4520 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
    3934:	e037883a 	mov	sp,fp
    3938:	dfc00117 	ldw	ra,4(sp)
    393c:	df000017 	ldw	fp,0(sp)
    3940:	dec00204 	addi	sp,sp,8
    3944:	f800283a 	ret

00003948 <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
    3948:	defff904 	addi	sp,sp,-28
    394c:	dfc00615 	stw	ra,24(sp)
    3950:	df000515 	stw	fp,20(sp)
    3954:	df000504 	addi	fp,sp,20
    3958:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
    395c:	00bffa44 	movi	r2,-23
    3960:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
    3964:	e13fff17 	ldw	r4,-4(fp)
    3968:	00036340 	call	3634 <epcs_write_enable>

  alt_avalon_spi_command(
    396c:	d8000015 	stw	zero,0(sp)
    3970:	d8000115 	stw	zero,4(sp)
    3974:	d8000215 	stw	zero,8(sp)
    3978:	e13fff17 	ldw	r4,-4(fp)
    397c:	000b883a 	mov	r5,zero
    3980:	01800044 	movi	r6,1
    3984:	e1fffe04 	addi	r7,fp,-8
    3988:	00045200 	call	4520 <alt_avalon_spi_command>
    (alt_u8*)0,
    0
  );

  return;
}
    398c:	e037883a 	mov	sp,fp
    3990:	dfc00117 	ldw	ra,4(sp)
    3994:	df000017 	ldw	fp,0(sp)
    3998:	dec00204 	addi	sp,sp,8
    399c:	f800283a 	ret

000039a0 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    39a0:	defff504 	addi	sp,sp,-44
    39a4:	df000a15 	stw	fp,40(sp)
    39a8:	df000a04 	addi	fp,sp,40
    39ac:	e13ffc15 	stw	r4,-16(fp)
    39b0:	e17ffd15 	stw	r5,-12(fp)
    39b4:	e1bffe15 	stw	r6,-8(fp)
    39b8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    39bc:	e03ff615 	stw	zero,-40(fp)
    39c0:	00800034 	movhi	r2,0
    39c4:	1097a404 	addi	r2,r2,24208
    39c8:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    39cc:	10003f26 	beq	r2,zero,3acc <alt_alarm_start+0x12c>
  {
    if (alarm)
    39d0:	e0bffc17 	ldw	r2,-16(fp)
    39d4:	10003b26 	beq	r2,zero,3ac4 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
    39d8:	e0bffc17 	ldw	r2,-16(fp)
    39dc:	e0fffe17 	ldw	r3,-8(fp)
    39e0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    39e4:	e0bffc17 	ldw	r2,-16(fp)
    39e8:	e0ffff17 	ldw	r3,-4(fp)
    39ec:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    39f0:	0005303a 	rdctl	r2,status
    39f4:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    39f8:	e0fff817 	ldw	r3,-32(fp)
    39fc:	00bfff84 	movi	r2,-2
    3a00:	1884703a 	and	r2,r3,r2
    3a04:	1001703a 	wrctl	status,r2
  
  return context;
    3a08:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    3a0c:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3a10:	00800034 	movhi	r2,0
    3a14:	1097a504 	addi	r2,r2,24212
    3a18:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    3a1c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    3a20:	e0fffd17 	ldw	r3,-12(fp)
    3a24:	e0bff617 	ldw	r2,-40(fp)
    3a28:	1885883a 	add	r2,r3,r2
    3a2c:	10c00044 	addi	r3,r2,1
    3a30:	e0bffc17 	ldw	r2,-16(fp)
    3a34:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    3a38:	e0bffc17 	ldw	r2,-16(fp)
    3a3c:	10c00217 	ldw	r3,8(r2)
    3a40:	e0bff617 	ldw	r2,-40(fp)
    3a44:	1880042e 	bgeu	r3,r2,3a58 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
    3a48:	e0bffc17 	ldw	r2,-16(fp)
    3a4c:	00c00044 	movi	r3,1
    3a50:	10c00405 	stb	r3,16(r2)
    3a54:	00000206 	br	3a60 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
    3a58:	e0bffc17 	ldw	r2,-16(fp)
    3a5c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    3a60:	e0bffc17 	ldw	r2,-16(fp)
    3a64:	00c00034 	movhi	r3,0
    3a68:	18d79a04 	addi	r3,r3,24168
    3a6c:	e0fff915 	stw	r3,-28(fp)
    3a70:	e0bffa15 	stw	r2,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3a74:	e0bffa17 	ldw	r2,-24(fp)
    3a78:	e0fff917 	ldw	r3,-28(fp)
    3a7c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    3a80:	e0bff917 	ldw	r2,-28(fp)
    3a84:	10c00017 	ldw	r3,0(r2)
    3a88:	e0bffa17 	ldw	r2,-24(fp)
    3a8c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3a90:	e0bff917 	ldw	r2,-28(fp)
    3a94:	10800017 	ldw	r2,0(r2)
    3a98:	e0fffa17 	ldw	r3,-24(fp)
    3a9c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3aa0:	e0bff917 	ldw	r2,-28(fp)
    3aa4:	e0fffa17 	ldw	r3,-24(fp)
    3aa8:	10c00015 	stw	r3,0(r2)
    3aac:	e0bff717 	ldw	r2,-36(fp)
    3ab0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3ab4:	e0bffb17 	ldw	r2,-20(fp)
    3ab8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    3abc:	0005883a 	mov	r2,zero
    3ac0:	00000306 	br	3ad0 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
    3ac4:	00bffa84 	movi	r2,-22
    3ac8:	00000106 	br	3ad0 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
    3acc:	00bfde84 	movi	r2,-134
  }
}
    3ad0:	e037883a 	mov	sp,fp
    3ad4:	df000017 	ldw	fp,0(sp)
    3ad8:	dec00104 	addi	sp,sp,4
    3adc:	f800283a 	ret

00003ae0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    3ae0:	defffa04 	addi	sp,sp,-24
    3ae4:	dfc00515 	stw	ra,20(sp)
    3ae8:	df000415 	stw	fp,16(sp)
    3aec:	df000404 	addi	fp,sp,16
    3af0:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
    3af4:	008000c4 	movi	r2,3
    3af8:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    3afc:	e0fffd17 	ldw	r3,-12(fp)
    3b00:	008003f4 	movhi	r2,15
    3b04:	10909004 	addi	r2,r2,16960
    3b08:	1885383a 	mul	r2,r3,r2
    3b0c:	01017db4 	movhi	r4,1526
    3b10:	21384004 	addi	r4,r4,-7936
    3b14:	100b883a 	mov	r5,r2
    3b18:	0000e640 	call	e64 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    3b1c:	01200034 	movhi	r4,32768
    3b20:	213fffc4 	addi	r4,r4,-1
    3b24:	100b883a 	mov	r5,r2
    3b28:	0000e640 	call	e64 <__udivsi3>
    3b2c:	e13fff17 	ldw	r4,-4(fp)
    3b30:	100b883a 	mov	r5,r2
    3b34:	0000e640 	call	e64 <__udivsi3>
    3b38:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    3b3c:	e0bffe17 	ldw	r2,-8(fp)
    3b40:	10002926 	beq	r2,zero,3be8 <alt_busy_sleep+0x108>
  {
    for(i=0;i<big_loops;i++)
    3b44:	e03ffc15 	stw	zero,-16(fp)
    3b48:	00001606 	br	3ba4 <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    3b4c:	00a00034 	movhi	r2,32768
    3b50:	10bfffc4 	addi	r2,r2,-1
    3b54:	10bfffc4 	addi	r2,r2,-1
    3b58:	103ffe1e 	bne	r2,zero,3b54 <alt_busy_sleep+0x74>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    3b5c:	e0fffd17 	ldw	r3,-12(fp)
    3b60:	008003f4 	movhi	r2,15
    3b64:	10909004 	addi	r2,r2,16960
    3b68:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    3b6c:	01017db4 	movhi	r4,1526
    3b70:	21384004 	addi	r4,r4,-7936
    3b74:	100b883a 	mov	r5,r2
    3b78:	0000e640 	call	e64 <__udivsi3>
    3b7c:	01200034 	movhi	r4,32768
    3b80:	213fffc4 	addi	r4,r4,-1
    3b84:	100b883a 	mov	r5,r2
    3b88:	0000e640 	call	e64 <__udivsi3>
    3b8c:	e0ffff17 	ldw	r3,-4(fp)
    3b90:	1885c83a 	sub	r2,r3,r2
    3b94:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    3b98:	e0bffc17 	ldw	r2,-16(fp)
    3b9c:	10800044 	addi	r2,r2,1
    3ba0:	e0bffc15 	stw	r2,-16(fp)
    3ba4:	e0fffc17 	ldw	r3,-16(fp)
    3ba8:	e0bffe17 	ldw	r2,-8(fp)
    3bac:	18bfe716 	blt	r3,r2,3b4c <alt_busy_sleep+0x6c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    3bb0:	e0fffd17 	ldw	r3,-12(fp)
    3bb4:	008003f4 	movhi	r2,15
    3bb8:	10909004 	addi	r2,r2,16960
    3bbc:	1885383a 	mul	r2,r3,r2
    3bc0:	01017db4 	movhi	r4,1526
    3bc4:	21384004 	addi	r4,r4,-7936
    3bc8:	100b883a 	mov	r5,r2
    3bcc:	0000e640 	call	e64 <__udivsi3>
    3bd0:	1007883a 	mov	r3,r2
    3bd4:	e0bfff17 	ldw	r2,-4(fp)
    3bd8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3bdc:	10bfffc4 	addi	r2,r2,-1
    3be0:	103ffe1e 	bne	r2,zero,3bdc <alt_busy_sleep+0xfc>
    3be4:	00000d06 	br	3c1c <alt_busy_sleep+0x13c>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    3be8:	e0fffd17 	ldw	r3,-12(fp)
    3bec:	008003f4 	movhi	r2,15
    3bf0:	10909004 	addi	r2,r2,16960
    3bf4:	1885383a 	mul	r2,r3,r2
    3bf8:	01017db4 	movhi	r4,1526
    3bfc:	21384004 	addi	r4,r4,-7936
    3c00:	100b883a 	mov	r5,r2
    3c04:	0000e640 	call	e64 <__udivsi3>
    3c08:	1007883a 	mov	r3,r2
    3c0c:	e0bfff17 	ldw	r2,-4(fp)
    3c10:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3c14:	10bfffc4 	addi	r2,r2,-1
    3c18:	00bffe16 	blt	zero,r2,3c14 <alt_busy_sleep+0x134>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    3c1c:	0005883a 	mov	r2,zero
}
    3c20:	e037883a 	mov	sp,fp
    3c24:	dfc00117 	ldw	ra,4(sp)
    3c28:	df000017 	ldw	fp,0(sp)
    3c2c:	dec00204 	addi	sp,sp,8
    3c30:	f800283a 	ret

00003c34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3c34:	defffe04 	addi	sp,sp,-8
    3c38:	dfc00115 	stw	ra,4(sp)
    3c3c:	df000015 	stw	fp,0(sp)
    3c40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3c44:	00800034 	movhi	r2,0
    3c48:	10979704 	addi	r2,r2,24156
    3c4c:	10800017 	ldw	r2,0(r2)
    3c50:	10000526 	beq	r2,zero,3c68 <alt_get_errno+0x34>
    3c54:	00800034 	movhi	r2,0
    3c58:	10979704 	addi	r2,r2,24156
    3c5c:	10800017 	ldw	r2,0(r2)
    3c60:	103ee83a 	callr	r2
    3c64:	00000206 	br	3c70 <alt_get_errno+0x3c>
    3c68:	00800034 	movhi	r2,0
    3c6c:	10979f04 	addi	r2,r2,24188
}
    3c70:	e037883a 	mov	sp,fp
    3c74:	dfc00117 	ldw	ra,4(sp)
    3c78:	df000017 	ldw	fp,0(sp)
    3c7c:	dec00204 	addi	sp,sp,8
    3c80:	f800283a 	ret

00003c84 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    3c84:	defffb04 	addi	sp,sp,-20
    3c88:	dfc00415 	stw	ra,16(sp)
    3c8c:	df000315 	stw	fp,12(sp)
    3c90:	df000304 	addi	fp,sp,12
    3c94:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    3c98:	e0bfff17 	ldw	r2,-4(fp)
    3c9c:	10000616 	blt	r2,zero,3cb8 <close+0x34>
    3ca0:	e0bfff17 	ldw	r2,-4(fp)
    3ca4:	10c00324 	muli	r3,r2,12
    3ca8:	00800034 	movhi	r2,0
    3cac:	10972b04 	addi	r2,r2,23724
    3cb0:	1885883a 	add	r2,r3,r2
    3cb4:	00000106 	br	3cbc <close+0x38>
    3cb8:	0005883a 	mov	r2,zero
    3cbc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    3cc0:	e0bffd17 	ldw	r2,-12(fp)
    3cc4:	10001826 	beq	r2,zero,3d28 <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    3cc8:	e0bffd17 	ldw	r2,-12(fp)
    3ccc:	10800017 	ldw	r2,0(r2)
    3cd0:	10800417 	ldw	r2,16(r2)
    3cd4:	10000626 	beq	r2,zero,3cf0 <close+0x6c>
    3cd8:	e0bffd17 	ldw	r2,-12(fp)
    3cdc:	10800017 	ldw	r2,0(r2)
    3ce0:	10800417 	ldw	r2,16(r2)
    3ce4:	e13ffd17 	ldw	r4,-12(fp)
    3ce8:	103ee83a 	callr	r2
    3cec:	00000106 	br	3cf4 <close+0x70>
    3cf0:	0005883a 	mov	r2,zero
    3cf4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    3cf8:	e13fff17 	ldw	r4,-4(fp)
    3cfc:	00043040 	call	4304 <alt_release_fd>
    if (rval < 0)
    3d00:	e0bffe17 	ldw	r2,-8(fp)
    3d04:	1000060e 	bge	r2,zero,3d20 <close+0x9c>
    {
      ALT_ERRNO = -rval;
    3d08:	0003c340 	call	3c34 <alt_get_errno>
    3d0c:	e0fffe17 	ldw	r3,-8(fp)
    3d10:	00c7c83a 	sub	r3,zero,r3
    3d14:	10c00015 	stw	r3,0(r2)
      return -1;
    3d18:	00bfffc4 	movi	r2,-1
    3d1c:	00000606 	br	3d38 <close+0xb4>
    }
    return 0;
    3d20:	0005883a 	mov	r2,zero
    3d24:	00000406 	br	3d38 <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    3d28:	0003c340 	call	3c34 <alt_get_errno>
    3d2c:	00c01444 	movi	r3,81
    3d30:	10c00015 	stw	r3,0(r2)
    return -1;
    3d34:	00bfffc4 	movi	r2,-1
  }
}
    3d38:	e037883a 	mov	sp,fp
    3d3c:	dfc00117 	ldw	ra,4(sp)
    3d40:	df000017 	ldw	fp,0(sp)
    3d44:	dec00204 	addi	sp,sp,8
    3d48:	f800283a 	ret

00003d4c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    3d4c:	defffc04 	addi	sp,sp,-16
    3d50:	df000315 	stw	fp,12(sp)
    3d54:	df000304 	addi	fp,sp,12
    3d58:	e13ffd15 	stw	r4,-12(fp)
    3d5c:	e17ffe15 	stw	r5,-8(fp)
    3d60:	e1bfff15 	stw	r6,-4(fp)
  return len;
    3d64:	e0bfff17 	ldw	r2,-4(fp)
}
    3d68:	e037883a 	mov	sp,fp
    3d6c:	df000017 	ldw	fp,0(sp)
    3d70:	dec00104 	addi	sp,sp,4
    3d74:	f800283a 	ret

00003d78 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3d78:	defffe04 	addi	sp,sp,-8
    3d7c:	dfc00115 	stw	ra,4(sp)
    3d80:	df000015 	stw	fp,0(sp)
    3d84:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3d88:	00800034 	movhi	r2,0
    3d8c:	10979704 	addi	r2,r2,24156
    3d90:	10800017 	ldw	r2,0(r2)
    3d94:	10000526 	beq	r2,zero,3dac <alt_get_errno+0x34>
    3d98:	00800034 	movhi	r2,0
    3d9c:	10979704 	addi	r2,r2,24156
    3da0:	10800017 	ldw	r2,0(r2)
    3da4:	103ee83a 	callr	r2
    3da8:	00000206 	br	3db4 <alt_get_errno+0x3c>
    3dac:	00800034 	movhi	r2,0
    3db0:	10979f04 	addi	r2,r2,24188
}
    3db4:	e037883a 	mov	sp,fp
    3db8:	dfc00117 	ldw	ra,4(sp)
    3dbc:	df000017 	ldw	fp,0(sp)
    3dc0:	dec00204 	addi	sp,sp,8
    3dc4:	f800283a 	ret

00003dc8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    3dc8:	defffa04 	addi	sp,sp,-24
    3dcc:	dfc00515 	stw	ra,20(sp)
    3dd0:	df000415 	stw	fp,16(sp)
    3dd4:	df000404 	addi	fp,sp,16
    3dd8:	e13ffe15 	stw	r4,-8(fp)
    3ddc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    3de0:	e0bffe17 	ldw	r2,-8(fp)
    3de4:	10000326 	beq	r2,zero,3df4 <alt_dev_llist_insert+0x2c>
    3de8:	e0bffe17 	ldw	r2,-8(fp)
    3dec:	10800217 	ldw	r2,8(r2)
    3df0:	1000051e 	bne	r2,zero,3e08 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    3df4:	0003d780 	call	3d78 <alt_get_errno>
    3df8:	00c00584 	movi	r3,22
    3dfc:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    3e00:	00bffa84 	movi	r2,-22
    3e04:	00001306 	br	3e54 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    3e08:	e0bffe17 	ldw	r2,-8(fp)
    3e0c:	e0ffff17 	ldw	r3,-4(fp)
    3e10:	e0fffc15 	stw	r3,-16(fp)
    3e14:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3e18:	e0bffd17 	ldw	r2,-12(fp)
    3e1c:	e0fffc17 	ldw	r3,-16(fp)
    3e20:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    3e24:	e0bffc17 	ldw	r2,-16(fp)
    3e28:	10c00017 	ldw	r3,0(r2)
    3e2c:	e0bffd17 	ldw	r2,-12(fp)
    3e30:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3e34:	e0bffc17 	ldw	r2,-16(fp)
    3e38:	10800017 	ldw	r2,0(r2)
    3e3c:	e0fffd17 	ldw	r3,-12(fp)
    3e40:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3e44:	e0bffc17 	ldw	r2,-16(fp)
    3e48:	e0fffd17 	ldw	r3,-12(fp)
    3e4c:	10c00015 	stw	r3,0(r2)

  return 0;  
    3e50:	0005883a 	mov	r2,zero
}
    3e54:	e037883a 	mov	sp,fp
    3e58:	dfc00117 	ldw	ra,4(sp)
    3e5c:	df000017 	ldw	fp,0(sp)
    3e60:	dec00204 	addi	sp,sp,8
    3e64:	f800283a 	ret

00003e68 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    3e68:	defffc04 	addi	sp,sp,-16
    3e6c:	df000315 	stw	fp,12(sp)
    3e70:	df000304 	addi	fp,sp,12
    3e74:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    3e78:	0001883a 	nop
    3e7c:	e0bfff17 	ldw	r2,-4(fp)
    3e80:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    3e84:	e0bffd17 	ldw	r2,-12(fp)
    3e88:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    3e8c:	e0bffe17 	ldw	r2,-8(fp)
    3e90:	10000226 	beq	r2,zero,3e9c <_exit+0x34>
    ALT_SIM_FAIL();
    3e94:	002af070 	cmpltui	zero,zero,43969
    3e98:	00000106 	br	3ea0 <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    3e9c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    3ea0:	003fff06 	br	3ea0 <_exit+0x38>

00003ea4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
    3ea4:	defffc04 	addi	sp,sp,-16
    3ea8:	dfc00315 	stw	ra,12(sp)
    3eac:	df000215 	stw	fp,8(sp)
    3eb0:	df000204 	addi	fp,sp,8
    3eb4:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
    3eb8:	e13fff17 	ldw	r4,-4(fp)
    3ebc:	d1600d04 	addi	r5,gp,-32716
    3ec0:	00047280 	call	4728 <alt_find_dev>
    3ec4:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
    3ec8:	e0bffe17 	ldw	r2,-8(fp)
    3ecc:	10000926 	beq	r2,zero,3ef4 <alt_flash_open_dev+0x50>
    3ed0:	e0bffe17 	ldw	r2,-8(fp)
    3ed4:	10800317 	ldw	r2,12(r2)
    3ed8:	10000626 	beq	r2,zero,3ef4 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
    3edc:	e0bffe17 	ldw	r2,-8(fp)
    3ee0:	10800317 	ldw	r2,12(r2)
    3ee4:	e13ffe17 	ldw	r4,-8(fp)
    3ee8:	e17fff17 	ldw	r5,-4(fp)
    3eec:	103ee83a 	callr	r2
    3ef0:	00000106 	br	3ef8 <alt_flash_open_dev+0x54>
  }

  return dev;
    3ef4:	e0bffe17 	ldw	r2,-8(fp)
}
    3ef8:	e037883a 	mov	sp,fp
    3efc:	dfc00117 	ldw	ra,4(sp)
    3f00:	df000017 	ldw	fp,0(sp)
    3f04:	dec00204 	addi	sp,sp,8
    3f08:	f800283a 	ret

00003f0c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
    3f0c:	defffd04 	addi	sp,sp,-12
    3f10:	dfc00215 	stw	ra,8(sp)
    3f14:	df000115 	stw	fp,4(sp)
    3f18:	df000104 	addi	fp,sp,4
    3f1c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
    3f20:	e0bfff17 	ldw	r2,-4(fp)
    3f24:	10000726 	beq	r2,zero,3f44 <alt_flash_close_dev+0x38>
    3f28:	e0bfff17 	ldw	r2,-4(fp)
    3f2c:	10800417 	ldw	r2,16(r2)
    3f30:	10000426 	beq	r2,zero,3f44 <alt_flash_close_dev+0x38>
  {
    fd->close(fd);
    3f34:	e0bfff17 	ldw	r2,-4(fp)
    3f38:	10800417 	ldw	r2,16(r2)
    3f3c:	e13fff17 	ldw	r4,-4(fp)
    3f40:	103ee83a 	callr	r2
  }
  return;
    3f44:	0001883a 	nop
}
    3f48:	e037883a 	mov	sp,fp
    3f4c:	dfc00117 	ldw	ra,4(sp)
    3f50:	df000017 	ldw	fp,0(sp)
    3f54:	dec00204 	addi	sp,sp,8
    3f58:	f800283a 	ret

00003f5c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    3f5c:	defff904 	addi	sp,sp,-28
    3f60:	dfc00615 	stw	ra,24(sp)
    3f64:	df000515 	stw	fp,20(sp)
    3f68:	df000504 	addi	fp,sp,20
    3f6c:	e13ffc15 	stw	r4,-16(fp)
    3f70:	e17ffd15 	stw	r5,-12(fp)
    3f74:	e1bffe15 	stw	r6,-8(fp)
    3f78:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    3f7c:	e13ffd17 	ldw	r4,-12(fp)
    3f80:	e17ffe17 	ldw	r5,-8(fp)
    3f84:	e1bfff17 	ldw	r6,-4(fp)
    3f88:	00041b00 	call	41b0 <open>
    3f8c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    3f90:	e0bffb17 	ldw	r2,-20(fp)
    3f94:	10001c16 	blt	r2,zero,4008 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    3f98:	00c00034 	movhi	r3,0
    3f9c:	18d72b04 	addi	r3,r3,23724
    3fa0:	e0bffb17 	ldw	r2,-20(fp)
    3fa4:	10800324 	muli	r2,r2,12
    3fa8:	1885883a 	add	r2,r3,r2
    3fac:	10c00017 	ldw	r3,0(r2)
    3fb0:	e0bffc17 	ldw	r2,-16(fp)
    3fb4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    3fb8:	00c00034 	movhi	r3,0
    3fbc:	18d72b04 	addi	r3,r3,23724
    3fc0:	e0bffb17 	ldw	r2,-20(fp)
    3fc4:	10800324 	muli	r2,r2,12
    3fc8:	1885883a 	add	r2,r3,r2
    3fcc:	10800104 	addi	r2,r2,4
    3fd0:	10c00017 	ldw	r3,0(r2)
    3fd4:	e0bffc17 	ldw	r2,-16(fp)
    3fd8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    3fdc:	00c00034 	movhi	r3,0
    3fe0:	18d72b04 	addi	r3,r3,23724
    3fe4:	e0bffb17 	ldw	r2,-20(fp)
    3fe8:	10800324 	muli	r2,r2,12
    3fec:	1885883a 	add	r2,r3,r2
    3ff0:	10800204 	addi	r2,r2,8
    3ff4:	10c00017 	ldw	r3,0(r2)
    3ff8:	e0bffc17 	ldw	r2,-16(fp)
    3ffc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    4000:	e13ffb17 	ldw	r4,-20(fp)
    4004:	00043040 	call	4304 <alt_release_fd>
  }
} 
    4008:	e037883a 	mov	sp,fp
    400c:	dfc00117 	ldw	ra,4(sp)
    4010:	df000017 	ldw	fp,0(sp)
    4014:	dec00204 	addi	sp,sp,8
    4018:	f800283a 	ret

0000401c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    401c:	defffb04 	addi	sp,sp,-20
    4020:	dfc00415 	stw	ra,16(sp)
    4024:	df000315 	stw	fp,12(sp)
    4028:	df000304 	addi	fp,sp,12
    402c:	e13ffd15 	stw	r4,-12(fp)
    4030:	e17ffe15 	stw	r5,-8(fp)
    4034:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    4038:	01000034 	movhi	r4,0
    403c:	21172e04 	addi	r4,r4,23736
    4040:	e17ffd17 	ldw	r5,-12(fp)
    4044:	01800044 	movi	r6,1
    4048:	01c07fc4 	movi	r7,511
    404c:	0003f5c0 	call	3f5c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    4050:	01000034 	movhi	r4,0
    4054:	21172b04 	addi	r4,r4,23724
    4058:	e17ffe17 	ldw	r5,-8(fp)
    405c:	000d883a 	mov	r6,zero
    4060:	01c07fc4 	movi	r7,511
    4064:	0003f5c0 	call	3f5c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    4068:	01000034 	movhi	r4,0
    406c:	21173104 	addi	r4,r4,23748
    4070:	e17fff17 	ldw	r5,-4(fp)
    4074:	01800044 	movi	r6,1
    4078:	01c07fc4 	movi	r7,511
    407c:	0003f5c0 	call	3f5c <alt_open_fd>
}  
    4080:	e037883a 	mov	sp,fp
    4084:	dfc00117 	ldw	ra,4(sp)
    4088:	df000017 	ldw	fp,0(sp)
    408c:	dec00204 	addi	sp,sp,8
    4090:	f800283a 	ret

00004094 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4094:	defffe04 	addi	sp,sp,-8
    4098:	dfc00115 	stw	ra,4(sp)
    409c:	df000015 	stw	fp,0(sp)
    40a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    40a4:	00800034 	movhi	r2,0
    40a8:	10979704 	addi	r2,r2,24156
    40ac:	10800017 	ldw	r2,0(r2)
    40b0:	10000526 	beq	r2,zero,40c8 <alt_get_errno+0x34>
    40b4:	00800034 	movhi	r2,0
    40b8:	10979704 	addi	r2,r2,24156
    40bc:	10800017 	ldw	r2,0(r2)
    40c0:	103ee83a 	callr	r2
    40c4:	00000206 	br	40d0 <alt_get_errno+0x3c>
    40c8:	00800034 	movhi	r2,0
    40cc:	10979f04 	addi	r2,r2,24188
}
    40d0:	e037883a 	mov	sp,fp
    40d4:	dfc00117 	ldw	ra,4(sp)
    40d8:	df000017 	ldw	fp,0(sp)
    40dc:	dec00204 	addi	sp,sp,8
    40e0:	f800283a 	ret

000040e4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    40e4:	defffd04 	addi	sp,sp,-12
    40e8:	df000215 	stw	fp,8(sp)
    40ec:	df000204 	addi	fp,sp,8
    40f0:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    40f4:	e0bfff17 	ldw	r2,-4(fp)
    40f8:	10800217 	ldw	r2,8(r2)
    40fc:	10d00034 	orhi	r3,r2,16384
    4100:	e0bfff17 	ldw	r2,-4(fp)
    4104:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    4108:	e03ffe15 	stw	zero,-8(fp)
    410c:	00001d06 	br	4184 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    4110:	00c00034 	movhi	r3,0
    4114:	18d72b04 	addi	r3,r3,23724
    4118:	e0bffe17 	ldw	r2,-8(fp)
    411c:	10800324 	muli	r2,r2,12
    4120:	1885883a 	add	r2,r3,r2
    4124:	10c00017 	ldw	r3,0(r2)
    4128:	e0bfff17 	ldw	r2,-4(fp)
    412c:	10800017 	ldw	r2,0(r2)
    4130:	1880111e 	bne	r3,r2,4178 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    4134:	00c00034 	movhi	r3,0
    4138:	18d72b04 	addi	r3,r3,23724
    413c:	e0bffe17 	ldw	r2,-8(fp)
    4140:	10800324 	muli	r2,r2,12
    4144:	1885883a 	add	r2,r3,r2
    4148:	10800204 	addi	r2,r2,8
    414c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    4150:	1000090e 	bge	r2,zero,4178 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    4154:	e0bffe17 	ldw	r2,-8(fp)
    4158:	10c00324 	muli	r3,r2,12
    415c:	00800034 	movhi	r2,0
    4160:	10972b04 	addi	r2,r2,23724
    4164:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    4168:	e0bfff17 	ldw	r2,-4(fp)
    416c:	18800226 	beq	r3,r2,4178 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    4170:	00bffcc4 	movi	r2,-13
    4174:	00000a06 	br	41a0 <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    4178:	e0bffe17 	ldw	r2,-8(fp)
    417c:	10800044 	addi	r2,r2,1
    4180:	e0bffe15 	stw	r2,-8(fp)
    4184:	00800034 	movhi	r2,0
    4188:	10979604 	addi	r2,r2,24152
    418c:	10800017 	ldw	r2,0(r2)
    4190:	1007883a 	mov	r3,r2
    4194:	e0bffe17 	ldw	r2,-8(fp)
    4198:	18bfdd2e 	bgeu	r3,r2,4110 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    419c:	0005883a 	mov	r2,zero
}
    41a0:	e037883a 	mov	sp,fp
    41a4:	df000017 	ldw	fp,0(sp)
    41a8:	dec00104 	addi	sp,sp,4
    41ac:	f800283a 	ret

000041b0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    41b0:	defff604 	addi	sp,sp,-40
    41b4:	dfc00915 	stw	ra,36(sp)
    41b8:	df000815 	stw	fp,32(sp)
    41bc:	df000804 	addi	fp,sp,32
    41c0:	e13ffd15 	stw	r4,-12(fp)
    41c4:	e17ffe15 	stw	r5,-8(fp)
    41c8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    41cc:	00bfffc4 	movi	r2,-1
    41d0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    41d4:	00bffb44 	movi	r2,-19
    41d8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    41dc:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    41e0:	e13ffd17 	ldw	r4,-12(fp)
    41e4:	01400034 	movhi	r5,0
    41e8:	29579404 	addi	r5,r5,24144
    41ec:	00047280 	call	4728 <alt_find_dev>
    41f0:	e0bff815 	stw	r2,-32(fp)
    41f4:	e0bff817 	ldw	r2,-32(fp)
    41f8:	1000051e 	bne	r2,zero,4210 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    41fc:	e13ffd17 	ldw	r4,-12(fp)
    4200:	00047b80 	call	47b8 <alt_find_file>
    4204:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    4208:	00800044 	movi	r2,1
    420c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    4210:	e0bff817 	ldw	r2,-32(fp)
    4214:	10002926 	beq	r2,zero,42bc <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    4218:	e13ff817 	ldw	r4,-32(fp)
    421c:	00048cc0 	call	48cc <alt_get_fd>
    4220:	e0bff915 	stw	r2,-28(fp)
    4224:	e0bff917 	ldw	r2,-28(fp)
    4228:	1000030e 	bge	r2,zero,4238 <open+0x88>
    {
      status = index;
    422c:	e0bff917 	ldw	r2,-28(fp)
    4230:	e0bffa15 	stw	r2,-24(fp)
    4234:	00002306 	br	42c4 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    4238:	e0bff917 	ldw	r2,-28(fp)
    423c:	10c00324 	muli	r3,r2,12
    4240:	00800034 	movhi	r2,0
    4244:	10972b04 	addi	r2,r2,23724
    4248:	1885883a 	add	r2,r3,r2
    424c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    4250:	e0fffe17 	ldw	r3,-8(fp)
    4254:	00900034 	movhi	r2,16384
    4258:	10bfffc4 	addi	r2,r2,-1
    425c:	1886703a 	and	r3,r3,r2
    4260:	e0bffc17 	ldw	r2,-16(fp)
    4264:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    4268:	e0bffb17 	ldw	r2,-20(fp)
    426c:	1000051e 	bne	r2,zero,4284 <open+0xd4>
    4270:	e13ffc17 	ldw	r4,-16(fp)
    4274:	00040e40 	call	40e4 <alt_file_locked>
    4278:	e0bffa15 	stw	r2,-24(fp)
    427c:	e0bffa17 	ldw	r2,-24(fp)
    4280:	10001016 	blt	r2,zero,42c4 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    4284:	e0bff817 	ldw	r2,-32(fp)
    4288:	10800317 	ldw	r2,12(r2)
    428c:	10000826 	beq	r2,zero,42b0 <open+0x100>
    4290:	e0bff817 	ldw	r2,-32(fp)
    4294:	10800317 	ldw	r2,12(r2)
    4298:	e13ffc17 	ldw	r4,-16(fp)
    429c:	e17ffd17 	ldw	r5,-12(fp)
    42a0:	e1bffe17 	ldw	r6,-8(fp)
    42a4:	e1ffff17 	ldw	r7,-4(fp)
    42a8:	103ee83a 	callr	r2
    42ac:	00000106 	br	42b4 <open+0x104>
    42b0:	0005883a 	mov	r2,zero
    42b4:	e0bffa15 	stw	r2,-24(fp)
    42b8:	00000206 	br	42c4 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    42bc:	00bffb44 	movi	r2,-19
    42c0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    42c4:	e0bffa17 	ldw	r2,-24(fp)
    42c8:	1000080e 	bge	r2,zero,42ec <open+0x13c>
  {
    alt_release_fd (index);  
    42cc:	e13ff917 	ldw	r4,-28(fp)
    42d0:	00043040 	call	4304 <alt_release_fd>
    ALT_ERRNO = -status;
    42d4:	00040940 	call	4094 <alt_get_errno>
    42d8:	e0fffa17 	ldw	r3,-24(fp)
    42dc:	00c7c83a 	sub	r3,zero,r3
    42e0:	10c00015 	stw	r3,0(r2)
    return -1;
    42e4:	00bfffc4 	movi	r2,-1
    42e8:	00000106 	br	42f0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
    42ec:	e0bff917 	ldw	r2,-28(fp)
}
    42f0:	e037883a 	mov	sp,fp
    42f4:	dfc00117 	ldw	ra,4(sp)
    42f8:	df000017 	ldw	fp,0(sp)
    42fc:	dec00204 	addi	sp,sp,8
    4300:	f800283a 	ret

00004304 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    4304:	defffe04 	addi	sp,sp,-8
    4308:	df000115 	stw	fp,4(sp)
    430c:	df000104 	addi	fp,sp,4
    4310:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    4314:	e0bfff17 	ldw	r2,-4(fp)
    4318:	108000d0 	cmplti	r2,r2,3
    431c:	10000d1e 	bne	r2,zero,4354 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    4320:	00c00034 	movhi	r3,0
    4324:	18d72b04 	addi	r3,r3,23724
    4328:	e0bfff17 	ldw	r2,-4(fp)
    432c:	10800324 	muli	r2,r2,12
    4330:	1885883a 	add	r2,r3,r2
    4334:	10800204 	addi	r2,r2,8
    4338:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    433c:	00c00034 	movhi	r3,0
    4340:	18d72b04 	addi	r3,r3,23724
    4344:	e0bfff17 	ldw	r2,-4(fp)
    4348:	10800324 	muli	r2,r2,12
    434c:	1885883a 	add	r2,r3,r2
    4350:	10000015 	stw	zero,0(r2)
  }
}
    4354:	e037883a 	mov	sp,fp
    4358:	df000017 	ldw	fp,0(sp)
    435c:	dec00104 	addi	sp,sp,4
    4360:	f800283a 	ret

00004364 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    4364:	defffa04 	addi	sp,sp,-24
    4368:	df000515 	stw	fp,20(sp)
    436c:	df000504 	addi	fp,sp,20
    4370:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4374:	0005303a 	rdctl	r2,status
    4378:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    437c:	e0fffc17 	ldw	r3,-16(fp)
    4380:	00bfff84 	movi	r2,-2
    4384:	1884703a 	and	r2,r3,r2
    4388:	1001703a 	wrctl	status,r2
  
  return context;
    438c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    4390:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    4394:	e0bfff17 	ldw	r2,-4(fp)
    4398:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    439c:	e0bffd17 	ldw	r2,-12(fp)
    43a0:	10800017 	ldw	r2,0(r2)
    43a4:	e0fffd17 	ldw	r3,-12(fp)
    43a8:	18c00117 	ldw	r3,4(r3)
    43ac:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    43b0:	e0bffd17 	ldw	r2,-12(fp)
    43b4:	10800117 	ldw	r2,4(r2)
    43b8:	e0fffd17 	ldw	r3,-12(fp)
    43bc:	18c00017 	ldw	r3,0(r3)
    43c0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    43c4:	e0bffd17 	ldw	r2,-12(fp)
    43c8:	e0fffd17 	ldw	r3,-12(fp)
    43cc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0fffd17 	ldw	r3,-12(fp)
    43d8:	10c00015 	stw	r3,0(r2)
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    43e4:	e0bffe17 	ldw	r2,-8(fp)
    43e8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    43ec:	e037883a 	mov	sp,fp
    43f0:	df000017 	ldw	fp,0(sp)
    43f4:	dec00104 	addi	sp,sp,4
    43f8:	f800283a 	ret

000043fc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    43fc:	defffb04 	addi	sp,sp,-20
    4400:	dfc00415 	stw	ra,16(sp)
    4404:	df000315 	stw	fp,12(sp)
    4408:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    440c:	d0a00f17 	ldw	r2,-32708(gp)
    4410:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    4414:	d0a01a17 	ldw	r2,-32664(gp)
    4418:	10800044 	addi	r2,r2,1
    441c:	d0a01a15 	stw	r2,-32664(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4420:	00002e06 	br	44dc <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    4424:	e0bffd17 	ldw	r2,-12(fp)
    4428:	10800017 	ldw	r2,0(r2)
    442c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4430:	e0bffd17 	ldw	r2,-12(fp)
    4434:	10800403 	ldbu	r2,16(r2)
    4438:	10803fcc 	andi	r2,r2,255
    443c:	10000426 	beq	r2,zero,4450 <alt_tick+0x54>
    4440:	d0a01a17 	ldw	r2,-32664(gp)
    4444:	1000021e 	bne	r2,zero,4450 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    4448:	e0bffd17 	ldw	r2,-12(fp)
    444c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    4450:	e0bffd17 	ldw	r2,-12(fp)
    4454:	10800217 	ldw	r2,8(r2)
    4458:	d0e01a17 	ldw	r3,-32664(gp)
    445c:	18801d36 	bltu	r3,r2,44d4 <alt_tick+0xd8>
    4460:	e0bffd17 	ldw	r2,-12(fp)
    4464:	10800403 	ldbu	r2,16(r2)
    4468:	10803fcc 	andi	r2,r2,255
    446c:	1000191e 	bne	r2,zero,44d4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    4470:	e0bffd17 	ldw	r2,-12(fp)
    4474:	10c00317 	ldw	r3,12(r2)
    4478:	e0bffd17 	ldw	r2,-12(fp)
    447c:	10800517 	ldw	r2,20(r2)
    4480:	1009883a 	mov	r4,r2
    4484:	183ee83a 	callr	r3
    4488:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    448c:	e0bfff17 	ldw	r2,-4(fp)
    4490:	1000031e 	bne	r2,zero,44a0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    4494:	e13ffd17 	ldw	r4,-12(fp)
    4498:	00043640 	call	4364 <alt_alarm_stop>
    449c:	00000d06 	br	44d4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    44a0:	e0bffd17 	ldw	r2,-12(fp)
    44a4:	10c00217 	ldw	r3,8(r2)
    44a8:	e0bfff17 	ldw	r2,-4(fp)
    44ac:	1887883a 	add	r3,r3,r2
    44b0:	e0bffd17 	ldw	r2,-12(fp)
    44b4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    44b8:	e0bffd17 	ldw	r2,-12(fp)
    44bc:	10c00217 	ldw	r3,8(r2)
    44c0:	d0a01a17 	ldw	r2,-32664(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    44c8:	e0bffd17 	ldw	r2,-12(fp)
    44cc:	00c00044 	movi	r3,1
    44d0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    44d4:	e0bffe17 	ldw	r2,-8(fp)
    44d8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    44dc:	e0fffd17 	ldw	r3,-12(fp)
    44e0:	d0a00f04 	addi	r2,gp,-32708
    44e4:	18bfcf1e 	bne	r3,r2,4424 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    44e8:	0001883a 	nop
}
    44ec:	e037883a 	mov	sp,fp
    44f0:	dfc00117 	ldw	ra,4(sp)
    44f4:	df000017 	ldw	fp,0(sp)
    44f8:	dec00204 	addi	sp,sp,8
    44fc:	f800283a 	ret

00004500 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    4500:	deffff04 	addi	sp,sp,-4
    4504:	df000015 	stw	fp,0(sp)
    4508:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    450c:	000170fa 	wrctl	ienable,zero
}
    4510:	e037883a 	mov	sp,fp
    4514:	df000017 	ldw	fp,0(sp)
    4518:	dec00104 	addi	sp,sp,4
    451c:	f800283a 	ret

00004520 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
    4520:	defff404 	addi	sp,sp,-48
    4524:	df000b15 	stw	fp,44(sp)
    4528:	df000b04 	addi	fp,sp,44
    452c:	e13ffc15 	stw	r4,-16(fp)
    4530:	e17ffd15 	stw	r5,-12(fp)
    4534:	e1bffe15 	stw	r6,-8(fp)
    4538:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
    453c:	e0ffff17 	ldw	r3,-4(fp)
    4540:	e0bffe17 	ldw	r2,-8(fp)
    4544:	1885883a 	add	r2,r3,r2
    4548:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
    454c:	e0c00217 	ldw	r3,8(fp)
    4550:	e0800117 	ldw	r2,4(fp)
    4554:	1885883a 	add	r2,r3,r2
    4558:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
    455c:	e0800117 	ldw	r2,4(fp)
    4560:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
    4564:	e0bffe17 	ldw	r2,-8(fp)
    4568:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
    456c:	00800044 	movi	r2,1
    4570:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
    4574:	e0bffc17 	ldw	r2,-16(fp)
    4578:	10800504 	addi	r2,r2,20
    457c:	e0fffd17 	ldw	r3,-12(fp)
    4580:	01000044 	movi	r4,1
    4584:	20c6983a 	sll	r3,r4,r3
    4588:	10c00035 	stwio	r3,0(r2)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
    458c:	e0800317 	ldw	r2,12(fp)
    4590:	1080008c 	andi	r2,r2,2
    4594:	1000041e 	bne	r2,zero,45a8 <alt_avalon_spi_command+0x88>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
    4598:	e0bffc17 	ldw	r2,-16(fp)
    459c:	10800304 	addi	r2,r2,12
    45a0:	00c10004 	movi	r3,1024
    45a4:	10c00035 	stwio	r3,0(r2)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
    45a8:	e0bffc17 	ldw	r2,-16(fp)
    45ac:	10800037 	ldwio	r2,0(r2)
    45b0:	00000106 	br	45b8 <alt_avalon_spi_command+0x98>

      if (read_ignore == 0 && read_data == read_end)
        break;
    }
    
  }
    45b4:	0001883a 	nop
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    45b8:	e0bffc17 	ldw	r2,-16(fp)
    45bc:	10800204 	addi	r2,r2,8
    45c0:	10800037 	ldwio	r2,0(r2)
    45c4:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
    45c8:	e0bffa17 	ldw	r2,-24(fp)
    45cc:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
    45d0:	10000226 	beq	r2,zero,45dc <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
    45d4:	e0bff717 	ldw	r2,-36(fp)
    45d8:	1000031e 	bne	r2,zero,45e8 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
    45dc:	e0bffa17 	ldw	r2,-24(fp)
    45e0:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
    45e4:	103ff426 	beq	r2,zero,45b8 <alt_avalon_spi_command+0x98>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
    45e8:	e0bffa17 	ldw	r2,-24(fp)
    45ec:	1080100c 	andi	r2,r2,64
    45f0:	10001e26 	beq	r2,zero,466c <alt_avalon_spi_command+0x14c>
    45f4:	e0bff717 	ldw	r2,-36(fp)
    45f8:	00801c0e 	bge	zero,r2,466c <alt_avalon_spi_command+0x14c>
    {
      credits--;
    45fc:	e0bff717 	ldw	r2,-36(fp)
    4600:	10bfffc4 	addi	r2,r2,-1
    4604:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
    4608:	e0ffff17 	ldw	r3,-4(fp)
    460c:	e0bff817 	ldw	r2,-32(fp)
    4610:	18800a2e 	bgeu	r3,r2,463c <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
    4614:	e0bffc17 	ldw	r2,-16(fp)
    4618:	10800104 	addi	r2,r2,4
    461c:	e0ffff17 	ldw	r3,-4(fp)
    4620:	18c00003 	ldbu	r3,0(r3)
    4624:	18c03fcc 	andi	r3,r3,255
    4628:	e13fff17 	ldw	r4,-4(fp)
    462c:	21000044 	addi	r4,r4,1
    4630:	e13fff15 	stw	r4,-4(fp)
    4634:	10c00035 	stwio	r3,0(r2)
    4638:	00000c06 	br	466c <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
    463c:	e0bff517 	ldw	r2,-44(fp)
    4640:	10000826 	beq	r2,zero,4664 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
    4644:	e0bff517 	ldw	r2,-44(fp)
    4648:	10bfffc4 	addi	r2,r2,-1
    464c:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
    4650:	e0bffc17 	ldw	r2,-16(fp)
    4654:	10800104 	addi	r2,r2,4
    4658:	0007883a 	mov	r3,zero
    465c:	10c00035 	stwio	r3,0(r2)
    4660:	00000206 	br	466c <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
    4664:	00bf0004 	movi	r2,-1024
    4668:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
    466c:	e0bffa17 	ldw	r2,-24(fp)
    4670:	1080200c 	andi	r2,r2,128
    4674:	103fcf26 	beq	r2,zero,45b4 <alt_avalon_spi_command+0x94>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
    4678:	e0bffc17 	ldw	r2,-16(fp)
    467c:	10800037 	ldwio	r2,0(r2)
    4680:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
    4684:	e0bff617 	ldw	r2,-40(fp)
    4688:	10000426 	beq	r2,zero,469c <alt_avalon_spi_command+0x17c>
        read_ignore--;
    468c:	e0bff617 	ldw	r2,-40(fp)
    4690:	10bfffc4 	addi	r2,r2,-1
    4694:	e0bff615 	stw	r2,-40(fp)
    4698:	00000706 	br	46b8 <alt_avalon_spi_command+0x198>
      else
        *read_data++ = (alt_u8)rxdata;
    469c:	e0bffb17 	ldw	r2,-20(fp)
    46a0:	1007883a 	mov	r3,r2
    46a4:	e0800217 	ldw	r2,8(fp)
    46a8:	10c00005 	stb	r3,0(r2)
    46ac:	e0800217 	ldw	r2,8(fp)
    46b0:	10800044 	addi	r2,r2,1
    46b4:	e0800215 	stw	r2,8(fp)
      credits++;
    46b8:	e0bff717 	ldw	r2,-36(fp)
    46bc:	10800044 	addi	r2,r2,1
    46c0:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
    46c4:	e0bff617 	ldw	r2,-40(fp)
    46c8:	103fba1e 	bne	r2,zero,45b4 <alt_avalon_spi_command+0x94>
    46cc:	e0c00217 	ldw	r3,8(fp)
    46d0:	e0bff917 	ldw	r2,-28(fp)
    46d4:	18bfb71e 	bne	r3,r2,45b4 <alt_avalon_spi_command+0x94>
        break;
    46d8:	0001883a 	nop
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    46dc:	e0bffc17 	ldw	r2,-16(fp)
    46e0:	10800204 	addi	r2,r2,8
    46e4:	10800037 	ldwio	r2,0(r2)
    46e8:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
    46ec:	e0bffa17 	ldw	r2,-24(fp)
    46f0:	1080080c 	andi	r2,r2,32
    46f4:	103ff926 	beq	r2,zero,46dc <alt_avalon_spi_command+0x1bc>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
    46f8:	e0800317 	ldw	r2,12(fp)
    46fc:	1080004c 	andi	r2,r2,1
    4700:	1000041e 	bne	r2,zero,4714 <alt_avalon_spi_command+0x1f4>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
    4704:	e0bffc17 	ldw	r2,-16(fp)
    4708:	10800304 	addi	r2,r2,12
    470c:	0007883a 	mov	r3,zero
    4710:	10c00035 	stwio	r3,0(r2)

  return read_length;
    4714:	e0800117 	ldw	r2,4(fp)
}
    4718:	e037883a 	mov	sp,fp
    471c:	df000017 	ldw	fp,0(sp)
    4720:	dec00104 	addi	sp,sp,4
    4724:	f800283a 	ret

00004728 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    4728:	defffa04 	addi	sp,sp,-24
    472c:	dfc00515 	stw	ra,20(sp)
    4730:	df000415 	stw	fp,16(sp)
    4734:	df000404 	addi	fp,sp,16
    4738:	e13ffe15 	stw	r4,-8(fp)
    473c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    4740:	e0bfff17 	ldw	r2,-4(fp)
    4744:	10800017 	ldw	r2,0(r2)
    4748:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    474c:	e13ffe17 	ldw	r4,-8(fp)
    4750:	00004e80 	call	4e8 <strlen>
    4754:	10800044 	addi	r2,r2,1
    4758:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    475c:	00000d06 	br	4794 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    4760:	e0bffc17 	ldw	r2,-16(fp)
    4764:	10c00217 	ldw	r3,8(r2)
    4768:	e0bffd17 	ldw	r2,-12(fp)
    476c:	1809883a 	mov	r4,r3
    4770:	e17ffe17 	ldw	r5,-8(fp)
    4774:	100d883a 	mov	r6,r2
    4778:	00049800 	call	4980 <memcmp>
    477c:	1000021e 	bne	r2,zero,4788 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    4780:	e0bffc17 	ldw	r2,-16(fp)
    4784:	00000706 	br	47a4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    4788:	e0bffc17 	ldw	r2,-16(fp)
    478c:	10800017 	ldw	r2,0(r2)
    4790:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4794:	e0fffc17 	ldw	r3,-16(fp)
    4798:	e0bfff17 	ldw	r2,-4(fp)
    479c:	18bff01e 	bne	r3,r2,4760 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    47a0:	0005883a 	mov	r2,zero
}
    47a4:	e037883a 	mov	sp,fp
    47a8:	dfc00117 	ldw	ra,4(sp)
    47ac:	df000017 	ldw	fp,0(sp)
    47b0:	dec00204 	addi	sp,sp,8
    47b4:	f800283a 	ret

000047b8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    47b8:	defffb04 	addi	sp,sp,-20
    47bc:	dfc00415 	stw	ra,16(sp)
    47c0:	df000315 	stw	fp,12(sp)
    47c4:	df000304 	addi	fp,sp,12
    47c8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    47cc:	00800034 	movhi	r2,0
    47d0:	10979204 	addi	r2,r2,24136
    47d4:	10800017 	ldw	r2,0(r2)
    47d8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    47dc:	00003106 	br	48a4 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    47e0:	e0bffd17 	ldw	r2,-12(fp)
    47e4:	10800217 	ldw	r2,8(r2)
    47e8:	1009883a 	mov	r4,r2
    47ec:	00004e80 	call	4e8 <strlen>
    47f0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    47f4:	e0bffd17 	ldw	r2,-12(fp)
    47f8:	10c00217 	ldw	r3,8(r2)
    47fc:	e0bffe17 	ldw	r2,-8(fp)
    4800:	10bfffc4 	addi	r2,r2,-1
    4804:	1885883a 	add	r2,r3,r2
    4808:	10800003 	ldbu	r2,0(r2)
    480c:	10803fcc 	andi	r2,r2,255
    4810:	1080201c 	xori	r2,r2,128
    4814:	10bfe004 	addi	r2,r2,-128
    4818:	10800bd8 	cmpnei	r2,r2,47
    481c:	1000031e 	bne	r2,zero,482c <alt_find_file+0x74>
    {
      len -= 1;
    4820:	e0bffe17 	ldw	r2,-8(fp)
    4824:	10bfffc4 	addi	r2,r2,-1
    4828:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    482c:	e0bffe17 	ldw	r2,-8(fp)
    4830:	e0ffff17 	ldw	r3,-4(fp)
    4834:	1885883a 	add	r2,r3,r2
    4838:	10800003 	ldbu	r2,0(r2)
    483c:	10803fcc 	andi	r2,r2,255
    4840:	1080201c 	xori	r2,r2,128
    4844:	10bfe004 	addi	r2,r2,-128
    4848:	10800be0 	cmpeqi	r2,r2,47
    484c:	1000081e 	bne	r2,zero,4870 <alt_find_file+0xb8>
    4850:	e0bffe17 	ldw	r2,-8(fp)
    4854:	e0ffff17 	ldw	r3,-4(fp)
    4858:	1885883a 	add	r2,r3,r2
    485c:	10800003 	ldbu	r2,0(r2)
    4860:	10803fcc 	andi	r2,r2,255
    4864:	1080201c 	xori	r2,r2,128
    4868:	10bfe004 	addi	r2,r2,-128
    486c:	10000a1e 	bne	r2,zero,4898 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    4870:	e0bffd17 	ldw	r2,-12(fp)
    4874:	10c00217 	ldw	r3,8(r2)
    4878:	e0bffe17 	ldw	r2,-8(fp)
    487c:	1809883a 	mov	r4,r3
    4880:	e17fff17 	ldw	r5,-4(fp)
    4884:	100d883a 	mov	r6,r2
    4888:	00049800 	call	4980 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    488c:	1000021e 	bne	r2,zero,4898 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    4890:	e0bffd17 	ldw	r2,-12(fp)
    4894:	00000806 	br	48b8 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    4898:	e0bffd17 	ldw	r2,-12(fp)
    489c:	10800017 	ldw	r2,0(r2)
    48a0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    48a4:	e0fffd17 	ldw	r3,-12(fp)
    48a8:	00800034 	movhi	r2,0
    48ac:	10979204 	addi	r2,r2,24136
    48b0:	18bfcb1e 	bne	r3,r2,47e0 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    48b4:	0005883a 	mov	r2,zero
}
    48b8:	e037883a 	mov	sp,fp
    48bc:	dfc00117 	ldw	ra,4(sp)
    48c0:	df000017 	ldw	fp,0(sp)
    48c4:	dec00204 	addi	sp,sp,8
    48c8:	f800283a 	ret

000048cc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    48cc:	defffc04 	addi	sp,sp,-16
    48d0:	df000315 	stw	fp,12(sp)
    48d4:	df000304 	addi	fp,sp,12
    48d8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    48dc:	00bffa04 	movi	r2,-24
    48e0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    48e4:	e03ffd15 	stw	zero,-12(fp)
    48e8:	00001d06 	br	4960 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    48ec:	00c00034 	movhi	r3,0
    48f0:	18d72b04 	addi	r3,r3,23724
    48f4:	e0bffd17 	ldw	r2,-12(fp)
    48f8:	10800324 	muli	r2,r2,12
    48fc:	1885883a 	add	r2,r3,r2
    4900:	10800017 	ldw	r2,0(r2)
    4904:	1000131e 	bne	r2,zero,4954 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    4908:	00c00034 	movhi	r3,0
    490c:	18d72b04 	addi	r3,r3,23724
    4910:	e0bffd17 	ldw	r2,-12(fp)
    4914:	10800324 	muli	r2,r2,12
    4918:	1885883a 	add	r2,r3,r2
    491c:	e0ffff17 	ldw	r3,-4(fp)
    4920:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    4924:	00800034 	movhi	r2,0
    4928:	10979604 	addi	r2,r2,24152
    492c:	10c00017 	ldw	r3,0(r2)
    4930:	e0bffd17 	ldw	r2,-12(fp)
    4934:	1880040e 	bge	r3,r2,4948 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    4938:	00800034 	movhi	r2,0
    493c:	10979604 	addi	r2,r2,24152
    4940:	e0fffd17 	ldw	r3,-12(fp)
    4944:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    4948:	e0bffd17 	ldw	r2,-12(fp)
    494c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    4950:	00000606 	br	496c <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4954:	e0bffd17 	ldw	r2,-12(fp)
    4958:	10800044 	addi	r2,r2,1
    495c:	e0bffd15 	stw	r2,-12(fp)
    4960:	e0bffd17 	ldw	r2,-12(fp)
    4964:	10800810 	cmplti	r2,r2,32
    4968:	103fe01e 	bne	r2,zero,48ec <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    496c:	e0bffe17 	ldw	r2,-8(fp)
}
    4970:	e037883a 	mov	sp,fp
    4974:	df000017 	ldw	fp,0(sp)
    4978:	dec00104 	addi	sp,sp,4
    497c:	f800283a 	ret

00004980 <memcmp>:
    4980:	30000d26 	beq	r6,zero,49b8 <memcmp+0x38>
    4984:	20c00003 	ldbu	r3,0(r4)
    4988:	28800003 	ldbu	r2,0(r5)
    498c:	18800c1e 	bne	r3,r2,49c0 <memcmp+0x40>
    4990:	31bfff84 	addi	r6,r6,-2
    4994:	01ffffc4 	movi	r7,-1
    4998:	00000406 	br	49ac <memcmp+0x2c>
    499c:	20c00003 	ldbu	r3,0(r4)
    49a0:	28800003 	ldbu	r2,0(r5)
    49a4:	31bfffc4 	addi	r6,r6,-1
    49a8:	1880051e 	bne	r3,r2,49c0 <memcmp+0x40>
    49ac:	21000044 	addi	r4,r4,1
    49b0:	29400044 	addi	r5,r5,1
    49b4:	31fff91e 	bne	r6,r7,499c <memcmp+0x1c>
    49b8:	0005883a 	mov	r2,zero
    49bc:	f800283a 	ret
    49c0:	1885c83a 	sub	r2,r3,r2
    49c4:	f800283a 	ret

000049c8 <memcpy>:
    49c8:	2005883a 	mov	r2,r4
    49cc:	30000726 	beq	r6,zero,49ec <memcpy+0x24>
    49d0:	218d883a 	add	r6,r4,r6
    49d4:	2007883a 	mov	r3,r4
    49d8:	29c00003 	ldbu	r7,0(r5)
    49dc:	18c00044 	addi	r3,r3,1
    49e0:	29400044 	addi	r5,r5,1
    49e4:	19ffffc5 	stb	r7,-1(r3)
    49e8:	19bffb1e 	bne	r3,r6,49d8 <memcpy+0x10>
    49ec:	f800283a 	ret
