m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl
Egen_clk_65536hz
Z1 w1623158497
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 52
R0
Z4 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_clk_65535hz.vhd
Z5 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_clk_65535hz.vhd
l0
L4 1
V0Y4H6DSiWN878G=N:hMd^3
!s100 aNDn:z4l3>G@3R]Q?HWl<1
Z6 OV;C;2020.1;71
33
Z7 !s110 1623588041
!i10b 1
Z8 !s108 1623588041.000000
Z9 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_clk_65535hz.vhd|
Z10 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_clk_65535hz.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1 NoCoverage 1 CvgOpt 0
Artl
R2
R3
DEx4 work 15 gen_clk_65536hz 0 22 0Y4H6DSiWN878G=N:hMd^3
!i122 52
l14
L10 21
Vd?Gff[:o;f97ln;M>=A<83
!s100 :XM`@`GP4ZD6f_eU`?`[k1
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Egen_sclk
Z13 w1621521512
R2
R3
!i122 31
R0
Z14 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl
Z15 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl
l0
L5 1
VMzjhAk7WgNS6H?5TjLcP`3
!s100 =MdA^JniNQJaB:EgE6Go80
R6
32
Z16 !s110 1621687480
!i10b 1
Z17 !s108 1621687480.000000
Z18 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl|
Z19 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/gen_sclk.vhdl|
!i113 1
R11
Z20 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 8 gen_sclk 0 22 MzjhAk7WgNS6H?5TjLcP`3
!i122 31
l22
L15 61
VLDTJW001QiQkZNHNCL4OL2
!s100 3k@HL8KDjS90PJ@;jnlBb0
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R20
Egen_square
Z21 w1622965192
Z22 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 51
R0
Z23 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
Z24 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
l0
L5 1
VFU_AOjAMhgmG>Z9KdS5Bn3
!s100 7@Z=OHE@NzJzmTl2HC?az3
R6
33
Z25 !s110 1622965202
!i10b 1
Z26 !s108 1622965202.000000
Z27 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd|
Z28 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd|
!i113 1
R11
R12
Artl
R22
R2
R3
DEx4 work 10 gen_square 0 22 FU_AOjAMhgmG>Z9KdS5Bn3
!i122 51
l17
L13 25
V_NXP[Imeb]J>Rgji`8T>Y1
!s100 J8]];Dl4GD];J:23kc60B1
R6
33
R25
!i10b 1
R26
R27
R28
!i113 1
R11
R12
Ei2cmaster
Z29 w1621693062
R2
R3
!i122 38
R0
Z30 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl
Z31 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl
l0
L4 1
VkSdlLf68BK=>TPTa<laig3
!s100 2GPhk:69PE>WZ8M?HJQ3U0
R6
32
Z32 !s110 1621693096
!i10b 1
Z33 !s108 1621693096.000000
Z34 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl|
Z35 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/i2cmaster.vhdl|
!i113 1
R11
R20
Artl
R2
R3
DEx4 work 9 i2cmaster 0 22 kSdlLf68BK=>TPTa<laig3
!i122 38
l51
L16 151
VP;R[<VSnNOIR9Sfagz3X21
!s100 C_bW_3b>WFI:[<2ZXZNGR2
R6
32
R32
!i10b 1
R33
R34
R35
!i113 1
R11
R20
Eosc_sawtooth
Z36 w1624097567
R22
R2
R3
!i122 67
R0
Z37 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sawtooth.vhd
Z38 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sawtooth.vhd
l0
L5 1
V@N4J?XH_8>LHMzzWN]aJE1
!s100 l?bA`HSNGRDgd<LEK?gZ]1
R6
33
Z39 !s110 1624097571
!i10b 1
Z40 !s108 1624097571.000000
Z41 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sawtooth.vhd|
Z42 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sawtooth.vhd|
!i113 1
R11
R12
Artl
R22
R2
R3
DEx4 work 12 osc_sawtooth 0 22 @N4J?XH_8>LHMzzWN]aJE1
!i122 67
l18
L12 23
V68@`dNcfdg4AKdA0E[MRg1
!s100 ;7jdXmVS39H8X`F?_71ML1
R6
33
R39
!i10b 1
R40
R41
R42
!i113 1
R11
R12
Eosc_sin
Z43 w1624268558
R22
R2
R3
!i122 106
R0
Z44 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
Z45 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd
l0
L5 1
Vhc0iZFm1RYghCB=k>10c]2
!s100 WU<UNNCc_aW5bmnni:ARH2
R6
33
Z46 !s110 1624268568
!i10b 1
Z47 !s108 1624268568.000000
Z48 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd|
Z49 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_sin.vhd|
!i113 1
R11
R12
Artl
R22
R2
R3
Z50 DEx4 work 7 osc_sin 0 22 hc0iZFm1RYghCB=k>10c]2
!i122 106
l45
L13 92
V:^;[Pg?Y?9A6Um5aN:@4D2
!s100 [ONMECFY:k^eJf8MHlJoe2
R6
33
R46
!i10b 1
R47
R48
R49
!i113 1
R11
R12
Eosc_triangle
Z51 w1623678995
R22
R2
R3
!i122 64
R0
Z52 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_triangle.vhd
Z53 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_triangle.vhd
l0
L5 1
VIE2DCBH3J5J=h4;mae6o92
!s100 XbBg:g0dQXGQeA7M4e[6=1
R6
33
Z54 !s110 1623679109
!i10b 1
Z55 !s108 1623679109.000000
Z56 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_triangle.vhd|
Z57 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_triangle.vhd|
!i113 1
R11
R12
Artl
R22
R2
R3
DEx4 work 12 osc_triangle 0 22 IE2DCBH3J5J=h4;mae6o92
!i122 64
l20
L12 37
Vc71:O=S687SzSNHQEEBDG0
!s100 beYigWg@GzM>`a[jAFQMY3
R6
33
R54
!i10b 1
R55
R56
R57
!i113 1
R11
R12
Esin_arl
Z58 w1624179295
Z59 DPx9 altera_mf 20 altera_mf_components 0 22 BN6nPmY:UEbXa[^5b@FTW1
R2
R3
!i122 69
R0
Z60 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/sin_arl.vhd
Z61 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/sin_arl.vhd
l0
Z62 L43 1
VD<lJliLnUV8nGmB;OUEzX1
!s100 07eCV?8SC^3CLLd1Ig?2^0
R6
33
Z63 !s110 1624194767
!i10b 1
Z64 !s108 1624194766.000000
Z65 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/sin_arl.vhd|
Z66 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/sin_arl.vhd|
!i113 1
R11
R12
Asyn
R59
R2
R3
DEx4 work 7 sin_arl 0 22 D<lJliLnUV8nGmB;OUEzX1
!i122 69
l57
Z67 L53 34
VMHZgORWmVYdjFNMWHVCO[1
!s100 RR9_oha<Lfi_AO1bAd]kQ1
R6
33
R63
!i10b 1
R64
R65
R66
!i113 1
R11
R12
Esiny1
Z68 w1624183462
R59
R2
R3
!i122 70
R0
Z69 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/siny1.vhd
Z70 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/siny1.vhd
l0
R62
V7KMSb;zPSbcR61IMJHf8F3
!s100 K[?47VeX0:IenjclP@]_R1
R6
33
Z71 !s110 1624194772
!i10b 1
Z72 !s108 1624194771.000000
Z73 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/siny1.vhd|
Z74 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/ip/siny1.vhd|
!i113 1
R11
R12
Asyn
R59
R2
R3
DEx4 work 5 siny1 0 22 7KMSb;zPSbcR61IMJHf8F3
!i122 70
l57
R67
VTGBc1jROdbSRbXSl@Z`9=0
!s100 ZGK;bg1<L^FA7Z0df@OHC3
R6
33
R71
!i10b 1
R72
R73
R74
!i113 1
R11
R12
Etest_gen_sclk
Z75 w1621521722
R2
R3
!i122 23
Z76 d/home/mito/develop/fpga/de1soc/project/sound/vhdl
Z77 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl
Z78 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl
l0
L4 1
V?N5Imd5WhblXWjPb78LfG0
!s100 Fk2DLQT^0III;B6K9Ym]<2
R6
32
Z79 !s110 1621521736
!i10b 1
Z80 !s108 1621521736.000000
Z81 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl|
Z82 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_sclk.vhdl|
!i113 1
R11
R20
Artl
R2
R3
DEx4 work 13 test_gen_sclk 0 22 ?N5Imd5WhblXWjPb78LfG0
!i122 23
l24
L7 35
Vf47ZaJUE4eTT_NgOVRh7n1
!s100 Cb>a42lZbo<I71j3RdkjO2
R6
32
R79
!i10b 1
R80
R81
R82
!i113 1
R11
R20
Etest_gen_square
Z83 w1622964907
R2
R3
!i122 50
R0
Z84 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
Z85 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
l0
L4 1
V^aezmC`k<?^bW1Iz8V9aF2
!s100 CzO06GWKXa4NO4zFlOFY:3
R6
33
Z86 !s110 1622964923
!i10b 1
Z87 !s108 1622964923.000000
Z88 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd|
Z89 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd|
!i113 1
R11
R12
Asim
R2
R3
DEx4 work 15 test_gen_square 0 22 ^aezmC`k<?^bW1Iz8V9aF2
!i122 50
l19
L7 21
VD_lF75C]@HQ<E8SdWQK9`1
!s100 4obH]B`I:`<Bj1DhnCSD<0
R6
33
R86
!i10b 1
R87
R88
R89
!i113 1
R11
R12
Etest_i2c_master
Z90 w1621693073
R2
R3
!i122 39
R0
Z91 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl
Z92 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl
l0
L4 1
V4_d8ci^SU6=RNV37@b@>g3
!s100 ?mi3VXddPSkWHj;KdH85P0
R6
32
Z93 !s110 1621693106
!i10b 1
Z94 !s108 1621693106.000000
Z95 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl|
Z96 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_i2c_master.vhdl|
!i113 1
R11
R20
Asim
R2
R3
DEx4 work 15 test_i2c_master 0 22 4_d8ci^SU6=RNV37@b@>g3
!i122 39
l33
L7 80
VW0f]?nbB@U:g9@acR535k1
!s100 ke4Q;c864doLLnjTWR_5z3
R6
32
R93
!i10b 1
R94
R95
R96
!i113 1
R11
R20
Etest_osc_sawtooth
Z97 w1624097496
R2
R3
!i122 68
R0
Z98 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sawtooth.vhd
Z99 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sawtooth.vhd
l0
L4 1
VNZ@9VFKO2lo8]To@3^SCl2
!s100 z=6]18GU=39=j_kQA[Jcb3
R6
33
Z100 !s110 1624097578
!i10b 1
Z101 !s108 1624097578.000000
Z102 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sawtooth.vhd|
Z103 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sawtooth.vhd|
!i113 1
R11
R12
Asim
R2
R3
DEx4 work 17 test_osc_sawtooth 0 22 NZ@9VFKO2lo8]To@3^SCl2
!i122 68
l26
Z104 L7 28
VgFI_WzTP^]H0HQmHD7?G71
!s100 OKRO:ACd1AA_B2ijF2neJ3
R6
33
R100
!i10b 1
R101
R102
R103
!i113 1
R11
R12
Etest_osc_sin
Z105 w1624195633
R2
R3
!i122 79
R0
Z106 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sin.vhd
Z107 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sin.vhd
l0
L4 1
Vc`A=e^@ZSEC2Jk8[mE7EN1
!s100 N_n0ij7^EFM<2?5dYc<`N1
R6
33
Z108 !s110 1624195637
!i10b 1
Z109 !s108 1624195637.000000
Z110 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sin.vhd|
Z111 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_sin.vhd|
!i113 1
R11
R12
Asim
R2
R3
DEx4 work 12 test_osc_sin 0 22 c`A=e^@ZSEC2Jk8[mE7EN1
!i122 79
l27
L7 29
Vm?`ie2bFl=?jPjTiVNodf2
!s100 @k6lmHl10K=]o]<Ph:mB@3
R6
33
R108
!i10b 1
R109
R110
R111
!i113 1
R11
R12
Etest_osc_triangle
Z112 w1623679050
R2
R3
!i122 80
R0
Z113 8/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_triangle.vhd
Z114 F/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_triangle.vhd
l0
L4 1
VhY]3<;OMV5FbH8Q>?0oIC1
!s100 RGBbZIAEgGVCbmR<fCYDX2
R6
33
Z115 !s110 1624195642
!i10b 1
Z116 !s108 1624195642.000000
Z117 !s90 -reportprogress|300|-work|work|/windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_triangle.vhd|
Z118 !s107 /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_osc_triangle.vhd|
!i113 1
R11
R12
Asim
R2
R3
DEx4 work 17 test_osc_triangle 0 22 hY]3<;OMV5FbH8Q>?0oIC1
!i122 80
l26
R104
VXc<3Q7N`jh:JkkZ:9]J8P2
!s100 cLAL6`1P6EhzFPOGW>Fc[3
R6
33
R115
!i10b 1
R116
R117
R118
!i113 1
R11
R12
