

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4'
================================================================
* Date:           Thu Oct 19 11:50:53 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      208|      208|  10.400 us|  10.400 us|  208|  208|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_373_3_VITIS_LOOP_375_4  |      206|      206|        12|          1|          1|   196|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       34|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     13|      256|     1040|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      320|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     13|      576|     1160|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|    0|  708|    0|
    |ddiv_64ns_64ns_64_5_no_dsp_1_U6    |ddiv_64ns_64ns_64_5_no_dsp_1    |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U5   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|   8|  256|  106|    0|
    |fpext_32ns_64_1_no_dsp_1_U3        |fpext_32ns_64_1_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U2      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U1  |fsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|    0|  226|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  13|  256| 1040|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln373_fu_171_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln373_fu_165_p2              |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          20|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11              |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |gmem1_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_72                  |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   20|         40|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add37_i_reg_267                    |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv38_i_reg_277                   |  32|   0|   32|          0|
    |gmem0_addr_read_reg_242            |  32|   0|   32|          0|
    |icmp_ln373_reg_238                 |   1|   0|    1|          0|
    |indvar_flatten_fu_72               |   8|   0|    8|          0|
    |mul33_i_reg_262                    |  64|   0|   64|          0|
    |sub_i_reg_247                      |  32|   0|   32|          0|
    |icmp_ln373_reg_238                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 320|  32|  257|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                        gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                        gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                        gmem1|       pointer|
|sext_ln371_1          |   in|   62|     ap_none|                                                 sext_ln371_1|        scalar|
|sext_ln371            |   in|   62|     ap_none|                                                   sext_ln371|        scalar|
|empty                 |   in|   32|     ap_none|                                                        empty|        scalar|
|tmp                   |   in|   64|     ap_none|                                                          tmp|        scalar|
|conv32_i              |   in|   64|     ap_none|                                                     conv32_i|        scalar|
|conv36_i              |   in|   64|     ap_none|                                                     conv36_i|        scalar|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv36_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv36_i"   --->   Operation 16 'read' 'conv36_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv32_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv32_i"   --->   Operation 17 'read' 'conv32_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp"   --->   Operation 18 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 19 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln371_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln371"   --->   Operation 20 'read' 'sext_ln371_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln371_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln371_1"   --->   Operation 21 'read' 'sext_ln371_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln371_cast = sext i62 %sext_ln371_read"   --->   Operation 22 'sext' 'sext_ln371_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln371_1_cast = sext i62 %sext_ln371_1_read"   --->   Operation 23 'sext' 'sext_ln371_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_13, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_17, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [kernel_attention.cpp:373]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln373 = icmp_eq  i8 %indvar_flatten_load, i8 196" [kernel_attention.cpp:373]   --->   Operation 29 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln373 = add i8 %indvar_flatten_load, i8 1" [kernel_attention.cpp:373]   --->   Operation 30 'add' 'add_ln373' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %for.inc50.loopexit.i, void %for.inc53.loopexit.i.exitStub" [kernel_attention.cpp:373]   --->   Operation 31 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln375 = store i8 %add_ln373, i8 %indvar_flatten" [kernel_attention.cpp:375]   --->   Operation 32 'store' 'store_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln371_cast" [kernel_attention.cpp:371]   --->   Operation 33 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (36.5ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [kernel_attention.cpp:379]   --->   Operation 34 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln373)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 30.7>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln379 = bitcast i32 %gmem0_addr_read" [kernel_attention.cpp:379]   --->   Operation 35 'bitcast' 'bitcast_ln379' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (30.7ns)   --->   "%sub_i = fsub i32 %bitcast_ln379, i32 %tmp_15" [kernel_attention.cpp:379]   --->   Operation 36 'fsub' 'sub_i' <Predicate = (!icmp_ln373)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 32.6>
ST_4 : Operation 37 [1/1] (6.41ns)   --->   "%conv_i = fpext i32 %sub_i" [kernel_attention.cpp:379]   --->   Operation 37 'fpext' 'conv_i' <Predicate = (!icmp_ln373)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 38 [5/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 38 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.2>
ST_5 : Operation 39 [4/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 39 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 26.2>
ST_6 : Operation 40 [3/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 40 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 26.2>
ST_7 : Operation 41 [2/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 41 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 35.8>
ST_8 : Operation 42 [1/5] (26.2ns)   --->   "%div_i = ddiv i64 %conv_i, i64 %tmp_read" [kernel_attention.cpp:379]   --->   Operation 42 'ddiv' 'div_i' <Predicate = (!icmp_ln373)> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/2] (9.59ns)   --->   "%mul33_i = dmul i64 %div_i, i64 %conv32_i_read" [kernel_attention.cpp:379]   --->   Operation 43 'dmul' 'mul33_i' <Predicate = (!icmp_ln373)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.59>
ST_9 : Operation 44 [1/2] (9.59ns)   --->   "%mul33_i = dmul i64 %div_i, i64 %conv32_i_read" [kernel_attention.cpp:379]   --->   Operation 44 'dmul' 'mul33_i' <Predicate = (!icmp_ln373)> <Delay = 9.59> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 9.59> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 35.4>
ST_10 : Operation 45 [1/1] (35.4ns)   --->   "%add37_i = dadd i64 %mul33_i, i64 %conv36_i_read" [kernel_attention.cpp:379]   --->   Operation 45 'dadd' 'add37_i' <Predicate = (!icmp_ln373)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.60>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln371_1_cast" [kernel_attention.cpp:371]   --->   Operation 48 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (7.60ns)   --->   "%conv38_i = fptrunc i64 %add37_i" [kernel_attention.cpp:379]   --->   Operation 50 'fptrunc' 'conv38_i' <Predicate = (!icmp_ln373)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_373_3_VITIS_LOOP_375_4_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 52 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [kernel_attention.cpp:375]   --->   Operation 54 'specloopname' 'specloopname_ln375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln379_1 = bitcast i32 %conv38_i" [kernel_attention.cpp:379]   --->   Operation 55 'bitcast' 'bitcast_ln379_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (36.5ns)   --->   "%write_ln379 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem1_addr, i32 %bitcast_ln379_1, i4 15" [kernel_attention.cpp:379]   --->   Operation 56 'write' 'write_ln379' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln375 = br void %for.inc.i" [kernel_attention.cpp:375]   --->   Operation 57 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln371_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln371]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv32_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv36_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten      (alloca           ) [ 0100000000000]
conv36_i_read       (read             ) [ 0111111111100]
conv32_i_read       (read             ) [ 0111111111000]
tmp_read            (read             ) [ 0111111110000]
tmp_15              (read             ) [ 0111000000000]
sext_ln371_read     (read             ) [ 0000000000000]
sext_ln371_1_read   (read             ) [ 0000000000000]
sext_ln371_cast     (sext             ) [ 0110000000000]
sext_ln371_1_cast   (sext             ) [ 0111111111110]
specinterface_ln0   (specinterface    ) [ 0000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000]
store_ln0           (store            ) [ 0000000000000]
br_ln0              (br               ) [ 0000000000000]
indvar_flatten_load (load             ) [ 0000000000000]
icmp_ln373          (icmp             ) [ 0111111111110]
add_ln373           (add              ) [ 0000000000000]
br_ln373            (br               ) [ 0000000000000]
store_ln375         (store            ) [ 0000000000000]
gmem0_addr          (getelementptr    ) [ 0000000000000]
gmem0_addr_read     (read             ) [ 0101000000000]
bitcast_ln379       (bitcast          ) [ 0000000000000]
sub_i               (fsub             ) [ 0100100000000]
conv_i              (fpext            ) [ 0100011110000]
div_i               (ddiv             ) [ 0100000001000]
mul33_i             (dmul             ) [ 0100000000100]
add37_i             (dadd             ) [ 0100000000010]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
gmem1_addr          (getelementptr    ) [ 0100000000001]
specpipeline_ln0    (specpipeline     ) [ 0000000000000]
conv38_i            (fptrunc          ) [ 0100000000001]
specloopname_ln0    (specloopname     ) [ 0000000000000]
empty_98            (speclooptripcount) [ 0000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000]
specloopname_ln375  (specloopname     ) [ 0000000000000]
bitcast_ln379_1     (bitcast          ) [ 0000000000000]
write_ln379         (write            ) [ 0000000000000]
br_ln375            (br               ) [ 0000000000000]
ret_ln0             (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln371_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln371">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv32_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv32_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv36_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv36_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_373_3_VITIS_LOOP_375_4_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv36_i_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv36_i_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv32_i_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv32_i_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_15_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln371_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="62" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln371_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln371_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="62" slack="0"/>
<pin id="108" dir="0" index="1" bw="62" slack="0"/>
<pin id="109" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln371_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem0_addr_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln379_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln379/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sub_i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub_i/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv38_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv38_i/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add37_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="0" index="1" bw="64" slack="9"/>
<pin id="138" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add37_i/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="7"/>
<pin id="142" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul33_i/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="3"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln371_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="62" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln371_1_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="62" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_1_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln373_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln373_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln375_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln375/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="gmem0_addr_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bitcast_ln379_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln379/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem1_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="10"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bitcast_ln379_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln379_1/12 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="208" class="1005" name="conv36_i_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="9"/>
<pin id="210" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="conv36_i_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="conv32_i_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="7"/>
<pin id="215" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv32_i_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="3"/>
<pin id="220" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_15_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="228" class="1005" name="sext_ln371_cast_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_cast "/>
</bind>
</comp>

<comp id="233" class="1005" name="sext_ln371_1_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="10"/>
<pin id="235" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln371_1_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln373_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="242" class="1005" name="gmem0_addr_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="sub_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="252" class="1005" name="conv_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="257" class="1005" name="div_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

<comp id="262" class="1005" name="mul33_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul33_i "/>
</bind>
</comp>

<comp id="267" class="1005" name="add37_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add37_i "/>
</bind>
</comp>

<comp id="272" class="1005" name="gmem1_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="conv38_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv38_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="132" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="106" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="182" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="204"><net_src comp="72" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="211"><net_src comp="76" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="216"><net_src comp="82" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="221"><net_src comp="88" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="226"><net_src comp="94" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="231"><net_src comp="149" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="236"><net_src comp="153" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="241"><net_src comp="165" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="112" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="250"><net_src comp="125" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="255"><net_src comp="132" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="260"><net_src comp="143" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="265"><net_src comp="139" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="270"><net_src comp="135" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="275"><net_src comp="192" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="280"><net_src comp="129" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {12 }
	Port: gmem0 | {}
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : gmem1 | {}
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : gmem0 | {2 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : sext_ln371_1 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : sext_ln371 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : empty | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : tmp | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : conv32_i | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 : conv36_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln373 : 2
		add_ln373 : 2
		br_ln373 : 3
		store_ln375 : 3
	State 2
		gmem0_addr_read : 1
	State 3
		sub_i : 1
	State 4
		div_i : 1
	State 5
	State 6
	State 7
	State 8
		mul33_i : 1
	State 9
	State 10
	State 11
	State 12
		write_ln379 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |         add37_i_fu_135        |    3    |    0    |   708   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_139          |    8    |   256   |   106   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |          sub_i_fu_125         |    2    |    0    |   226   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln373_fu_171       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln373_fu_165       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |    conv36_i_read_read_fu_76   |    0    |    0    |    0    |
|          |    conv32_i_read_read_fu_82   |    0    |    0    |    0    |
|          |      tmp_read_read_fu_88      |    0    |    0    |    0    |
|   read   |       tmp_15_read_fu_94       |    0    |    0    |    0    |
|          |  sext_ln371_read_read_fu_100  |    0    |    0    |    0    |
|          | sext_ln371_1_read_read_fu_106 |    0    |    0    |    0    |
|          |  gmem0_addr_read_read_fu_112  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln379_write_fu_117   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  fptrunc |        conv38_i_fu_129        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fpext  |         conv_i_fu_132         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   ddiv   |           grp_fu_143          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |     sext_ln371_cast_fu_149    |    0    |    0    |    0    |
|          |    sext_ln371_1_cast_fu_153   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    13   |   256   |   1066  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add37_i_reg_267     |   64   |
|  conv32_i_read_reg_213  |   64   |
|  conv36_i_read_reg_208  |   64   |
|     conv38_i_reg_277    |   32   |
|      conv_i_reg_252     |   64   |
|      div_i_reg_257      |   64   |
| gmem0_addr_read_reg_242 |   32   |
|    gmem1_addr_reg_272   |   32   |
|    icmp_ln373_reg_238   |    1   |
|  indvar_flatten_reg_201 |    8   |
|     mul33_i_reg_262     |   64   |
|sext_ln371_1_cast_reg_233|   64   |
| sext_ln371_cast_reg_228 |   64   |
|      sub_i_reg_247      |   32   |
|      tmp_15_reg_223     |   32   |
|     tmp_read_reg_218    |   64   |
+-------------------------+--------+
|          Total          |   745  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_139 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_143 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  0.774  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |   256  |  1066  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   745  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    0   |  1001  |  1084  |
+-----------+--------+--------+--------+--------+
