!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/35c89c8f/
ACQUISITION	AutoDaq.v	/^            ACQUISITION = 4'd4,$/;"	c	language:Verilog	module:AutoDaq
ALL_DONE	SlaveDaq.v	/^	ALL_DONE = 5'd19;$/;"	c	language:Verilog	module:SlaveDaq
AcqEnable	SlaveDaq.v	/^	reg AcqEnable;$/;"	r	language:Verilog	module:SlaveDaq
AcqStart	MicrorocControl.v	/^	input AcqStart,$/;"	p	language:Verilog	module:MicrorocControl
AcqStart	SlaveDaq.v	/^	input AcqStart,                 \/\/ External start trigger$/;"	p	language:Verilog	module:SlaveDaq
AcqStart_r1	SlaveDaq.v	/^	reg AcqStart_r1;$/;"	r	language:Verilog	module:SlaveDaq
AcqStart_r2	SlaveDaq.v	/^	reg AcqStart_r2;$/;"	r	language:Verilog	module:SlaveDaq
Acq_Start_Stop	usb_synchronous_slavefifo.v	/^    input Acq_Start_Stop, \/\/maybe from other Clock domain$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
Acq_Start_Stop_sync1	usb_synchronous_slavefifo.v	/^    reg Acq_Start_Stop_sync1 = 1'b0;$/;"	r	language:Verilog	module:usb_synchronous_slavefifo
Acq_Start_Stop_sync2	usb_synchronous_slavefifo.v	/^    reg Acq_Start_Stop_sync2 = 1'b0;$/;"	r	language:Verilog	module:usb_synchronous_slavefifo
AcquiredData	DaqSwitcher.v	/^    output [15:0] AcquiredData,$/;"	p	language:Verilog	module:DaqSwitcher
AcquiredData_en	DaqSwitcher.v	/^    output AcquiredData_en$/;"	p	language:Verilog	module:DaqSwitcher
AcquisitionStartStop	CommandInterpreter.v	/^  output AcquisitionStartStop,$/;"	p	language:Verilog	module:CommandInterpreter
AcquisitionStartTime	MicrorocControl.v	/^	input [15:0] AcquisitionStartTime,$/;"	p	language:Verilog	module:MicrorocControl
AcquisitionTime	DaqControl.v	/^    input [15:0] AcquisitionTime,$/;"	p	language:Verilog	module:DaqControl
AcquisitionTime	SlaveDaq.v	/^	input [15:0] AcquisitionTime,     \/\/ Send from USB, default 8$/;"	p	language:Verilog	module:SlaveDaq
AdcDataNumber	CommandInterpreter.v	/^  output reg [7:0] AdcDataNumber,$/;"	p	language:Verilog	module:CommandInterpreter
AdcDataNumberSet3to0_CAND	CommandParameter.v	/^`define AdcDataNumberSet3to0_CAND                  16'hE2B0$/;"	c	language:Verilog
AdcDataNumberSet7to4_CAND	CommandParameter.v	/^`define AdcDataNumberSet7to4_CAND                  16'hE2C2$/;"	c	language:Verilog
AdcStartDelayTime	CommandInterpreter.v	/^  output reg [3:0] AdcStartDelayTime,$/;"	p	language:Verilog	module:CommandInterpreter
AdcStartDelayTimeSet_CAND	CommandParameter.v	/^`define AdcStartDelayTimeSet_CAND                  16'hE2A8$/;"	c	language:Verilog
AdcStartStop	CommandInterpreter.v	/^  output reg AdcStartStop,$/;"	p	language:Verilog	module:CommandInterpreter
AllDone	DaqControl.v	/^    output AllDone,$/;"	p	language:Verilog	module:DaqControl
AllDone	DaqSwitcher.v	/^    output AllDone,$/;"	p	language:Verilog	module:DaqSwitcher
AllDone	SlaveDaq.v	/^	output reg AllDone,             \/\/Acquisition Stop$/;"	p	language:Verilog	module:SlaveDaq
AsicChainSelect	CommandInterpreter.v	/^  output [3:0] AsicChainSelect, \/\/ Considering the expand board in the future,$/;"	p	language:Verilog	module:CommandInterpreter
AsicChainSelectSet_CAND	CommandParameter.v	/^`define AsicChainSelectSet_CAND                    16'hB0A0$/;"	c	language:Verilog
AsicDatain_r	AsicRamReadout.v	/^	reg AsicDatain_r;$/;"	r	language:Verilog	module:AsicRamReadout
AsicDatain_r1	AsicRamReadout.v	/^	reg AsicDatain_r1;$/;"	r	language:Verilog	module:AsicRamReadout
AsicDatain_r2	AsicRamReadout.v	/^	reg AsicDatain_r2;$/;"	r	language:Verilog	module:AsicRamReadout
AsicDataout	MicrorocControl.v	/^	wire AsicDataout;$/;"	n	language:Verilog	module:MicrorocControl
AsicDin	AsicRamReadout.v	/^	input AsicDin,$/;"	p	language:Verilog	module:AsicRamReadout
AsicRamReadout	AsicRamReadout.v	/^module AsicRamReadout($/;"	m	language:Verilog
AutoDaq	AutoDaq.v	/^module AutoDaq$/;"	m	language:Verilog
AutoDaq_AllDone	DaqControl.v	/^    wire AutoDaq_AllDone;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_AllDone	DaqSwitcher.v	/^    input AutoDaq_AllDone,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_CHIPSATB	DaqSwitcher.v	/^    output AutoDaq_CHIPSATB,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_DataTransmitDone	DaqControl.v	/^    wire AutoDaq_DataTransmitDone;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_DataTransmitDone	DaqSwitcher.v	/^    output AutoDaq_DataTransmitDone,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_EndReadout	DaqControl.v	/^    wire AutoDaq_EndReadout;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_EndReadout	DaqSwitcher.v	/^    output AutoDaq_EndReadout,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_OnceEnd	DaqControl.v	/^    wire AutoDaq_OnceEnd;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_OnceEnd	DaqSwitcher.v	/^    input AutoDaq_OnceEnd,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_PWR_ON_A	DaqControl.v	/^    wire AutoDaq_PWR_ON_A;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_PWR_ON_A	DaqSwitcher.v	/^    input AutoDaq_PWR_ON_A,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_PWR_ON_ADC	DaqControl.v	/^    wire AutoDaq_PWR_ON_ADC;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_PWR_ON_ADC	DaqSwitcher.v	/^    input AutoDaq_PWR_ON_ADC,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_PWR_ON_D	DaqControl.v	/^    wire AutoDaq_PWR_ON_D;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_PWR_ON_D	DaqSwitcher.v	/^    input AutoDaq_PWR_ON_D,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_PWR_ON_DAC	DaqControl.v	/^    wire AutoDaq_PWR_ON_DAC;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_PWR_ON_DAC	DaqSwitcher.v	/^    input AutoDaq_PWR_ON_DAC,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_RESET_B	DaqControl.v	/^    wire AutoDaq_RESET_B;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_RESET_B	DaqSwitcher.v	/^    input AutoDaq_RESET_B,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_START_ACQ	DaqControl.v	/^    wire AutoDaq_START_ACQ;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_START_ACQ	DaqSwitcher.v	/^    input AutoDaq_START_ACQ,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_Start	DaqControl.v	/^    wire AutoDaq_Start;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_Start	DaqSwitcher.v	/^    output AutoDaq_Start,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_StartReadout	DaqControl.v	/^    wire AutoDaq_StartReadout;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_StartReadout	DaqSwitcher.v	/^    input AutoDaq_StartReadout,$/;"	p	language:Verilog	module:DaqSwitcher
AutoDaq_UsbStartStop	DaqControl.v	/^    wire AutoDaq_UsbStartStop;$/;"	n	language:Verilog	module:DaqControl
AutoDaq_UsbStartStop	DaqSwitcher.v	/^    input AutoDaq_UsbStartStop,$/;"	p	language:Verilog	module:DaqSwitcher
BandGapEnable	MicrorocControl.v	/^	input BandGapEnable,\/\/Default: 1 Enable$/;"	p	language:Verilog	module:MicrorocControl
BandGapEnable	ParameterGenerator.v	/^	input BandGapEnable,$/;"	p	language:Verilog	module:ParameterGenerator
BandGapEnable	SlowControlAndReadScopeSet.v	/^	input BandGapEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
BandGapEnable_CAND	CommandParameter.v	/^`define BandGapEnable_CAND                         16'hA1A1$/;"	c	language:Verilog
BandGapPPEnable	MicrorocControl.v	/^	input BandGapPPEnable,$/;"	p	language:Verilog	module:MicrorocControl
BandGapPPEnable	ParameterGenerator.v	/^	input BandGapPPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
BandGapPPEnable	SlowControlAndReadScopeSet.v	/^	input BandGapPPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
BandGapPPEnable_CAND	CommandParameter.v	/^`define BandGapPPEnable_CAND                       16'hA200$/;"	c	language:Verilog
BitShiftDone	BitShiftOut.v	/^	output reg BitShiftDone$/;"	p	language:Verilog	module:BitShiftOut
BitShiftOut	BitShiftOut.v	/^module BitShiftOut($/;"	m	language:Verilog
BitShiftOutStart	BitShiftOut.v	/^	input BitShiftOutStart,$/;"	p	language:Verilog	module:BitShiftOut
BitShiftOutStart	SlowControlAndReadScopeSet.v	/^	wire BitShiftOutStart;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
CHIPRESET	AutoDaq.v	/^            CHIPRESET = 4'd1,$/;"	c	language:Verilog	module:AutoDaq
CHIPSATB	DaqControl.v	/^    input CHIPSATB,$/;"	p	language:Verilog	module:DaqControl
CHIPSATB	DaqSwitcher.v	/^    input CHIPSATB,$/;"	p	language:Verilog	module:DaqSwitcher
CHIPSATB	MicrorocControl.v	/^	input  CHIPSATB,$/;"	p	language:Verilog	module:MicrorocControl
CHIPSATB	SlaveDaq.v	/^	input CHIPSATB,                 \/\/ Chip is full, active L$/;"	p	language:Verilog	module:SlaveDaq
CHIP_RESET	SlaveDaq.v	/^	CHIP_RESET = 5'd1,$/;"	c	language:Verilog	module:SlaveDaq
CK_40N	MicrorocControl.v	/^	output CK_40N,$/;"	p	language:Verilog	module:MicrorocControl
CK_40P	MicrorocControl.v	/^	output CK_40P,$/;"	p	language:Verilog	module:MicrorocControl
CK_5N	MicrorocControl.v	/^	output CK_5N$/;"	p	language:Verilog	module:MicrorocControl
CK_5P	MicrorocControl.v	/^	output CK_5P,$/;"	p	language:Verilog	module:MicrorocControl
COMMAND_ADDRESS_AND_DEFAULT	CommandDecoder.v	/^		parameter [15:0] COMMAND_ADDRESS_AND_DEFAULT = 16'hFFFF$/;"	c	language:Verilog	module:CommandDecoder
COMMAND_ADDRESS_AND_DEFAULT	CommandDecoder_beforeInst.v	/^		parameter [15:0] COMMAND_ADDRESS_AND_DEFAULT = 16'hFFFF$/;"	c	language:Verilog	module:CommandDecoder
COMMAND_WIDTH	CommandDecoder.v	/^		parameter [1:0] COMMAND_WIDTH = 2'b0,$/;"	c	language:Verilog	module:CommandDecoder
COMMAND_WIDTH	CommandDecoder_beforeInst.v	/^		parameter [1:0] COMMAND_WIDTH = 2'b0,$/;"	c	language:Verilog	module:CommandDecoder
COMMAND_WORD	CommandDecoder.v	/^	input [15:0] COMMAND_WORD,$/;"	p	language:Verilog	module:CommandDecoder
COMMAND_WORD	CommandDecoder_beforeInst.v	/^	input [15:0] COMMAND_WORD,$/;"	p	language:Verilog	module:CommandDecoder
COMMAND_WORD	CommandInterpreter.v	/^  wire [15:0] COMMAND_WORD;$/;"	n	language:Verilog	module:CommandInterpreter
CTestChannel	CommandInterpreter.v	/^  reg [7:0] CTestChannel;$/;"	r	language:Verilog	module:CommandInterpreter
CTestChannel	MicrorocControl.v	/^	input [63:0] CTestChannel,$/;"	p	language:Verilog	module:MicrorocControl
CTestChannel	ParameterGenerator.v	/^	input [63:0] CTestChannel,$/;"	p	language:Verilog	module:ParameterGenerator
CTestChannel	SlowControlAndReadScopeSet.v	/^	input [63:0] CTestChannel,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
CTestChannel3to0_CAND	CommandParameter.v	/^`define CTestChannel3to0_CAND                      16'hA160$/;"	c	language:Verilog
CTestChannel7to4_CAND	CommandParameter.v	/^`define CTestChannel7to4_CAND                      16'hA170$/;"	c	language:Verilog
CTestOrInput	CommandInterpreter.v	/^  output reg CTestOrInput,$/;"	p	language:Verilog	module:CommandInterpreter
CTestOrInputSelect_CAND	CommandParameter.v	/^`define CTestOrInputSelect_CAND                    16'hE061$/;"	c	language:Verilog
ChannelAdjust	CommandInterpreter.v	/^  output [255:0] ChannelAdjust,$/;"	p	language:Verilog	module:CommandInterpreter
ChannelAdjust	MicrorocControl.v	/^	input [255:0] ChannelAdjust,              \/\/ MSB to LSB from channel0 to channel 63$/;"	p	language:Verilog	module:MicrorocControl
ChannelAdjust	ParameterGenerator.v	/^	input [255:0] ChannelAdjust,\/\/ MSB to LSB from channel0 to channel 63$/;"	p	language:Verilog	module:ParameterGenerator
ChannelAdjust	SlowControlAndReadScopeSet.v	/^	input [255:0] ChannelAdjust,              \/\/ MSB to LSB from channel0 to channel 63$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ChannelDiscriminatorMask	MicrorocControl.v	/^	input [191:0] ChannelDiscriminatorMask,   \/\/ MSB correspones to Channel 63$/;"	p	language:Verilog	module:MicrorocControl
ChannelDiscriminatorMask	ParameterGenerator.v	/^	input [191:0] ChannelDiscriminatorMask,\/\/ MSB correspones to Channel 63$/;"	p	language:Verilog	module:ParameterGenerator
ChannelDiscriminatorMask	SlowControlAndReadScopeSet.v	/^	input [191:0] ChannelDiscriminatorMask,   \/\/ MSB correspones to Channel 63$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ChipFull	SlaveDaq.v	/^	wire ChipFull;$/;"	n	language:Verilog	module:SlaveDaq
ChipID	MicrorocControl.v	/^	input [7:0] ChipID,$/;"	p	language:Verilog	module:MicrorocControl
ChipID	ParameterGenerator.v	/^	input [7:0] ChipID,$/;"	p	language:Verilog	module:ParameterGenerator
ChipID	SlowControlAndReadScopeSet.v	/^	input [7:0] ChipID,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ChipID3to0_CAND	CommandParameter.v	/^`define ChipID3to0_CAND                            16'hA1B1$/;"	c	language:Verilog
ChipID7to4_CAND	CommandParameter.v	/^`define ChipID7to4_CAND                            16'hA1CA$/;"	c	language:Verilog
ChipSatB_r1	SlaveDaq.v	/^	reg ChipSatB_r1, ChipSatB_r2;$/;"	r	language:Verilog	module:SlaveDaq
ChipSatB_r2	SlaveDaq.v	/^	reg ChipSatB_r1, ChipSatB_r2;$/;"	r	language:Verilog	module:SlaveDaq
ChipSatbEnable	MicrorocControl.v	/^	input ChipSatbEnable,                     \/\/ Default: 1 Valid$/;"	p	language:Verilog	module:MicrorocControl
ChipSatbEnable	ParameterGenerator.v	/^	input ChipSatbEnable,\/\/ Default: 1 Valid$/;"	p	language:Verilog	module:ParameterGenerator
ChipSatbEnable	SlowControlAndReadScopeSet.v	/^	input ChipSatbEnable,                     \/\/ Default: 1 Valid$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Chip_full	AutoDaq.v	/^wire Chip_full = Chipsatb_sync2 & !Chipsatb_sync1; \/\/falling edge indicates that one or more A/;"	n	language:Verilog	module:AutoDaq
Chipsatb	AutoDaq.v	/^  input Chipsatb,    \/\/Chip is full, Active L$/;"	p	language:Verilog	module:AutoDaq
Chipsatb_sync1	AutoDaq.v	/^reg Chipsatb_sync1,Chipsatb_sync2;$/;"	r	language:Verilog	module:AutoDaq
Chipsatb_sync2	AutoDaq.v	/^reg Chipsatb_sync1,Chipsatb_sync2;$/;"	r	language:Verilog	module:AutoDaq
CkMux	MicrorocControl.v	/^	input CkMux,                              \/\/ Bypass Synchronous PowerOnDigital for SRo, CK5, /;"	p	language:Verilog	module:MicrorocControl
CkMux	ParameterGenerator.v	/^	input CkMux,\/\/ Bypass Synchronous PowerOnDigital for SRo, CK5, CK40 Default: 1 bypass POD$/;"	p	language:Verilog	module:ParameterGenerator
CkMux	SlowControlAndReadScopeSet.v	/^	input CkMux,                              \/\/ Bypass Synchronous PowerOnDigital for SRo, CK5, /;"	p	language:Verilog	module:SlowControlAndReadScopeSet
CkMux_CAND	CommandParameter.v	/^`define CkMux_CAND                                 16'hA001$/;"	c	language:Verilog
Clk	AutoDaq.v	/^  input Clk,         \/\/40M$/;"	p	language:Verilog	module:AutoDaq
Clk	CommandDecoder.v	/^	input Clk,$/;"	p	language:Verilog	module:CommandDecoder
Clk	CommandDecoder_beforeInst.v	/^	input Clk,$/;"	p	language:Verilog	module:CommandDecoder
Clk	CommandInterpreter.v	/^  input Clk,$/;"	p	language:Verilog	module:CommandInterpreter
Clk	ConfigurationParameterDistribution.v	/^    input Clk,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
Clk	DaqControl.v	/^    input Clk,$/;"	p	language:Verilog	module:DaqControl
Clk	ExternalRazGenerate.v	/^	input Clk,$/;"	p	language:Verilog	module:ExternalRazGenerate
Clk	HoldGenerate.v	/^	input Clk,$/;"	p	language:Verilog	module:HoldGenerate
Clk	MicrorocControl.v	/^	input Clk,$/;"	p	language:Verilog	module:MicrorocControl
Clk	ParameterGenerator.v	/^	input Clk,$/;"	p	language:Verilog	module:ParameterGenerator
Clk	SlaveDaq.v	/^	input Clk,$/;"	p	language:Verilog	module:SlaveDaq
Clk	SlowControlAndReadScopeSet.v	/^	input Clk,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Clk	TimeStampSyncAndDataTrigger.v	/^	input Clk,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
Clk40M	FPGA_Top.v	/^	input Clk40M,$/;"	p	language:Verilog	module:FPGA_Top
Clk5M	BitShiftOut.v	/^	input Clk5M,$/;"	p	language:Verilog	module:BitShiftOut
Clk5M	MicrorocControl.v	/^	input Clk5M,							  \/\/ Clock for Microroc Configuration. If SlowClock is 5M, this clock shou/;"	p	language:Verilog	module:MicrorocControl
ClkDestination	PulseSynchronous.v	/^    input ClkDestination,$/;"	p	language:Verilog	module:PulseSynchronous
ClkSource	PulseSynchronous.v	/^    input ClkSource,$/;"	p	language:Verilog	module:PulseSynchronous
CommandDecoder	CommandDecoder.v	/^module CommandDecoder$/;"	m	language:Verilog
CommandDecoder	CommandDecoder_beforeInst.v	/^module CommandDecoder$/;"	m	language:Verilog
CommandFifoEmpty	CommandInterpreter.v	/^  wire CommandFifoEmpty;$/;"	n	language:Verilog	module:CommandInterpreter
CommandFifoReadEn	CommandDecoder.v	/^	input CommandFifoReadEn,$/;"	p	language:Verilog	module:CommandDecoder
CommandFifoReadEn	CommandDecoder_beforeInst.v	/^	input CommandFifoReadEn,$/;"	p	language:Verilog	module:CommandDecoder
CommandFifoReadEn	CommandInterpreter.v	/^  reg CommandFifoReadEn;$/;"	r	language:Verilog	module:CommandInterpreter
CommandInterpreter	CommandInterpreter.v	/^module CommandInterpreter($/;"	m	language:Verilog
CommandOut	CommandDecoder.v	/^	output reg [COMMAND_WIDTH:0] CommandOut$/;"	p	language:Verilog	module:CommandDecoder
CommandOut	CommandDecoder_beforeInst.v	/^	output reg [COMMAND_WIDTH:0] CommandOut$/;"	p	language:Verilog	module:CommandDecoder
CommandWord	CommandInterpreter.v	/^  input [15:0] CommandWord,$/;"	p	language:Verilog	module:CommandInterpreter
CommandWordEn	CommandInterpreter.v	/^  input CommandWordEn,$/;"	p	language:Verilog	module:CommandInterpreter
ConfigFifoDataIn	SlowControlAndReadScopeSet.v	/^	wire [15:0] ConfigFifoDataIn;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigFifoDataOut	SlowControlAndReadScopeSet.v	/^	wire [15:0] ConfigFifoDataOut;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigFifoEmpty	SlowControlAndReadScopeSet.v	/^	wire ConfigFifoEmpty;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigFifoReadEn	SlowControlAndReadScopeSet.v	/^	wire ConfigFifoReadEn;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigFifoWriteEn	SlowControlAndReadScopeSet.v	/^	wire ConfigFifoWriteEn;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigParameterGeneratorDone	SlowControlAndReadScopeSet.v	/^	wire ConfigParameterGeneratorDone;$/;"	n	language:Verilog	module:SlowControlAndReadScopeSet
ConfigurationParameterDistribution	ConfigurationParameterDistribution.v	/^module ConfigurationParameterDistribution($/;"	m	language:Verilog
ControlWord	usb_synchronous_slavefifo.v	/^    output reg [15:0] ControlWord,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
CounterMax	CommandInterpreter.v	/^  output reg [15:0] CounterMax,$/;"	p	language:Verilog	module:CommandInterpreter
CounterMaxSet11to8_CAND	CommandParameter.v	/^`define CounterMaxSet11to8_CAND                    16'hE133$/;"	c	language:Verilog
CounterMaxSet15to12_CAND	CommandParameter.v	/^`define CounterMaxSet15to12_CAND                   16'hE141$/;"	c	language:Verilog
CounterMaxSet3to0_CAND	CommandParameter.v	/^`define CounterMaxSet3to0_CAND                     16'hE118$/;"	c	language:Verilog
CounterMaxSet7to4_CAND	CommandParameter.v	/^`define CounterMaxSet7to4_CAND                     16'hE128$/;"	c	language:Verilog
Ctr_rd_en	usb_synchronous_slavefifo.v	/^    output reg Ctr_rd_en,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
CurrentState	AsicRamReadout.v	/^	reg [1:0] CurrentState;$/;"	r	language:Verilog	module:AsicRamReadout
CurrentState	BitShiftOut.v	/^	reg [2:0] CurrentState;$/;"	r	language:Verilog	module:BitShiftOut
CurrentState	ParameterGenerator.v	/^	reg [2:0] CurrentState;$/;"	r	language:Verilog	module:ParameterGenerator
DATA_OUT	BitShiftOut.v	/^					DATA_OUT = 3'd4,$/;"	c	language:Verilog	module:BitShiftOut
DATA_WIDTH	AsicRamReadout.v	/^	localparam DATA_WIDTH = 4'd15;$/;"	c	language:Verilog	module:AsicRamReadout
DELAY_CONST	ExternalRazGenerate.v	/^	reg [5:0] DELAY_CONST;$/;"	r	language:Verilog	module:ExternalRazGenerate
DONE	AsicRamReadout.v	/^	DONE  = 2'b10;$/;"	c	language:Verilog	module:AsicRamReadout
DONE	BitShiftOut.v	/^					DONE = 3'd7;$/;"	c	language:Verilog	module:BitShiftOut
DOUT1B	MicrorocControl.v	/^	input DOUT1B,$/;"	p	language:Verilog	module:MicrorocControl
DOUT1B	Redundancy.v	/^	input DOUT1B,$/;"	p	language:Verilog	module:Redundancy
DOUT2B	MicrorocControl.v	/^	input DOUT2B,$/;"	p	language:Verilog	module:MicrorocControl
DOUT2B	Redundancy.v	/^	input DOUT2B,$/;"	p	language:Verilog	module:Redundancy
Dac0Vth	MicrorocControl.v	/^	input [9:0] Dac0Vth,$/;"	p	language:Verilog	module:MicrorocControl
Dac0Vth	ParameterGenerator.v	/^	input [9:0] Dac0Vth,$/;"	p	language:Verilog	module:ParameterGenerator
Dac0Vth	SlowControlAndReadScopeSet.v	/^	input [9:0] Dac0Vth,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Dac1Vth	MicrorocControl.v	/^	input [9:0] Dac1Vth,$/;"	p	language:Verilog	module:MicrorocControl
Dac1Vth	ParameterGenerator.v	/^	input [9:0] Dac1Vth,$/;"	p	language:Verilog	module:ParameterGenerator
Dac1Vth	SlowControlAndReadScopeSet.v	/^	input [9:0] Dac1Vth,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Dac2Vth	MicrorocControl.v	/^	input [9:0] Dac2Vth,                      \/\/ MSB->LSB$/;"	p	language:Verilog	module:MicrorocControl
Dac2Vth	ParameterGenerator.v	/^	input [9:0] Dac2Vth, \/\/ MSB->LSB$/;"	p	language:Verilog	module:ParameterGenerator
Dac2Vth	SlowControlAndReadScopeSet.v	/^	input [9:0] Dac2Vth,                      \/\/ MSB->LSB$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Dac4bit	CommandInterpreter.v	/^  reg [3:0] Dac4bit[0:63];$/;"	r	language:Verilog	module:CommandInterpreter
Dac4bitPPEnable	MicrorocControl.v	/^	input Dac4bitPPEnable,$/;"	p	language:Verilog	module:MicrorocControl
Dac4bitPPEnable	ParameterGenerator.v	/^	input Dac4bitPPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
Dac4bitPPEnable	SlowControlAndReadScopeSet.v	/^	input Dac4bitPPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Dac4bitPPEnable_CAND	CommandParameter.v	/^`define Dac4bitPPEnable_CAND                       16'hA230$/;"	c	language:Verilog
DacEnable	MicrorocControl.v	/^	input DacEnable,\/\/Default: 1 Enable$/;"	p	language:Verilog	module:MicrorocControl
DacEnable	ParameterGenerator.v	/^	input DacEnable,$/;"	p	language:Verilog	module:ParameterGenerator
DacEnable	SlowControlAndReadScopeSet.v	/^	input DacEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
DacEnable_CAND	CommandParameter.v	/^`define DacEnable_CAND                             16'hA091$/;"	c	language:Verilog
DacPPEnable	MicrorocControl.v	/^	input DacPPEnable,$/;"	p	language:Verilog	module:MicrorocControl
DacPPEnable	ParameterGenerator.v	/^	input DacPPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
DacPPEnable	SlowControlAndReadScopeSet.v	/^	input DacPPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
DacPPEnable_CAND	CommandParameter.v	/^`define DacPPEnable_CAND                           16'hA2F0$/;"	c	language:Verilog
DacSelect	CommandInterpreter.v	/^  output reg [1:0] DacSelect,$/;"	p	language:Verilog	module:CommandInterpreter
DacStep	CommandInterpreter.v	/^  output reg [9:0] DacStep,$/;"	p	language:Verilog	module:CommandInterpreter
DaqControl	DaqControl.v	/^module DaqControl($/;"	m	language:Verilog
DaqData	DaqControl.v	/^    output [15:0] DaqData,$/;"	p	language:Verilog	module:DaqControl
DaqData_en	DaqControl.v	/^    output DaqData_en,$/;"	p	language:Verilog	module:DaqControl
DaqSelect	CommandInterpreter.v	/^  output reg DaqSelect,$/;"	p	language:Verilog	module:CommandInterpreter
DaqSelect	DaqControl.v	/^    input DaqSelect,$/;"	p	language:Verilog	module:DaqControl
DaqSelect	DaqSwitcher.v	/^    input DaqSelect,$/;"	p	language:Verilog	module:DaqSwitcher
DaqSelet	MicrorocControl.v	/^	input DaqSelet,$/;"	p	language:Verilog	module:MicrorocControl
DaqSwitcher	DaqSwitcher.v	/^module DaqSwitcher($/;"	m	language:Verilog
DataCount	AsicRamReadout.v	/^	reg [3:0] DataCount;$/;"	r	language:Verilog	module:AsicRamReadout
DataEndCount	SlaveDaq.v	/^	reg [11:0] DataEndCount;$/;"	r	language:Verilog	module:SlaveDaq
DataFull	AsicRamReadout.v	/^	wire DataFull;$/;"	n	language:Verilog	module:AsicRamReadout
DataToSlaveDaq	DaqControl.v	/^    wire [15:0] DataToSlaveDaq;$/;"	n	language:Verilog	module:DaqControl
DataToSlaveDaq	DaqSwitcher.v	/^    output [15:0] DataToSlaveDaq,$/;"	p	language:Verilog	module:DaqSwitcher
DataToSlaveDaq_en	DaqControl.v	/^    wire DataToSlaveDaq_en;$/;"	n	language:Verilog	module:DaqControl
DataToSlaveDaq_en	DaqSwitcher.v	/^    output DataToSlaveDaq_en,$/;"	p	language:Verilog	module:DaqSwitcher
DataTransmitDone	DaqControl.v	/^    input DataTransmitDone,$/;"	p	language:Verilog	module:DaqControl
DataTransmitDone	DaqSwitcher.v	/^    input DataTransmitDone,$/;"	p	language:Verilog	module:DaqSwitcher
DataTransmitDone	MicrorocControl.v	/^	wire DataTransmitDone;$/;"	n	language:Verilog	module:MicrorocControl
DataTransmitDone	SlaveDaq.v	/^	input DataTransmitDone$/;"	p	language:Verilog	module:SlaveDaq
DataTrigger	TimeStampSyncAndDataTrigger.v	/^	input DataTrigger,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
DataTriggerEnable	TimeStampSyncAndDataTrigger.v	/^	input DataTriggerEnable,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
DataoutChannelSelect	MicrorocControl.v	/^	input [1:0] DataoutChannelSelect,         \/\/ Default: 11 Valid$/;"	p	language:Verilog	module:MicrorocControl
DataoutChannelSelect	ParameterGenerator.v	/^	input [1:0] DataoutChannelSelect,\/\/ Default: 11 Valid$/;"	p	language:Verilog	module:ParameterGenerator
DataoutChannelSelect	SlowControlAndReadScopeSet.v	/^	input [1:0] DataoutChannelSelect,         \/\/ Default: 11 Valid$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
DataoutChannelSelect_CAND	CommandParameter.v	/^`define DataoutChannelSelect_CAND                  16'hA0B3$/;"	c	language:Verilog
DelayCount	BitShiftOut.v	/^	reg [2:0] DelayCount;$/;"	r	language:Verilog	module:BitShiftOut
DelayCount	SlaveDaq.v	/^	reg [15:0] DelayCount;$/;"	r	language:Verilog	module:SlaveDaq
DiscriMask	CommandInterpreter.v	/^  reg [2:0] DiscriMask;$/;"	r	language:Verilog	module:CommandInterpreter
DiscriMask_CAND	CommandParameter.v	/^`define DiscriMask_CAND                            16'hA2C7$/;"	c	language:Verilog
Discriminator0PPEnable	MicrorocControl.v	/^	input Discriminator0PPEnable,$/;"	p	language:Verilog	module:MicrorocControl
Discriminator0PPEnable	ParameterGenerator.v	/^	input Discriminator0PPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
Discriminator0PPEnable	SlowControlAndReadScopeSet.v	/^	input Discriminator0PPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Discriminator1PPEnable	MicrorocControl.v	/^	input Discriminator1PPEnable,$/;"	p	language:Verilog	module:MicrorocControl
Discriminator1PPEnable	ParameterGenerator.v	/^	input Discriminator1PPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
Discriminator1PPEnable	SlowControlAndReadScopeSet.v	/^	input Discriminator1PPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
Discriminator2PPEnable	MicrorocControl.v	/^	input Discriminator2PPEnable,$/;"	p	language:Verilog	module:MicrorocControl
Discriminator2PPEnable	ParameterGenerator.v	/^	input Discriminator2PPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
Discriminator2PPEnable	SlowControlAndReadScopeSet.v	/^	input Discriminator2PPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
DiscriminatorPPEnable_CAND	CommandParameter.v	/^`define DiscriminatorPPEnable_CAND                 16'hA210$/;"	c	language:Verilog
Dout	Redundancy.v	/^	output Dout,$/;"	p	language:Verilog	module:Redundancy
END_DATA	SlaveDaq.v	/^	END_DATA = 5'd13,	$/;"	c	language:Verilog	module:SlaveDaq
END_ONCE	BitShiftOut.v	/^					END_ONCE = 3'd5,$/;"	c	language:Verilog	module:BitShiftOut
END_PROCESS	ParameterGenerator.v	/^					END_PROCESS = 3'd5;$/;"	c	language:Verilog	module:ParameterGenerator
END_READOUT	AutoDaq.v	/^            END_READOUT = 4'd8;$/;"	c	language:Verilog	module:AutoDaq
END_READOUT1	MicrorocControl.v	/^	input END_READOUT1,$/;"	p	language:Verilog	module:MicrorocControl
END_READOUT1	Redundancy.v	/^	input END_READOUT1,$/;"	p	language:Verilog	module:Redundancy
END_READOUT2	MicrorocControl.v	/^	input END_READOUT2,$/;"	p	language:Verilog	module:MicrorocControl
END_READOUT2	Redundancy.v	/^	input END_READOUT2,$/;"	p	language:Verilog	module:Redundancy
EP2_ADDR	usb_synchronous_slavefifo.v	/^    localparam EP2_ADDR = 2'b00;$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
EP6_ADDR	usb_synchronous_slavefifo.v	/^    localparam EP6_ADDR = 2'b10;$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
EndDac	CommandInterpreter.v	/^  output reg [9:0] EndDac,$/;"	p	language:Verilog	module:CommandInterpreter
EndHoldTime	CommandInterpreter.v	/^  output reg [15:0] EndHoldTime,$/;"	p	language:Verilog	module:CommandInterpreter
EndHoldTime	DaqControl.v	/^    input [15:0] EndHoldTime,$/;"	p	language:Verilog	module:DaqControl
EndHoldTime	SlaveDaq.v	/^	input [15:0] EndHoldTime,$/;"	p	language:Verilog	module:SlaveDaq
EndHoldTimeSet11to8_CAND	CommandParameter.v	/^`define EndHoldTimeSet11to8_CAND                   16'hE270$/;"	c	language:Verilog
EndHoldTimeSet15to12_CAND	CommandParameter.v	/^`define EndHoldTimeSet15to12_CAND                  16'hE280$/;"	c	language:Verilog
EndHoldTimeSet3to0_CAND	CommandParameter.v	/^`define EndHoldTimeSet3to0_CAND                    16'hE254$/;"	c	language:Verilog
EndHoldTimeSet7to4_CAND	CommandParameter.v	/^`define EndHoldTimeSet7to4_CAND                    16'hE261$/;"	c	language:Verilog
EndRead	SlaveDaq.v	/^	wire EndRead;$/;"	n	language:Verilog	module:SlaveDaq
EndReadout	DaqControl.v	/^    input EndReadout,$/;"	p	language:Verilog	module:DaqControl
EndReadout	DaqSwitcher.v	/^    input EndReadout,$/;"	p	language:Verilog	module:DaqSwitcher
EndReadout	MicrorocControl.v	/^	wire EndReadout;$/;"	n	language:Verilog	module:MicrorocControl
EndReadout	Redundancy.v	/^	output EndReadout,$/;"	p	language:Verilog	module:Redundancy
EndReadout	SlaveDaq.v	/^	input EndReadout,               \/\/ Digitial RAM end reading signal. Active H$/;"	p	language:Verilog	module:SlaveDaq
EndReadoutChannelSelect	MicrorocControl.v	/^	input EndReadoutChannelSelect,            \/\/ Default: 1 EndReadout1$/;"	p	language:Verilog	module:MicrorocControl
EndReadoutChannelSelect	ParameterGenerator.v	/^	input EndReadoutChannelSelect, \/\/ Default: 1 EndReadout1$/;"	p	language:Verilog	module:ParameterGenerator
EndReadoutChannelSelect	SlowControlAndReadScopeSet.v	/^	input EndReadoutChannelSelect,            \/\/ Default: 1 EndReadout1$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
EndReadoutChannelSelect_CAND	CommandParameter.v	/^`define EndReadoutChannelSelect_CAND               16'hA0E1$/;"	c	language:Verilog
EndReadout_r1	SlaveDaq.v	/^	reg EndReadout_r1;$/;"	r	language:Verilog	module:SlaveDaq
EndReadout_r2	SlaveDaq.v	/^	reg EndReadout_r2;$/;"	r	language:Verilog	module:SlaveDaq
End_Readout	AutoDaq.v	/^  input End_Readout, \/\/Digitial RAM end reading signal, Active H$/;"	p	language:Verilog	module:AutoDaq
End_Readout_sync1	AutoDaq.v	/^reg End_Readout_sync1,End_Readout_sync2;$/;"	r	language:Verilog	module:AutoDaq
End_Readout_sync2	AutoDaq.v	/^reg End_Readout_sync1,End_Readout_sync2;$/;"	r	language:Verilog	module:AutoDaq
ExternalAdcStartStop_CAND	CommandParameter.v	/^`define ExternalAdcStartStop_CAND                  16'hF0B0$/;"	c	language:Verilog
ExternalFifoData	AsicRamReadout.v	/^	output reg [15:0] ExternalFifoData,$/;"	p	language:Verilog	module:AsicRamReadout
ExternalFifoData	MicrorocControl.v	/^	output [15:0] ExternalFifoData,$/;"	p	language:Verilog	module:MicrorocControl
ExternalFifoData	ParameterGenerator.v	/^	output reg [15:0] ExternalFifoData,$/;"	p	language:Verilog	module:ParameterGenerator
ExternalFifoDataIn	BitShiftOut.v	/^	input [15:0] ExternalFifoDataIn,$/;"	p	language:Verilog	module:BitShiftOut
ExternalFifoEmpty	BitShiftOut.v	/^	input ExternalFifoEmpty,$/;"	p	language:Verilog	module:BitShiftOut
ExternalFifoEmpty	MicrorocControl.v	/^	input ExternalFifoEmpty,$/;"	p	language:Verilog	module:MicrorocControl
ExternalFifoFull	MicrorocControl.v	/^	input ExternalFifoFull,$/;"	p	language:Verilog	module:MicrorocControl
ExternalFifoReadEn	BitShiftOut.v	/^	output reg ExternalFifoReadEn,$/;"	p	language:Verilog	module:BitShiftOut
ExternalFifoWriteEn	AsicRamReadout.v	/^	output reg ExternalFifoWriteEn,$/;"	p	language:Verilog	module:AsicRamReadout
ExternalFifoWriteEn	MicrorocControl.v	/^	output ExternalFifoWriteEn,$/;"	p	language:Verilog	module:MicrorocControl
ExternalFifoWriteEn	ParameterGenerator.v	/^	output reg ExternalFifoWriteEn,$/;"	p	language:Verilog	module:ParameterGenerator
ExternalRazDelayTime	ExternalRazGenerate.v	/^	input [3:0] ExternalRazDelayTime,$/;"	p	language:Verilog	module:ExternalRazGenerate
ExternalRazDelayTime	MicrorocControl.v	/^	input [3:0] ExternalRazDelayTime,$/;"	p	language:Verilog	module:MicrorocControl
ExternalRazDelayTime_CAND	CommandParameter.v	/^`define ExternalRazDelayTime_CAND                  16'hA3A7$/;"	c	language:Verilog
ExternalRazGenerate	ExternalRazGenerate.v	/^module ExternalRazGenerate($/;"	m	language:Verilog
ExternalRazModeSelect_CAND	CommandParameter.v	/^`define ExternalRazModeSelect_CAND                 16'hA293$/;"	c	language:Verilog
ExternalRazSignalEnable	MicrorocControl.v	/^	input ExternalRazSignalEnable,            \/\/ Default: 0 Disable$/;"	p	language:Verilog	module:MicrorocControl
ExternalRazSignalEnable	ParameterGenerator.v	/^	input ExternalRazSignalEnable,\/\/ Default: 0 Disable$/;"	p	language:Verilog	module:ParameterGenerator
ExternalRazSignalEnable	SlowControlAndReadScopeSet.v	/^	input ExternalRazSignalEnable,            \/\/ Default: 0 Disable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ExternalRazSignalEnable_CAND	CommandParameter.v	/^`define ExternalRazSignalEnable_CAND               16'hA030$/;"	c	language:Verilog
ExternalRaz_en	ExternalRazGenerate.v	/^	input ExternalRaz_en,$/;"	p	language:Verilog	module:ExternalRazGenerate
ExternalTrigger	DaqControl.v	/^    input ExternalTrigger$/;"	p	language:Verilog	module:DaqControl
ExternalTrigger	DaqSwitcher.v	/^    input ExternalTrigger,$/;"	p	language:Verilog	module:DaqSwitcher
ExternalTriggerEnable	MicrorocControl.v	/^	input ExternalTriggerEnable,              \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:MicrorocControl
ExternalTriggerEnable	ParameterGenerator.v	/^	input ExternalTriggerEnable, \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:ParameterGenerator
ExternalTriggerEnable	SlowControlAndReadScopeSet.v	/^	input ExternalTriggerEnable,              \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ExternalTriggerEnable_CAND	CommandParameter.v	/^`define ExternalTriggerEnable_CAND                 16'hA051$/;"	c	language:Verilog
FD_BUS	usb_synchronous_slavefifo.v	/^    inout [15:0] FD_BUS,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
FD_BUS_OUT	usb_synchronous_slavefifo.v	/^    reg [15:0] FD_BUS_OUT = 16'b0;$/;"	r	language:Verilog	module:usb_synchronous_slavefifo
FIFOADR	usb_synchronous_slavefifo.v	/^    output [1:0] FIFOADR,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
FIFO_LATENCY	SlaveDaq.v	/^	FIFO_LATENCY = 5'd18, \/\/ It seems that the USB FIFO has write latency, stay at this state in /;"	c	language:Verilog	module:SlaveDaq
FLAGA	usb_synchronous_slavefifo.v	/^    input FLAGA,\/\/EP6 Empty flag$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
FLAGB	usb_synchronous_slavefifo.v	/^    input FLAGB,\/\/EP6 full flag$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
FLAGC	usb_synchronous_slavefifo.v	/^    input FLAGC, \/\/EP2 Empty flag$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
FPGA_Top	FPGA_Top.v	/^module FPGA_Top($/;"	m	language:Verilog
FifoReadResetBusy	CommandInterpreter.v	/^  wire FifoReadResetBusy;$/;"	n	language:Verilog	module:CommandInterpreter
FifoReady	CommandInterpreter.v	/^  wire FifoReady;$/;"	n	language:Verilog	module:CommandInterpreter
FifoWriteResetBusy	CommandInterpreter.v	/^  wire FifoWriteResetBusy;$/;"	n	language:Verilog	module:CommandInterpreter
ForceExternalRaz	DaqControl.v	/^    output ForceExternalRaz,$/;"	p	language:Verilog	module:DaqControl
ForceExternalRaz	DaqSwitcher.v	/^    output ForceExternalRaz,$/;"	p	language:Verilog	module:DaqSwitcher
ForceExternalRaz	SlaveDaq.v	/^	output reg ForceExternalRaz,    \/\/Active H, When the start does not come, force externalRaz$/;"	p	language:Verilog	module:SlaveDaq
ForceMicrorocAcqReset	CommandInterpreter.v	/^  output reg ForceMicrorocAcqReset,$/;"	p	language:Verilog	module:CommandInterpreter
ForceRaz	ExternalRazGenerate.v	/^	input ForceRaz,$/;"	p	language:Verilog	module:ExternalRazGenerate
GET_DATA	BitShiftOut.v	/^					GET_DATA = 3'd3,$/;"	c	language:Verilog	module:BitShiftOut
GainBoostEnable	MicrorocControl.v	/^	input GainBoostEnable,                    \/\/ Default: 1$/;"	p	language:Verilog	module:MicrorocControl
GainBoostEnable	ParameterGenerator.v	/^	input GainBoostEnable, \/\/ Default: 1$/;"	p	language:Verilog	module:ParameterGenerator
GainBoostEnable	SlowControlAndReadScopeSet.v	/^	input GainBoostEnable,                    \/\/ Default: 1$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
GainBoostEnable_CAND	CommandParameter.v	/^`define GainBoostEnable_CAND                       16'hA151$/;"	c	language:Verilog
HOLD	MicrorocControl.v	/^	output HOLD,$/;"	p	language:Verilog	module:MicrorocControl
HighGainShaperFeedbackSelect	MicrorocControl.v	/^	input [1:0] HighGainShaperFeedbackSelect, \/\/ Default: 10$/;"	p	language:Verilog	module:MicrorocControl
HighGainShaperFeedbackSelect	ParameterGenerator.v	/^	input [1:0] HighGainShaperFeedbackSelect, \/\/ Default: 10$/;"	p	language:Verilog	module:ParameterGenerator
HighGainShaperFeedbackSelect	SlowControlAndReadScopeSet.v	/^	input [1:0] HighGainShaperFeedbackSelect, \/\/ Default: 10$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
HighGainShaperFeedbackSelect_CAND	CommandParameter.v	/^`define HighGainShaperFeedbackSelect_CAND          16'hA122$/;"	c	language:Verilog
HighGainShaperPPEnable	MicrorocControl.v	/^	input HighGainShaperPPEnable,             \/\/ Default: 0$/;"	p	language:Verilog	module:MicrorocControl
HighGainShaperPPEnable	ParameterGenerator.v	/^	input HighGainShaperPPEnable, \/\/ Default: 0$/;"	p	language:Verilog	module:ParameterGenerator
HighGainShaperPPEnable	SlowControlAndReadScopeSet.v	/^	input HighGainShaperPPEnable,             \/\/ Default: 0$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
HighGainShaperPPEnable_CAND	CommandParameter.v	/^`define HighGainShaperPPEnable_CAND                16'hA260$/;"	c	language:Verilog
HoldDelay	CommandInterpreter.v	/^  output reg [7:0] HoldDelay,$/;"	p	language:Verilog	module:CommandInterpreter
HoldDelay	HoldGenerate.v	/^	input [7:0] HoldDelay,$/;"	p	language:Verilog	module:HoldGenerate
HoldDelaySet3to0_CAND	CommandParameter.v	/^`define HoldDelaySet3to0_CAND                      16'hE2E6$/;"	c	language:Verilog
HoldDelaySet7to4_CAND	CommandParameter.v	/^`define HoldDelaySet7to4_CAND                      16'hE2F1$/;"	c	language:Verilog
HoldEnable	CommandInterpreter.v	/^  output reg HoldEnable,$/;"	p	language:Verilog	module:CommandInterpreter
HoldEnableSet_CAND	CommandParameter.v	/^`define HoldEnableSet_CAND                         16'hE240$/;"	c	language:Verilog
HoldGenerate	HoldGenerate.v	/^module HoldGenerate($/;"	m	language:Verilog
HoldOut	HoldGenerate.v	/^	output reg HoldOut$/;"	p	language:Verilog	module:HoldGenerate
HoldTime	CommandInterpreter.v	/^  output reg [15:0] HoldTime,$/;"	p	language:Verilog	module:CommandInterpreter
HoldTime	HoldGenerate.v	/^	input [15:0] HoldTime,$/;"	p	language:Verilog	module:HoldGenerate
HoldTimeCount	HoldGenerate.v	/^	reg [15:0] HoldTimeCount;$/;"	r	language:Verilog	module:HoldGenerate
HoldTimeSet11to8_CAND	CommandParameter.v	/^`define HoldTimeSet11to8_CAND                      16'hE220$/;"	c	language:Verilog
HoldTimeSet15to12_CAND	CommandParameter.v	/^`define HoldTimeSet15to12_CAND                     16'hE230$/;"	c	language:Verilog
HoldTimeSet3to0_CAND	CommandParameter.v	/^`define HoldTimeSet3to0_CAND                       16'hE208$/;"	c	language:Verilog
HoldTimeSet7to4_CAND	CommandParameter.v	/^`define HoldTimeSet7to4_CAND                       16'hE21C$/;"	c	language:Verilog
Hold_en	HoldGenerate.v	/^	input Hold_en,$/;"	p	language:Verilog	module:HoldGenerate
IDLE	CommandInterpreter.v	/^  localparam [1:0]  IDLE       = 2'b00,$/;"	c	language:Verilog	module:CommandInterpreter
IDLE	SlaveDaq.v	/^	localparam [4:0] IDLE = 5'd0,$/;"	c	language:Verilog	module:SlaveDaq
IFCLK	CommandInterpreter.v	/^  input IFCLK,$/;"	p	language:Verilog	module:CommandInterpreter
IFCLK	usb_synchronous_slavefifo.v	/^    input IFCLK,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
Idle	AsicRamReadout.v	/^	localparam [1:0] Idle = 2'b00,$/;"	c	language:Verilog	module:AsicRamReadout
Idle	AutoDaq.v	/^localparam [3:0] Idle = 4'd0,$/;"	c	language:Verilog	module:AutoDaq
Idle	BitShiftOut.v	/^	localparam [2:0] Idle = 3'd0,$/;"	c	language:Verilog	module:BitShiftOut
Idle	CommandInterpreter.v	/^  localparam Idle = 1'b0;$/;"	c	language:Verilog	module:CommandInterpreter
Idle	ParameterGenerator.v	/^	localparam [2:0] Idle = 3'd0,$/;"	c	language:Verilog	module:ParameterGenerator
Idle	usb_synchronous_slavefifo.v	/^    localparam [2:0] Idle = 3'd0,$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
InternalData_en	SlaveDaq.v	/^	reg InternalData_en;$/;"	r	language:Verilog	module:SlaveDaq
InternalRazSignalEnable	MicrorocControl.v	/^	input InternalRazSignalEnable,            \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:MicrorocControl
InternalRazSignalEnable	ParameterGenerator.v	/^	input InternalRazSignalEnable, \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:ParameterGenerator
InternalRazSignalEnable	SlowControlAndReadScopeSet.v	/^	input InternalRazSignalEnable,            \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
InternalRazSignalEnable_CAND	CommandParameter.v	/^`define InternalRazSignalEnable_CAND               16'hA041$/;"	c	language:Verilog
InternalRazSignalLength	MicrorocControl.v	/^	input [1:0] InternalRazSignalLength,      \/\/ 00: 75ns, 01: 250ns, 10: 500ns, 11: 1us Default:/;"	p	language:Verilog	module:MicrorocControl
InternalRazSignalLength	ParameterGenerator.v	/^	input [1:0] InternalRazSignalLength,\/\/ 00: 75ns, 01: 250ns, 10: 500ns, 11: 1us Default: 11$/;"	p	language:Verilog	module:ParameterGenerator
InternalRazSignalLength	SlowControlAndReadScopeSet.v	/^	input [1:0] InternalRazSignalLength,      \/\/ 00: 75ns, 01: 250ns, 10: 500ns, 11: 1us Default:/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
InternalRazSignalLength_CAND	CommandParameter.v	/^`define InternalRazSignalLength_CAND               16'hA0F3$/;"	c	language:Verilog
Invert4bit	CommandInterpreter.v	/^  function [3:0] Invert4bit(input [3:0] num);$/;"	f	language:Verilog	module:CommandInterpreter
LED	CommandInterpreter.v	/^  output reg [3:0] LED$/;"	p	language:Verilog	module:CommandInterpreter
LEVEL_OR_PULSE	CommandDecoder.v	/^		parameter LEVEL_OR_PULSE = 1'b1,$/;"	c	language:Verilog	module:CommandDecoder
LEVEL_OR_PULSE	CommandDecoder_beforeInst.v	/^		parameter LEVEL_OR_PULSE = 1'b1,$/;"	c	language:Verilog	module:CommandDecoder
LatchedOrDirectOutput	MicrorocControl.v	/^	input LatchedOrDirectOutput,              \/\/ Default: 1 Latched$/;"	p	language:Verilog	module:MicrorocControl
LatchedOrDirectOutput	ParameterGenerator.v	/^	input LatchedOrDirectOutput, \/\/ Default: 1 Latched$/;"	p	language:Verilog	module:ParameterGenerator
LatchedOrDirectOutput	SlowControlAndReadScopeSet.v	/^	input LatchedOrDirectOutput,              \/\/ Default: 1 Latched$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
LatchedOrDirectOutput_CAND	CommandParameter.v	/^`define LatchedOrDirectOutput_CAND                 16'hA101$/;"	c	language:Verilog
LightLed_CAND	CommandParameter.v	/^`define LightLed_CAND                              16'hB000$/;"	c	language:Verilog
LowGainShaperFeedbackSelect	MicrorocControl.v	/^	input [1:0] LowGainShaperFeedbackSelect,  \/\/ Default: 10$/;"	p	language:Verilog	module:MicrorocControl
LowGainShaperFeedbackSelect	ParameterGenerator.v	/^	input [1:0] LowGainShaperFeedbackSelect, \/\/ Default: 101$/;"	p	language:Verilog	module:ParameterGenerator
LowGainShaperFeedbackSelect	SlowControlAndReadScopeSet.v	/^	input [1:0] LowGainShaperFeedbackSelect,  \/\/ Default: 101$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
LowGainShaperFeedbackSelect_CAND	CommandParameter.v	/^`define LowGainShaperFeedbackSelect_CAND           16'hA142$/;"	c	language:Verilog
LowGainShaperPPEnable	MicrorocControl.v	/^	input LowGainShaperPPEnable,              \/\/ Default: 0$/;"	p	language:Verilog	module:MicrorocControl
LowGainShaperPPEnable	ParameterGenerator.v	/^	input LowGainShaperPPEnable, \/\/ Default: 0$/;"	p	language:Verilog	module:ParameterGenerator
LowGainShaperPPEnable	SlowControlAndReadScopeSet.v	/^	input LowGainShaperPPEnable,              \/\/ Default: 0$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
LowGainShaperPPEnable_CAND	CommandParameter.v	/^`define LowGainShaperPPEnable_CAND                 16'hA250$/;"	c	language:Verilog
LvdsReceiverPPEnable	MicrorocControl.v	/^	input LvdsReceiverPPEnable,               \/\/ Default:0 Disable$/;"	p	language:Verilog	module:MicrorocControl
LvdsReceiverPPEnable	ParameterGenerator.v	/^	input LvdsReceiverPPEnable,\/\/ Default:0 Disable$/;"	p	language:Verilog	module:ParameterGenerator
LvdsReceiverPPEnable	SlowControlAndReadScopeSet.v	/^	input LvdsReceiverPPEnable,               \/\/ Default:0 Disable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
LvdsReceiverPPEnable_CAND	CommandParameter.v	/^`define LvdsReceiverPPEnable_CAND                  16'hA2E0$/;"	c	language:Verilog
MASK	CommandInterpreter.v	/^                    MASK       = 2'b01,$/;"	c	language:Verilog	module:CommandInterpreter
MASK_CLEAR	CommandInterpreter.v	/^                    MASK_CLEAR = 2'b11;$/;"	c	language:Verilog	module:CommandInterpreter
MaskChannel	CommandInterpreter.v	/^  reg [5:0] MaskChannel;$/;"	r	language:Verilog	module:CommandInterpreter
MaskChannel3to0_CAND	CommandParameter.v	/^`define MaskChannel3to0_CAND                       16'hA2A0$/;"	c	language:Verilog
MaskChannel5to4_CAND	CommandParameter.v	/^`define MaskChannel5to4_CAND                       16'hA2B0$/;"	c	language:Verilog
MaskOrUnmask	CommandInterpreter.v	/^  reg [1:0] MaskOrUnmask;$/;"	r	language:Verilog	module:CommandInterpreter
MaskSet_CAND	CommandParameter.v	/^`define MaskSet_CAND                               16'hA2D0$/;"	c	language:Verilog
MaskShift	CommandInterpreter.v	/^  reg [7:0] MaskShift;$/;"	r	language:Verilog	module:CommandInterpreter
MaskState	CommandInterpreter.v	/^  reg [1:0] MaskState;$/;"	r	language:Verilog	module:CommandInterpreter
MicororcPreAmplifierPPEnable	CommandInterpreter.v	/^  output reg MicororcPreAmplifierPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocBandGapEnable	CommandInterpreter.v	/^  output reg MicrorocBandGapEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocBandGapEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocBandGapEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocBandGapPPEnable	CommandInterpreter.v	/^  output reg MicrorocBandGapPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocBandGapPPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocBandGapPPEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocCTestChannel	CommandInterpreter.v	/^  output reg [63:0] MicrorocCTestChannel,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocChannelDiscriminatorMask	CommandInterpreter.v	/^  output reg [191:0] MicrorocChannelDiscriminatorMask,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocChannelDiscriminatorMask	ConfigurationParameterDistribution.v	/^	output reg [192*ASIC_CHAIN_NUMBER - 1:0] MicrorocChannelDiscriminatorMask,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocChipID	CommandInterpreter.v	/^  output reg [7:0] MicrorocChipID,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocChipID	ConfigurationParameterDistribution.v	/^	output reg [8*ASIC_CHAIN_NUMBER - 1:0] MicrorocChipID,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocCkMux	CommandInterpreter.v	/^  output reg MicrorocCkMux,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocCkMux	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocCkMux,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocControl	MicrorocControl.v	/^module MicrorocControl($/;"	m	language:Verilog
MicrorocDac0Vth	CommandInterpreter.v	/^  output reg [9:0] MicrorocDac0Vth,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDac0Vth	ConfigurationParameterDistribution.v	/^	output reg [10*ASIC_CHAIN_NUMBER - 1:0] MicrorocDac0Vth,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDac1Vth	CommandInterpreter.v	/^  output reg [9:0] MicrorocDac1Vth,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDac1Vth	ConfigurationParameterDistribution.v	/^	output reg [10*ASIC_CHAIN_NUMBER - 1:0] MicrorocDac1Vth,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDac2Vth	CommandInterpreter.v	/^  output reg [9:0] MicrorocDac2Vth,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDac2Vth	ConfigurationParameterDistribution.v	/^	output reg [10*ASIC_CHAIN_NUMBER - 1:0] MicrorocDac2Vth,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDac4bitPPEnable	CommandInterpreter.v	/^  output reg MicrorocDac4bitPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDacEnable	CommandInterpreter.v	/^  output reg MicrorocDacEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDacEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocDacEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDacPPEnable	CommandInterpreter.v	/^  output reg MicrorocDacPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDacPPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocDacPPEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocData	DaqControl.v	/^    input [15:0] MicrorocData,$/;"	p	language:Verilog	module:DaqControl
MicrorocData	DaqSwitcher.v	/^    input [15:0] MicrorocData,$/;"	p	language:Verilog	module:DaqSwitcher
MicrorocData	MicrorocControl.v	/^	wire [15:0] MicrorocData;$/;"	n	language:Verilog	module:MicrorocControl
MicrorocData	SlaveDaq.v	/^	input [15:0] MicrorocData,$/;"	p	language:Verilog	module:SlaveDaq
MicrorocDataEnable	MicrorocControl.v	/^	wire MicrorocDataEnable;$/;"	n	language:Verilog	module:MicrorocControl
MicrorocData_en	DaqControl.v	/^    input MicrorocData_en,$/;"	p	language:Verilog	module:DaqControl
MicrorocData_en	DaqSwitcher.v	/^    input MicrorocData_en,$/;"	p	language:Verilog	module:DaqSwitcher
MicrorocData_en	SlaveDaq.v	/^	input MicrorocData_en,$/;"	p	language:Verilog	module:SlaveDaq
MicrorocDataoutChannelSelect	CommandInterpreter.v	/^  output reg [1:0] MicrorocDataoutChannelSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDataoutChannelSelect	ConfigurationParameterDistribution.v	/^	output reg [2*ASIC_CHAIN_NUMBER - 1:0] MicrorocDataoutChannelSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDisciminator0PPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocDisciminator0PPEnable$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDisciminator1PPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocDisciminator1PPEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDisciminator2PPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocDisciminator2PPEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocDiscriminator0PPEnable	CommandInterpreter.v	/^  output reg MicrorocDiscriminator0PPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDiscriminator2PPEnable	CommandInterpreter.v	/^  output reg MicrorocDiscriminator2PPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocDisriminator1PPEnable	CommandInterpreter.v	/^  output reg MicrorocDisriminator1PPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocEndReadoutChannelSelect	CommandInterpreter.v	/^  output reg MicrorocEndReadoutChannelSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocEndReadoutChannelSelect	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocEndReadoutChannelSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocExternalRazDelayTime	CommandInterpreter.v	/^  output reg [3:0] MicrorocExternalRazDelayTime,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocExternalRazMode	CommandInterpreter.v	/^  output reg [1:0] MicrorocExternalRazMode,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocExternalRazSignalEnable	CommandInterpreter.v	/^  output reg MicrorocExternalRazSignalEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocExternalRazSignalEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocExternalRazSignalEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocExternalTriggerEnable	CommandInterpreter.v	/^  output reg MicrorocExternalTriggerEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocExternalTriggerEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocExternalTriggerEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocGainBoostEnable	CommandInterpreter.v	/^  output reg MicrorocGainBoostEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocHighGainShaperFeedbackSelect	CommandInterpreter.v	/^  output reg [1:0] MicrorocHighGainShaperFeedbackSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocHighGainShaperPPEnable	CommandInterpreter.v	/^  output reg MicrorocHighGainShaperPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocHit	SlaveDaq.v	/^	reg MicrorocHit;$/;"	r	language:Verilog	module:SlaveDaq
MicrorocInternalRazSignalEnable	CommandInterpreter.v	/^  output reg MicrorocInternalRazSignalEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocInternalRazSignalEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocInternalRazSignalEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocInternalRazSignalLength	CommandInterpreter.v	/^  output reg [1:0] MicrorocInternalRazSignalLength,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocInternalRazSignalLength	ConfigurationParameterDistribution.v	/^	output reg [2*ASIC_CHAIN_NUMBER - 1:0] MicrorocInternalRazSignalLength,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocLatchedOrDirectOutput	CommandInterpreter.v	/^  output reg MicrorocLatchedOrDirectOutput,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocLatchedOrDirectOutput	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocLatchedOrDirectOutput,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocLowGainShaperFeedbackSelect	CommandInterpreter.v	/^  output reg [1:0] MicrorocLowGainShaperFeedbackSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocLowGainShaperPPEnable	CommandInterpreter.v	/^  output reg MicrorocLowGainShaperPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocLvdsReceiverPPEnable	CommandInterpreter.v	/^  output reg MicrorocLvdsReceiverPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocLvdsReceiverPPEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocLvdsReceiverPPEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocOTAqEnable	CommandInterpreter.v	/^  output reg MicrorocOTAqEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocOTAqPPEnable	CommandInterpreter.v	/^  output reg MicrorocOTAqPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocParameterLoadStart	CommandInterpreter.v	/^  output reg MicrorocParameterLoadStart,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocParameterLoadStart	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocParameterLoadStart,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocReadScopeChannel	CommandInterpreter.v	/^  output reg [63:0] MicrorocReadScopeChannel,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocReadoutChannelSelect	CommandInterpreter.v	/^  output reg MicrorocReadoutChannelSelect,\/\/ To redundancy module$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocReset	MicrorocControl.v	/^	input MicrorocReset,$/;"	p	language:Verilog	module:MicrorocControl
MicrorocReset	SlowControlAndReadScopeSet.v	/^	input MicrorocReset,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
MicrorocResetTimeStamp	CommandInterpreter.v	/^  output reg MicrorocResetTimeStamp,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocShaperOutLowGainOrHighGain	CommandInterpreter.v	/^  output reg MicrorocShaperOutLowGainOrHighGain,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocSlowControlOrReadScopeSelect	CommandInterpreter.v	/^  output reg MicrorocSlowControlOrReadScopeSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocSlowOrReadScopeSelect	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocSlowOrReadScopeSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocStartReadoutChannelSelect	CommandInterpreter.v	/^  output reg MicrorocStartReadoutChannelSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocStartReadoutChannelSelect	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocStartReadoutChannelSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocTransmitOnChannelSelect	CommandInterpreter.v	/^  output reg [1:0] MicrorocTransmitOnChannelSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocTransmitOnChannelSelect	ConfigurationParameterDistribution.v	/^	output reg [2*ASIC_CHAIN_NUMBER - 1:0] MicrorocTransmitOnChannelSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocTriggerNor64OrDirectSelect	CommandInterpreter.v	/^  output reg MicrorocTriggerNor64OrDirectSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocTriggerNor64OrDirectSelect	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocTriggerNor64OrDirectSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocTriggerOutputEnable	CommandInterpreter.v	/^  output reg MicrorocTriggerOutputEnable,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocTriggerOutputEnable	ConfigurationParameterDistribution.v	/^	output reg [ASIC_CHAIN_NUMBER - 1:0] MicrorocTriggerOutputEnable,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocTriggerToWriteSelect	CommandInterpreter.v	/^  output reg [2:0] MicrorocTriggerToWriteSelect,$/;"	p	language:Verilog	module:CommandInterpreter
MicrorocTriggerToWriteSelect	ConfigurationParameterDistribution.v	/^	output reg [3*ASIC_CHAIN_NUMBER - 1:0] MicrorocTriggerToWriteSelect,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
MicrorocWidlarPPEnable	CommandInterpreter.v	/^  output reg MicrorocWidlarPPEnable,$/;"	p	language:Verilog	module:CommandInterpreter
ModeSelect	CommandInterpreter.v	/^  output reg [3:0] ModeSelect,$/;"	p	language:Verilog	module:CommandInterpreter
ModuleStart	SlaveDaq.v	/^	input ModuleStart,              \/\/Module start signal, from USB$/;"	p	language:Verilog	module:SlaveDaq
NC	MicrorocControl.v	/^	input [1:0] NC,$/;"	p	language:Verilog	module:MicrorocControl
NC	ParameterGenerator.v	/^	input [1:0] NC,$/;"	p	language:Verilog	module:ParameterGenerator
NC	SlowControlAndReadScopeSet.v	/^	input [1:0] NC,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
NextState	AsicRamReadout.v	/^	reg [0:0] NextState;$/;"	r	language:Verilog	module:AsicRamReadout
NextState	BitShiftOut.v	/^	reg [2:0] NextState;$/;"	r	language:Verilog	module:BitShiftOut
NextState	ParameterGenerator.v	/^	reg [2:0] NextState;$/;"	r	language:Verilog	module:ParameterGenerator
ONCE_END	SlaveDaq.v	/^	ONCE_END = 5'd9,$/;"	c	language:Verilog	module:SlaveDaq
OTAqEnable	MicrorocControl.v	/^	input OTAqEnable,$/;"	p	language:Verilog	module:MicrorocControl
OTAqEnable	ParameterGenerator.v	/^	input OTAqEnable,$/;"	p	language:Verilog	module:ParameterGenerator
OTAqEnable	SlowControlAndReadScopeSet.v	/^	input OTAqEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
OTAqEnable_CAND	CommandParameter.v	/^`define OTAqEnable_CAND                            16'hA111$/;"	c	language:Verilog
OTAqPPEnable	MicrorocControl.v	/^	input OTAqPPEnable,$/;"	p	language:Verilog	module:MicrorocControl
OTAqPPEnable	ParameterGenerator.v	/^	input OTAqPPEnable,$/;"	p	language:Verilog	module:ParameterGenerator
OTAqPPEnable	SlowControlAndReadScopeSet.v	/^	input OTAqPPEnable,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
OTAqPPEnable_CAND	CommandParameter.v	/^`define OTAqPPEnable_CAND                          16'hA220$/;"	c	language:Verilog
OUT_COUNT1	SlaveDaq.v	/^	OUT_COUNT1 = 5'd15,$/;"	c	language:Verilog	module:SlaveDaq
OUT_COUNT2	SlaveDaq.v	/^	OUT_COUNT2 = 5'd16,$/;"	c	language:Verilog	module:SlaveDaq
OUT_COUNT3	SlaveDaq.v	/^	OUT_COUNT3 = 5'd17,$/;"	c	language:Verilog	module:SlaveDaq
OUT_TAIL	SlaveDaq.v	/^	OUT_TAIL = 5'd14,$/;"	c	language:Verilog	module:SlaveDaq
OUT_TRIG_ID1	SlaveDaq.v	/^	OUT_TRIG_ID1 = 5'd10,$/;"	c	language:Verilog	module:SlaveDaq
OUT_TRIG_ID2	SlaveDaq.v	/^	OUT_TRIG_ID2 = 5'd11,$/;"	c	language:Verilog	module:SlaveDaq
OnceEnd	DaqControl.v	/^    output OnceEnd,$/;"	p	language:Verilog	module:DaqControl
OnceEnd	DaqSwitcher.v	/^    output OnceEnd,$/;"	p	language:Verilog	module:DaqSwitcher
OnceEnd	SlaveDaq.v	/^	output reg OnceEnd,$/;"	p	language:Verilog	module:SlaveDaq
Once_end	AutoDaq.v	/^  output reg Once_end$/;"	p	language:Verilog	module:AutoDaq
PKTEND	usb_synchronous_slavefifo.v	/^                     PKTEND = 3'd5;$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
POWER_ON	SlaveDaq.v	/^	POWER_ON = 5'd2,$/;"	c	language:Verilog	module:SlaveDaq
POWOND	AutoDaq.v	/^            POWOND    = 4'd2,$/;"	c	language:Verilog	module:AutoDaq
PWR_ON_A	DaqControl.v	/^    output PWR_ON_A,$/;"	p	language:Verilog	module:DaqControl
PWR_ON_A	DaqSwitcher.v	/^    output PWR_ON_A,$/;"	p	language:Verilog	module:DaqSwitcher
PWR_ON_A	MicrorocControl.v	/^	output PWR_ON_A,$/;"	p	language:Verilog	module:MicrorocControl
PWR_ON_A	PowerOnControl.v	/^	output PWR_ON_A,$/;"	p	language:Verilog	module:PowerOnControl
PWR_ON_A	SlaveDaq.v	/^	output reg PWR_ON_A,            \/\/Analogue Part Power Pulsing control, active H$/;"	p	language:Verilog	module:SlaveDaq
PWR_ON_ADC	DaqControl.v	/^    output PWR_ON_ADC,$/;"	p	language:Verilog	module:DaqControl
PWR_ON_ADC	DaqSwitcher.v	/^    output PWR_ON_ADC,$/;"	p	language:Verilog	module:DaqSwitcher
PWR_ON_ADC	MicrorocControl.v	/^	output PWR_ON_ADC,$/;"	p	language:Verilog	module:MicrorocControl
PWR_ON_ADC	PowerOnControl.v	/^	output PWR_ON_ADC,$/;"	p	language:Verilog	module:PowerOnControl
PWR_ON_ADC	SlaveDaq.v	/^	output PWR_ON_ADC,              \/\/Slow shaper Power Pulsing Control, active H$/;"	p	language:Verilog	module:SlaveDaq
PWR_ON_D	DaqControl.v	/^    output PWR_ON_D,$/;"	p	language:Verilog	module:DaqControl
PWR_ON_D	DaqSwitcher.v	/^    output PWR_ON_D,$/;"	p	language:Verilog	module:DaqSwitcher
PWR_ON_D	MicrorocControl.v	/^	output PWR_ON_D,$/;"	p	language:Verilog	module:MicrorocControl
PWR_ON_D	PowerOnControl.v	/^	output PWR_ON_D,$/;"	p	language:Verilog	module:PowerOnControl
PWR_ON_D	SlaveDaq.v	/^	output reg PWR_ON_D,            \/\/Digital Power Pulsing control, active H$/;"	p	language:Verilog	module:SlaveDaq
PWR_ON_DAC	DaqControl.v	/^    output PWR_ON_DAC,$/;"	p	language:Verilog	module:DaqControl
PWR_ON_DAC	DaqSwitcher.v	/^    output PWR_ON_DAC,$/;"	p	language:Verilog	module:DaqSwitcher
PWR_ON_DAC	MicrorocControl.v	/^	output PWR_ON_DAC,$/;"	p	language:Verilog	module:MicrorocControl
PWR_ON_DAC	PowerOnControl.v	/^	output PWR_ON_DAC$/;"	p	language:Verilog	module:PowerOnControl
PWR_ON_DAC	SlaveDaq.v	/^	output reg PWR_ON_DAC,          \/\/DAC Power Pulsing Control, Active H$/;"	p	language:Verilog	module:SlaveDaq
ParameterDone	ParameterGenerator.v	/^	output reg ParameterDone$/;"	p	language:Verilog	module:ParameterGenerator
ParameterGenerator	ParameterGenerator.v	/^module ParameterGenerator($/;"	m	language:Verilog
ParameterLoadDone	MicrorocControl.v	/^	output ParameterLoadDone,$/;"	p	language:Verilog	module:MicrorocControl
ParameterLoadStart	MicrorocControl.v	/^	input ParameterLoadStart,$/;"	p	language:Verilog	module:MicrorocControl
ParameterLoadStart	ParameterGenerator.v	/^	input ParameterLoadStart,$/;"	p	language:Verilog	module:ParameterGenerator
ParameterLoadStart	SlowControlAndReadScopeSet.v	/^	input ParameterLoadStart,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ParameterLoadStart_CAND	CommandParameter.v	/^`define ParameterLoadStart_CAND                    16'hD0A0$/;"	c	language:Verilog
PartameterLoadDone	SlowControlAndReadScopeSet.v	/^	output PartameterLoadDone,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
PowerOnAdc	MicrorocControl.v	/^	wire PowerOnAdc;$/;"	n	language:Verilog	module:MicrorocControl
PowerOnAdc	PowerOnControl.v	/^	input PowerOnAdc,$/;"	p	language:Verilog	module:PowerOnControl
PowerOnAnalog	MicrorocControl.v	/^	wire PowerOnAnalog;$/;"	n	language:Verilog	module:MicrorocControl
PowerOnAnalog	PowerOnControl.v	/^	input PowerOnAnalog,$/;"	p	language:Verilog	module:PowerOnControl
PowerOnControl	PowerOnControl.v	/^module PowerOnControl($/;"	m	language:Verilog
PowerOnDac	MicrorocControl.v	/^	wire PowerOnDac;$/;"	n	language:Verilog	module:MicrorocControl
PowerOnDac	PowerOnControl.v	/^	input PowerOnDac,$/;"	p	language:Verilog	module:PowerOnControl
PowerOnDigital	MicrorocControl.v	/^	wire PowerOnDigital;$/;"	n	language:Verilog	module:MicrorocControl
PowerOnDigital	PowerOnControl.v	/^	input PowerOnDigital,$/;"	p	language:Verilog	module:PowerOnControl
PowerPulsingPinEnable	MicrorocControl.v	/^	input PowerPulsingPinEnable,$/;"	p	language:Verilog	module:MicrorocControl
PowerPulsingPinEnable	PowerOnControl.v	/^	input PowerPulsingPinEnable,$/;"	p	language:Verilog	module:PowerOnControl
PreAmplifierPPEnable	MicrorocControl.v	/^	input PreAmplifierPPEnable,               \/\/ Default: 0$/;"	p	language:Verilog	module:MicrorocControl
PreAmplifierPPEnable	ParameterGenerator.v	/^	input PreAmplifierPPEnable, \/\/Default: 0$/;"	p	language:Verilog	module:ParameterGenerator
PreAmplifierPPEnable	SlowControlAndReadScopeSet.v	/^	input PreAmplifierPPEnable,               \/\/ Default: 0$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
PreAmplifierPPEnable_CAND	CommandParameter.v	/^`define PreAmplifierPPEnable_CAND                  16'hA270$/;"	c	language:Verilog
PulseDestination	PulseSynchronous.v	/^    output PulseDestination$/;"	p	language:Verilog	module:PulseSynchronous
PulseSource	PulseSynchronous.v	/^    input PulseSource,$/;"	p	language:Verilog	module:PulseSynchronous
PulseSynchronous	PulseSynchronous.v	/^module PulseSynchronous ($/;"	m	language:Verilog
Pwr_on_a	AutoDaq.v	/^  output reg Pwr_on_a,  \/\/Analogue Part Power Pulsing control, active H$/;"	p	language:Verilog	module:AutoDaq
Pwr_on_adc	AutoDaq.v	/^  output Pwr_on_adc,\/\/Slow shaper Power Pulsing Control, active H$/;"	p	language:Verilog	module:AutoDaq
Pwr_on_d	AutoDaq.v	/^  output reg Pwr_on_d,  \/\/Digital Power Pulsing control, active H$/;"	p	language:Verilog	module:AutoDaq
Pwr_on_dac	AutoDaq.v	/^  output reg Pwr_on_dac,\/\/DAC Power Pulsing Control, Active H$/;"	p	language:Verilog	module:AutoDaq
RAZ_CHN	ExternalRazGenerate.v	/^	output reg RAZ_CHN$/;"	p	language:Verilog	module:ExternalRazGenerate
RAZ_CHNN	MicrorocControl.v	/^	output RAZ_CHNN,$/;"	p	language:Verilog	module:MicrorocControl
RAZ_CHNP	MicrorocControl.v	/^	output RAZ_CHNP,$/;"	p	language:Verilog	module:MicrorocControl
READ	AsicRamReadout.v	/^	READ  = 2'b01,$/;"	c	language:Verilog	module:AsicRamReadout
READ	CommandInterpreter.v	/^  localparam READ = 1'b1;$/;"	c	language:Verilog	module:CommandInterpreter
READ	usb_synchronous_slavefifo.v	/^                     READ = 3'd1,$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
READ_FIFO	BitShiftOut.v	/^					READ_FIFO = 3'd2,$/;"	c	language:Verilog	module:BitShiftOut
READ_PROCESS	ParameterGenerator.v	/^					READ_PROCESS = 3'd1,$/;"	c	language:Verilog	module:ParameterGenerator
READ_PROCESS	usb_synchronous_slavefifo.v	/^                     READ_PROCESS = 3'd2,$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
READ_PROCESS_LOOP	ParameterGenerator.v	/^					READ_PROCESS_LOOP = 3'd2,$/;"	c	language:Verilog	module:ParameterGenerator
RELEASE	AutoDaq.v	/^            RELEASE   = 4'd3,$/;"	c	language:Verilog	module:AutoDaq
RELEASE	SlaveDaq.v	/^	RELEASE = 5'd3,$/;"	c	language:Verilog	module:SlaveDaq
RESET_B	DaqControl.v	/^    output RESET_B,$/;"	p	language:Verilog	module:DaqControl
RESET_B	DaqSwitcher.v	/^    output RESET_B,$/;"	p	language:Verilog	module:DaqSwitcher
RESET_B	MicrorocControl.v	/^	output RESET_B,$/;"	p	language:Verilog	module:MicrorocControl
RESET_B	SlaveDaq.v	/^	output reg RESET_B,             \/\/Reset ASIC digital part$/;"	p	language:Verilog	module:SlaveDaq
RESET_REGISTER	BitShiftOut.v	/^					RESET_REGISTER = 3'd1,$/;"	c	language:Verilog	module:BitShiftOut
RST_COUNTERB	MicrorocControl.v	/^	output RST_COUNTERB,$/;"	p	language:Verilog	module:MicrorocControl
RST_COUNTERB	TimeStampSyncAndDataTrigger.v	/^	output reg RST_COUNTERB,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
RazDelayCount	ExternalRazGenerate.v	/^	reg [3:0] RazDelayCount;$/;"	r	language:Verilog	module:ExternalRazGenerate
RazEnableRise	ExternalRazGenerate.v	/^	wire RazEnableRise = Raz_r1 && (~Raz_r2);$/;"	n	language:Verilog	module:ExternalRazGenerate
RazMode	ExternalRazGenerate.v	/^	input [1:0] RazMode,$/;"	p	language:Verilog	module:ExternalRazGenerate
RazMode	MicrorocControl.v	/^	input [1:0] RazMode,$/;"	p	language:Verilog	module:MicrorocControl
RazModeCounter	ExternalRazGenerate.v	/^	reg [5:0] RazModeCounter;$/;"	r	language:Verilog	module:ExternalRazGenerate
Raz_r1	ExternalRazGenerate.v	/^	reg Raz_r1;$/;"	r	language:Verilog	module:ExternalRazGenerate
Raz_r2	ExternalRazGenerate.v	/^	reg Raz_r2;$/;"	r	language:Verilog	module:ExternalRazGenerate
ReadClk	AsicRamReadout.v	/^	input ReadClk,$/;"	p	language:Verilog	module:AsicRamReadout
ReadDone	AsicRamReadout.v	/^	output reg ReadDone$/;"	p	language:Verilog	module:AsicRamReadout
ReadDone	MicrorocControl.v	/^	wire ReadDone;$/;"	n	language:Verilog	module:MicrorocControl
ReadScopeChannel	CommandInterpreter.v	/^  reg [7:0] ReadScopeChannel;$/;"	r	language:Verilog	module:CommandInterpreter
ReadScopeChannel	MicrorocControl.v	/^	input [63:0] ReadScopeChannel,$/;"	p	language:Verilog	module:MicrorocControl
ReadScopeChannel	ParameterGenerator.v	/^	input [63:0] ReadScopeChannel,$/;"	p	language:Verilog	module:ParameterGenerator
ReadScopeChannel	SlowControlAndReadScopeSet.v	/^	input [63:0] ReadScopeChannel,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ReadScopeChannel3to0_CAND	CommandParameter.v	/^`define ReadScopeChannel3to0_CAND                  16'hA180$/;"	c	language:Verilog
ReadScopeChannel7to4_CAND	CommandParameter.v	/^`define ReadScopeChannel7to4_CAND                  16'hA190$/;"	c	language:Verilog
ReadScopeParameterNumber	ParameterGenerator.v	/^	localparam [5:0] ReadScopeParameterNumber = 6'd3; \/\/ 64\/16=4$/;"	c	language:Verilog	module:ParameterGenerator
ReadScopeParameter_Shift	ParameterGenerator.v	/^	reg [63:0] ReadScopeParameter_Shift;$/;"	r	language:Verilog	module:ParameterGenerator
ReadStart	SlaveDaq.v	/^	wire ReadStart;$/;"	n	language:Verilog	module:SlaveDaq
Read_End	AutoDaq.v	/^wire Read_End = End_Readout_sync2 & !End_Readout_sync1;\/\/falling edge$/;"	n	language:Verilog	module:AutoDaq
Read_start	AutoDaq.v	/^wire Read_start = !Chipsatb_sync2 & Chipsatb_sync1;\/\/rising edge indicates that readout cound /;"	n	language:Verilog	module:AutoDaq
ReadoutChannelSelect	MicrorocControl.v	/^	input ReadoutChannelSelect,$/;"	p	language:Verilog	module:MicrorocControl
ReadoutChannelSelect	Redundancy.v	/^	input ReadoutChannelSelect,$/;"	p	language:Verilog	module:Redundancy
ReadoutChannelSelect_CAND	CommandParameter.v	/^`define ReadoutChannelSelect_CAND                  16'hA281$/;"	c	language:Verilog
Redundancy	Redundancy.v	/^module Redundancy($/;"	m	language:Verilog
ResetCounter	TimeStampSyncAndDataTrigger.v	/^	reg [5:0] ResetCounter;$/;"	r	language:Verilog	module:TimeStampSyncAndDataTrigger
ResetDataFifo	CommandInterpreter.v	/^  output ResetDataFifo,$/;"	p	language:Verilog	module:CommandInterpreter
ResetDataTrigger	TimeStampSyncAndDataTrigger.v	/^	reg ResetDataTrigger;$/;"	r	language:Verilog	module:TimeStampSyncAndDataTrigger
ResetHold_n	HoldGenerate.v	/^	reg ResetHold_n;$/;"	r	language:Verilog	module:HoldGenerate
ResetMicrorocAcq_CAND	CommandParameter.v	/^`define ResetMicrorocAcq_CAND                      16'hE190$/;"	c	language:Verilog
ResetMicrorocHit	SlaveDaq.v	/^	reg ResetMicrorocHit;	$/;"	r	language:Verilog	module:SlaveDaq
ResetStartAcq_n	SlaveDaq.v	/^	reg ResetStartAcq_n;$/;"	r	language:Verilog	module:SlaveDaq
ResetTrigCount_n	SlaveDaq.v	/^	reg ResetTrigCount_n;$/;"	r	language:Verilog	module:SlaveDaq
Reset_b	AutoDaq.v	/^  output reg Reset_b,\/\/Reset ASIC digital part$/;"	p	language:Verilog	module:AutoDaq
RunningModeSelect_CAND	CommandParameter.v	/^`define RunningModeSelect_CAND                     16'hE0A0$/;"	c	language:Verilog
SC_PROCESS	ParameterGenerator.v	/^					SC_PROCESS = 3'd3,$/;"	c	language:Verilog	module:ParameterGenerator
SC_PROCESS_LOOP	ParameterGenerator.v	/^					SC_PROCESS_LOOP = 3'd4,$/;"	c	language:Verilog	module:ParameterGenerator
SCurveForceExternalRaz	DaqControl.v	/^    input SCurveForceExternalRaz,$/;"	p	language:Verilog	module:DaqControl
SCurveForceExternalRaz	MicrorocControl.v	/^	input SCurveForceExternalRaz,$/;"	p	language:Verilog	module:MicrorocControl
SCurve_ForceExternalRaz	DaqSwitcher.v	/^    input SCurve_ForceExternalRaz,$/;"	p	language:Verilog	module:DaqSwitcher
SELECT	MicrorocControl.v	/^	output SELECT,                            \/\/ select = 1,slowcontrol register; select = 0,read/;"	p	language:Verilog	module:MicrorocControl
SELECT	SlowControlAndReadScopeSet.v	/^	output SELECT,                            \/\/ select = 1,slowcontrol register; select = 0,read/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
SR_CK	MicrorocControl.v	/^	output SR_CK,                             \/\/ Selected Register Clock$/;"	p	language:Verilog	module:MicrorocControl
SR_CK	SlowControlAndReadScopeSet.v	/^	output SR_CK,                             \/\/ Selected Register Clock$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
SR_IN	MicrorocControl.v	/^	output SR_IN,                             \/\/ Selected Register Input$/;"	p	language:Verilog	module:MicrorocControl
SR_IN	SlowControlAndReadScopeSet.v	/^	output SR_IN                              \/\/ Selected Register Input$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
SR_RSTB	MicrorocControl.v	/^	output SR_RSTB,                           \/\/ Selected Register Reset$/;"	p	language:Verilog	module:MicrorocControl
SR_RSTB	SlowControlAndReadScopeSet.v	/^	output SR_RSTB,                           \/\/ Selected Register Reset$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
START_ACQ	DaqControl.v	/^    output START_ACQ,$/;"	p	language:Verilog	module:DaqControl
START_ACQ	DaqSwitcher.v	/^    output START_ACQ,$/;"	p	language:Verilog	module:DaqSwitcher
START_ACQ	MicrorocControl.v	/^	output START_ACQ,$/;"	p	language:Verilog	module:MicrorocControl
START_ACQ	SlaveDaq.v	/^	output reg START_ACQ,           \/\/Start & maintain acquisition, Active H$/;"	p	language:Verilog	module:SlaveDaq
START_ACQUISITION	SlaveDaq.v	/^	START_ACQUISITION = 5'd5,$/;"	c	language:Verilog	module:SlaveDaq
START_READOUT	AutoDaq.v	/^            START_READOUT = 4'd6,$/;"	c	language:Verilog	module:AutoDaq
START_READOUT	SlaveDaq.v	/^	START_READOUT = 5'd7,$/;"	c	language:Verilog	module:SlaveDaq
START_READOUT1	MicrorocControl.v	/^	output START_READOUT1,$/;"	p	language:Verilog	module:MicrorocControl
START_READOUT1	Redundancy.v	/^	output START_READOUT1,$/;"	p	language:Verilog	module:Redundancy
START_READOUT2	MicrorocControl.v	/^	output START_READOUT2,$/;"	p	language:Verilog	module:MicrorocControl
START_READOUT2	Redundancy.v	/^	output START_READOUT2,$/;"	p	language:Verilog	module:Redundancy
SerialClock	BitShiftOut.v	/^	output SerialClock,$/;"	p	language:Verilog	module:BitShiftOut
SerialClockCount	BitShiftOut.v	/^	reg [1:0] SerialClockCount;$/;"	r	language:Verilog	module:BitShiftOut
SerialClockEnable	BitShiftOut.v	/^	reg SerialClockEnable;$/;"	r	language:Verilog	module:BitShiftOut
SerialDataout	BitShiftOut.v	/^	output reg SerialDataout,$/;"	p	language:Verilog	module:BitShiftOut
SerialReset	BitShiftOut.v	/^	output SerialReset,$/;"	p	language:Verilog	module:BitShiftOut
SerialReset_r	BitShiftOut.v	/^	reg SerialReset_r;$/;"	r	language:Verilog	module:BitShiftOut
ShaperOutLowGainOrHighGain	MicrorocControl.v	/^	input ShaperOutLowGainOrHighGain,         \/\/ Default: 0 High gain$/;"	p	language:Verilog	module:MicrorocControl
ShaperOutLowGainOrHighGain	ParameterGenerator.v	/^	input ShaperOutLowGainOrHighGain, \/\/ Default: 0 High gain$/;"	p	language:Verilog	module:ParameterGenerator
ShaperOutLowGainOrHighGain	SlowControlAndReadScopeSet.v	/^	input ShaperOutLowGainOrHighGain,         \/\/ Default: 0 High gain$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
ShaperOutLowGainOrHighGain_CAND	CommandParameter.v	/^`define ShaperOutLowGainOrHighGain_CAND            16'hA130$/;"	c	language:Verilog
ShiftCount	ParameterGenerator.v	/^	reg [5:0] ShiftCount;$/;"	r	language:Verilog	module:ParameterGenerator
ShiftData	BitShiftOut.v	/^	reg [15:0] ShiftData;$/;"	r	language:Verilog	module:BitShiftOut
ShiftDataCount	BitShiftOut.v	/^	reg [4:0] ShiftDataCount;$/;"	r	language:Verilog	module:BitShiftOut
ShiftStart_i	BitShiftOut.v	/^	reg ShiftStart_i;$/;"	r	language:Verilog	module:BitShiftOut
SingleAcqStart	SlaveDaq.v	/^	wire SingleAcqStart;$/;"	n	language:Verilog	module:SlaveDaq
SingleChannelMask	CommandInterpreter.v	/^  reg [191:0] SingleChannelMask;$/;"	r	language:Verilog	module:CommandInterpreter
SingleOr64Channel	CommandInterpreter.v	/^  output reg SingleOr64Channel,$/;"	p	language:Verilog	module:CommandInterpreter
SingleOr64ChannelSelect_CAND	CommandParameter.v	/^`define SingleOr64ChannelSelect_CAND               16'hE051$/;"	c	language:Verilog
SingleRaz_en	ExternalRazGenerate.v	/^	reg SingleRaz_en;$/;"	r	language:Verilog	module:ExternalRazGenerate
SingleStart	DaqControl.v	/^    wire SingleStart;$/;"	n	language:Verilog	module:DaqControl
SingleStart	DaqSwitcher.v	/^    output SingleStart,$/;"	p	language:Verilog	module:DaqSwitcher
SingleTestChannel	CommandInterpreter.v	/^  output reg [5:0] SingleTestChannel,$/;"	p	language:Verilog	module:CommandInterpreter
SingleTestChannelSet3to0_CAND	CommandParameter.v	/^`define SingleTestChannelSet3to0_CAND              16'hE070$/;"	c	language:Verilog
SingleTestChannelSet5to4_CAND	CommandParameter.v	/^`define SingleTestChannelSet5to4_CAND              16'hE080$/;"	c	language:Verilog
SlaveDaq	SlaveDaq.v	/^module SlaveDaq($/;"	m	language:Verilog
SlaveDaqData	DaqControl.v	/^    wire [15:0] SlaveDaqData;$/;"	n	language:Verilog	module:DaqControl
SlaveDaqData	DaqSwitcher.v	/^    input [15:0] SlaveDaqData,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaqData	SlaveDaq.v	/^	output reg [15:0] SlaveDaqData,$/;"	p	language:Verilog	module:SlaveDaq
SlaveDaqData_en	DaqControl.v	/^    wire SlaveDaqData_en;$/;"	n	language:Verilog	module:DaqControl
SlaveDaqData_en	DaqSwitcher.v	/^    input SlaveDaqData_en,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaqData_en	SlaveDaq.v	/^	output reg SlaveDaqData_en,$/;"	p	language:Verilog	module:SlaveDaq
SlaveDaqForceExternalRaz	DaqControl.v	/^    wire SlaveDaqForceExternalRaz;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_AllDone	DaqControl.v	/^    wire SlaveDaq_AllDone;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_AllDone	DaqSwitcher.v	/^    input SlaveDaq_AllDone,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_CHIPSATB	DaqSwitcher.v	/^    output SlaveDaq_CHIPSATB,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_DataTransmitDone	DaqControl.v	/^    wire SlaveDaq_DataTransmitDone;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_DataTransmitDone	DaqSwitcher.v	/^    output SlaveDaq_DataTransmitDone,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_EndReadout	DaqControl.v	/^    wire SlaveDaq_EndReadout;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_EndReadout	DaqSwitcher.v	/^    output SlaveDaq_EndReadout,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_ForceExternalRaz	DaqSwitcher.v	/^    input SlaveDaq_ForceExternalRaz,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_OnceEnd	DaqControl.v	/^    wire SlaveDaq_OnceEnd;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_OnceEnd	DaqSwitcher.v	/^    input SlaveDaq_OnceEnd,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_PWR_ON_A	DaqControl.v	/^    wire SlaveDaq_PWR_ON_A;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_PWR_ON_A	DaqSwitcher.v	/^    input SlaveDaq_PWR_ON_A,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_PWR_ON_ADC	DaqControl.v	/^    wire SlaveDaq_PWR_ON_ADC;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_PWR_ON_ADC	DaqSwitcher.v	/^    input SlaveDaq_PWR_ON_ADC,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_PWR_ON_D	DaqControl.v	/^    wire SlaveDaq_PWR_ON_D;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_PWR_ON_D	DaqSwitcher.v	/^    input SlaveDaq_PWR_ON_D,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_PWR_ON_DAC	DaqControl.v	/^    wire SlaveDaq_PWR_ON_DAC;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_PWR_ON_DAC	DaqSwitcher.v	/^    input SlaveDaq_PWR_ON_DAC,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_RESET_B	DaqControl.v	/^    wire SlaveDaq_RESET_B;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_RESET_B	DaqSwitcher.v	/^    input SlaveDaq_RESET_B,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_ResetUsbStart_n	DaqControl.v	/^    reg SlaveDaq_ResetUsbStart_n;$/;"	r	language:Verilog	module:DaqControl
SlaveDaq_START_ACQ	DaqControl.v	/^    wire SlaveDaq_START_ACQ;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_START_ACQ	DaqSwitcher.v	/^    input SlaveDaq_START_ACQ,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_Start	DaqControl.v	/^    wire SlaveDaq_Start;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_Start	DaqSwitcher.v	/^    output SlaveDaq_Start,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_StartReadout	DaqControl.v	/^    wire SlaveDaq_StartReadout;$/;"	n	language:Verilog	module:DaqControl
SlaveDaq_StartReadout	DaqSwitcher.v	/^    input SlaveDaq_StartReadout,$/;"	p	language:Verilog	module:DaqSwitcher
SlaveDaq_UsbStartStop	DaqControl.v	/^    reg SlaveDaq_UsbStartStop;$/;"	r	language:Verilog	module:DaqControl
SlaveDaq_UsbStartStop	DaqSwitcher.v	/^    input SlaveDaq_UsbStartStop,$/;"	p	language:Verilog	module:DaqSwitcher
SlowClock	MicrorocControl.v	/^	input SlowClock,                          \/\/ Slow clock for MICROROC, typically 5M. It is wor/;"	p	language:Verilog	module:MicrorocControl
SlowClock	ParameterGenerator.v	/^	input SlowClock,\/\/ Slow clock for MICROROC, typically 5M. It is worth to try 10M clock$/;"	p	language:Verilog	module:ParameterGenerator
SlowClock	SlowControlAndReadScopeSet.v	/^	input SlowClock,                          \/\/ Slow clock for MICROROC, typically 5M. It is wor/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
SlowControlAndReadScopeSet	SlowControlAndReadScopeSet.v	/^module SlowControlAndReadScopeSet($/;"	m	language:Verilog
SlowControlOrReadScopeSelect	MicrorocControl.v	/^	input SlowControlOrReadScopeSelect,$/;"	p	language:Verilog	module:MicrorocControl
SlowControlOrReadScopeSelect	ParameterGenerator.v	/^	input SlowControlOrReadScopeSelect,$/;"	p	language:Verilog	module:ParameterGenerator
SlowControlOrReadScopeSelect	SlowControlAndReadScopeSet.v	/^	input SlowControlOrReadScopeSelect,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
SlowControlOrReadScopeSelect_CAND	CommandParameter.v	/^`define SlowControlOrReadScopeSelect_CAND          16'hA0A0$/;"	c	language:Verilog
SlowControlParameterNumber	ParameterGenerator.v	/^	localparam [5:0] SlowControlParameterNumber = 6'd36; \/\/ 592\/16=37$/;"	c	language:Verilog	module:ParameterGenerator
SlowControlParameter_Shift	ParameterGenerator.v	/^	reg [591:0] SlowControlParameter_Shift;$/;"	r	language:Verilog	module:ParameterGenerator
SlowControlParameters	ParameterGenerator.v	/^	wire [592:1] SlowControlParameters;$/;"	n	language:Verilog	module:ParameterGenerator
StartDac	CommandInterpreter.v	/^  output reg [9:0] StartDac,$/;"	p	language:Verilog	module:CommandInterpreter
StartReadout	DaqControl.v	/^    output StartReadout,$/;"	p	language:Verilog	module:DaqControl
StartReadout	DaqSwitcher.v	/^    output StartReadout,$/;"	p	language:Verilog	module:DaqSwitcher
StartReadout	MicrorocControl.v	/^	wire StartReadout;$/;"	n	language:Verilog	module:MicrorocControl
StartReadout	Redundancy.v	/^	input StartReadout,$/;"	p	language:Verilog	module:Redundancy
StartReadout	SlaveDaq.v	/^	output reg StartReadout,        \/\/Digital RAM start reading signal$/;"	p	language:Verilog	module:SlaveDaq
StartReadoutChannelSelect	MicrorocControl.v	/^	input StartReadoutChannelSelect,          \/\/ Default: 1 StartReadout1$/;"	p	language:Verilog	module:MicrorocControl
StartReadoutChannelSelect	ParameterGenerator.v	/^	input StartReadoutChannelSelect, \/\/ Default: 1 StartReadout1$/;"	p	language:Verilog	module:ParameterGenerator
StartReadoutChannelSelect	SlowControlAndReadScopeSet.v	/^	input StartReadoutChannelSelect,          \/\/ Default: 1 StartReadout1$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
StartReadoutChannelSelect_CAND	CommandParameter.v	/^`define StartReadoutChannelSelect_CAND             16'hA0D1$/;"	c	language:Verilog
Start_Acq	AutoDaq.v	/^  output reg Start_Acq,    \/\/Start & maintain acquisition, Active H$/;"	p	language:Verilog	module:AutoDaq
Start_Readout	AutoDaq.v	/^  output reg Start_Readout,\/\/Digital RAM start reading signal$/;"	p	language:Verilog	module:AutoDaq
State	AutoDaq.v	/^reg [3:0] State;$/;"	r	language:Verilog	module:AutoDaq
State	CommandInterpreter.v	/^  reg State;$/;"	r	language:Verilog	module:CommandInterpreter
State	SlaveDaq.v	/^	reg [4:0] State;$/;"	r	language:Verilog	module:SlaveDaq
State	usb_synchronous_slavefifo.v	/^    reg [2:0] State = Idle;$/;"	r	language:Verilog	module:usb_synchronous_slavefifo
Swap	usb_synchronous_slavefifo.v	/^    function [15:0] Swap(input [15:0] num);$/;"	f	language:Verilog	module:usb_synchronous_slavefifo
SweepAcqMaxPackageNumber	CommandInterpreter.v	/^  output reg [15:0] SweepAcqMaxPackageNumber,$/;"	p	language:Verilog	module:CommandInterpreter
SweepAcqMaxPackageNumberSet11to8_CAND	CommandParameter.v	/^`define SweepAcqMaxPackageNumberSet11to8_CAND      16'hE173$/;"	c	language:Verilog
SweepAcqMaxPackageNumberSet15to12_CAND	CommandParameter.v	/^`define SweepAcqMaxPackageNumberSet15to12_CAND     16'hE181$/;"	c	language:Verilog
SweepAcqMaxPackageNumberSet3to0_CAND	CommandParameter.v	/^`define SweepAcqMaxPackageNumberSet3to0_CAND       16'hE158$/;"	c	language:Verilog
SweepAcqMaxPackageNumberSet7to4_CAND	CommandParameter.v	/^`define SweepAcqMaxPackageNumberSet7to4_CAND       16'hE168$/;"	c	language:Verilog
SweepDacEndValue3to0_CAND	CommandParameter.v	/^`define SweepDacEndValue3to0_CAND                  16'hE0FF$/;"	c	language:Verilog
SweepDacEndValue7to4_CAND	CommandParameter.v	/^`define SweepDacEndValue7to4_CAND                  16'hE00F$/;"	c	language:Verilog
SweepDacEndValue9to8_CAND	CommandParameter.v	/^`define SweepDacEndValue9to8_CAND                  16'hE013$/;"	c	language:Verilog
SweepDacSelect_CAND	CommandParameter.v	/^`define SweepDacSelect_CAND                        16'hE0B0$/;"	c	language:Verilog
SweepDacStartValue3to0_CAND	CommandParameter.v	/^`define SweepDacStartValue3to0_CAND                16'hE0C0$/;"	c	language:Verilog
SweepDacStartValue7to4_CAND	CommandParameter.v	/^`define SweepDacStartValue7to4_CAND                16'hE0D0$/;"	c	language:Verilog
SweepDacStartValue9to8_CAND	CommandParameter.v	/^`define SweepDacStartValue9to8_CAND                16'hE0E0$/;"	c	language:Verilog
SweepDacStepValue3to0_CAND	CommandParameter.v	/^`define SweepDacStepValue3to0_CAND                 16'hE021$/;"	c	language:Verilog
SweepDacStepValue7to4_CAND	CommandParameter.v	/^`define SweepDacStepValue7to4_CAND                 16'hE030$/;"	c	language:Verilog
SweepDacStepValue9to8_CAND	CommandParameter.v	/^`define SweepDacStepValue9to8_CAND                 16'hE040$/;"	c	language:Verilog
SweepTestDone	CommandInterpreter.v	/^  input SweepTestDone,$/;"	p	language:Verilog	module:CommandInterpreter
SweepTestStartStop	CommandInterpreter.v	/^  output reg SweepTestStartStop,$/;"	p	language:Verilog	module:CommandInterpreter
SweepTestStartStop_CAND	CommandParameter.v	/^`define SweepTestStartStop_CAND                    16'hF0A0$/;"	c	language:Verilog
SweepTestStartStop_reg	CommandInterpreter.v	/^  reg SweepTestStartStop_reg;$/;"	r	language:Verilog	module:CommandInterpreter
SyncClk	HoldGenerate.v	/^	input SyncClk,$/;"	p	language:Verilog	module:HoldGenerate
SyncClk	MicrorocControl.v	/^	input SyncClk,							  \/\/ This clock is a fast clock to synchronous the TriggerIn signal to g/;"	p	language:Verilog	module:MicrorocControl
SynchronousReg	PulseSynchronous.v	/^	reg [2:0] SynchronousReg;$/;"	r	language:Verilog	module:PulseSynchronous
TRANSMIION1B	Redundancy.v	/^	input TRANSMIION1B,$/;"	p	language:Verilog	module:Redundancy
TRANSMITON1B	MicrorocControl.v	/^	input TRANSMITON1B,$/;"	p	language:Verilog	module:MicrorocControl
TRANSMITON2B	MicrorocControl.v	/^	input TRANSMITON2B,$/;"	p	language:Verilog	module:MicrorocControl
TRANSMITON2B	Redundancy.v	/^	input TRANSMITON2B$/;"	p	language:Verilog	module:Redundancy
TRIG_EXT	MicrorocControl.v	/^	output TRIG_EXT,$/;"	p	language:Verilog	module:MicrorocControl
T_acquisition	AutoDaq.v	/^  input [15:0] T_acquisition,\/\/Send from USB, default 8$/;"	p	language:Verilog	module:AutoDaq
T_minPwrRst	AutoDaq.v	/^localparam T_minPwrRst = 8; \/\/200ns, time to wake up clock LVDS receivers $/;"	c	language:Verilog	module:AutoDaq
T_minRstStart	AutoDaq.v	/^localparam T_minRstStart = 40;\/\/1us, $/;"	c	language:Verilog	module:AutoDaq
T_minSro	AutoDaq.v	/^localparam T_minSro      = 16;\/\/400ns, time to wake up clock LVDS receivers$/;"	c	language:Verilog	module:AutoDaq
TimeMinPowerReset	SlaveDaq.v	/^	localparam TimeMinPowerReset = 8;\/\/Time to wake up clock LVDS receivers 200ns$/;"	c	language:Verilog	module:SlaveDaq
TimeMinResetStart	SlaveDaq.v	/^	localparam TimeMinResetStart = 40;\/\/4 SlowClock ticks + 4 FastClock ticks (internal managemen/;"	c	language:Verilog	module:SlaveDaq
TimeMinSro	SlaveDaq.v	/^	localparam TimeMinSro = 16;\/\/Time to wake up clock LVDS receivers 400ns$/;"	c	language:Verilog	module:SlaveDaq
TimeStampReset	MicrorocControl.v	/^	input TimeStampReset,$/;"	p	language:Verilog	module:MicrorocControl
TimeStampReset	TimeStampSyncAndDataTrigger.v	/^	input TimeStampReset,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
TimeStampSyncAndDataTrigger	TimeStampSyncAndDataTrigger.v	/^module TimeStampSyncAndDataTrigger($/;"	m	language:Verilog
Toggle	PulseSynchronous.v	/^	reg Toggle;$/;"	r	language:Verilog	module:PulseSynchronous
TransmitOn	AsicRamReadout.v	/^	input TransmitOn,$/;"	p	language:Verilog	module:AsicRamReadout
TransmitOn	Redundancy.v	/^	output TransmitOn,$/;"	p	language:Verilog	module:Redundancy
TransmitOnChannelSelect	MicrorocControl.v	/^	input [1:0] TransmitOnChannelSelect,      \/\/ Default: 11 Valid$/;"	p	language:Verilog	module:MicrorocControl
TransmitOnChannelSelect	ParameterGenerator.v	/^	input [1:0] TransmitOnChannelSelect,\/\/ Default: 11 Valid$/;"	p	language:Verilog	module:ParameterGenerator
TransmitOnChannelSelect	SlowControlAndReadScopeSet.v	/^	input [1:0] TransmitOnChannelSelect,      \/\/ Default: 11 Valid$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
TransmitOnChannelSelect_CAND	CommandParameter.v	/^`define TransmitOnChannelSelect_CAND               16'hA0C3$/;"	c	language:Verilog
TransmitOn_r	AsicRamReadout.v	/^	reg TransmitOn_r;$/;"	r	language:Verilog	module:AsicRamReadout
TransmitOn_r1	AsicRamReadout.v	/^	reg TransmitOn_r1;$/;"	r	language:Verilog	module:AsicRamReadout
TransmitOn_rd	AsicRamReadout.v	/^	reg TransmitOn_rd;$/;"	r	language:Verilog	module:AsicRamReadout
TrigCount_en	SlaveDaq.v	/^	reg TrigCount_en;$/;"	r	language:Verilog	module:SlaveDaq
TrigCounter	SlaveDaq.v	/^	reg [23:0] TrigCounter;$/;"	r	language:Verilog	module:SlaveDaq
TrigCounter_sync	SlaveDaq.v	/^	reg [23:0] TrigCounter_sync;$/;"	r	language:Verilog	module:SlaveDaq
TriggerCoincidence	CommandInterpreter.v	/^  output reg [1:0] TriggerCoincidence,$/;"	p	language:Verilog	module:CommandInterpreter
TriggerCoincidenceSet_CAND	CommandParameter.v	/^`define TriggerCoincidenceSet_CAND                 16'hE2D0$/;"	c	language:Verilog
TriggerCountMax	CommandInterpreter.v	/^  output reg [15:0] TriggerCountMax,$/;"	p	language:Verilog	module:CommandInterpreter
TriggerCountMaxSet11to8_CAND	CommandParameter.v	/^`define TriggerCountMaxSet11to8_CAND               16'hE1C3$/;"	c	language:Verilog
TriggerCountMaxSet15to12_CAND	CommandParameter.v	/^`define TriggerCountMaxSet15to12_CAND              16'hE1D1$/;"	c	language:Verilog
TriggerCountMaxSet3to0_CAND	CommandParameter.v	/^`define TriggerCountMaxSet3to0_CAND                16'hE1A8$/;"	c	language:Verilog
TriggerCountMaxSet7to4_CAND	CommandParameter.v	/^`define TriggerCountMaxSet7to4_CAND                16'hE1B8$/;"	c	language:Verilog
TriggerDelay	CommandInterpreter.v	/^  output reg [3:0] TriggerDelay,$/;"	p	language:Verilog	module:CommandInterpreter
TriggerDelaySet_CAND	CommandParameter.v	/^`define TriggerDelaySet_CAND                       16'hE1E3$/;"	c	language:Verilog
TriggerDelayed	HoldGenerate.v	/^	wire TriggerDelayed = TriggerShift[HoldDelay];$/;"	n	language:Verilog	module:HoldGenerate
TriggerEfficiencyOrCountEfficiency	CommandInterpreter.v	/^  output reg TriggerEfficiencyOrCountEfficiency,$/;"	p	language:Verilog	module:CommandInterpreter
TriggerEfficiencyOrCountEfficiencySet_CAND	CommandParameter.v	/^`define TriggerEfficiencyOrCountEfficiencySet_CAND 16'hE101$/;"	c	language:Verilog
TriggerExt	TimeStampSyncAndDataTrigger.v	/^	output reg TriggerExt$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
TriggerExt_i	TimeStampSyncAndDataTrigger.v	/^	reg TriggerExt_i;$/;"	r	language:Verilog	module:TimeStampSyncAndDataTrigger
TriggerIn	ExternalRazGenerate.v	/^	input TriggerIn,$/;"	p	language:Verilog	module:ExternalRazGenerate
TriggerIn	HoldGenerate.v	/^	input TriggerIn,$/;"	p	language:Verilog	module:HoldGenerate
TriggerIn	MicrorocControl.v	/^	input TriggerIn,$/;"	p	language:Verilog	module:MicrorocControl
TriggerIn1	ExternalRazGenerate.v	/^	reg TriggerIn1;$/;"	r	language:Verilog	module:ExternalRazGenerate
TriggerIn2	ExternalRazGenerate.v	/^	reg TriggerIn2;$/;"	r	language:Verilog	module:ExternalRazGenerate
TriggerInRise	ExternalRazGenerate.v	/^	wire TriggerInRise;$/;"	n	language:Verilog	module:ExternalRazGenerate
TriggerNor64OrDirectSelect	MicrorocControl.v	/^	input TriggerNor64OrDirectSelect,         \/\/ Default: 1 Nor64$/;"	p	language:Verilog	module:MicrorocControl
TriggerNor64OrDirectSelect	ParameterGenerator.v	/^	input TriggerNor64OrDirectSelect, \/\/ Default: 1 Nor64$/;"	p	language:Verilog	module:ParameterGenerator
TriggerNor64OrDirectSelect	SlowControlAndReadScopeSet.v	/^	input TriggerNor64OrDirectSelect,         \/\/ Default: 1 Nor64$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
TriggerNor64OrDirectSelect_CAND	CommandParameter.v	/^`define TriggerNor64OrDirectSelect_CAND            16'hA061$/;"	c	language:Verilog
TriggerOutputEnable	MicrorocControl.v	/^	input TriggerOutputEnable,                \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:MicrorocControl
TriggerOutputEnable	ParameterGenerator.v	/^	input TriggerOutputEnable, \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:ParameterGenerator
TriggerOutputEnable	SlowControlAndReadScopeSet.v	/^	input TriggerOutputEnable,                \/\/ Default: 1 Enable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
TriggerOutputEnable_CAND	CommandParameter.v	/^`define TriggerOutputEnable_CAND                   16'hA071$/;"	c	language:Verilog
TriggerShift	HoldGenerate.v	/^	reg [255:0] TriggerShift;$/;"	r	language:Verilog	module:HoldGenerate
TriggerToWriteSelect	MicrorocControl.v	/^	input [2:0] TriggerToWriteSelect,         \/\/ Default: 111 all$/;"	p	language:Verilog	module:MicrorocControl
TriggerToWriteSelect	ParameterGenerator.v	/^	input [2:0] TriggerToWriteSelect, \/\/ Default: 111 all$/;"	p	language:Verilog	module:ParameterGenerator
TriggerToWriteSelect	SlowControlAndReadScopeSet.v	/^	input [2:0] TriggerToWriteSelect,         \/\/ Default: 111 all$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
TriggerToWriteSelect_CAND	CommandParameter.v	/^`define TriggerToWriteSelect_CAND                  16'hA087$/;"	c	language:Verilog
UNMASK	CommandInterpreter.v	/^                    UNMASK     = 2'b10,$/;"	c	language:Verilog	module:CommandInterpreter
UnmaskAllChannel	CommandInterpreter.v	/^  output reg UnmaskAllChannel,$/;"	p	language:Verilog	module:CommandInterpreter
UnmaskAllChannelSet_CAND	CommandParameter.v	/^`define UnmaskAllChannelSet_CAND                   16'hE1F0$/;"	c	language:Verilog
UsbAcqStart	DaqControl.v	/^    input UsbAcqStart,$/;"	p	language:Verilog	module:DaqControl
UsbAcqStart	DaqSwitcher.v	/^    input UsbAcqStart,$/;"	p	language:Verilog	module:DaqSwitcher
UsbFifoEmpty	CommandInterpreter.v	/^  input UsbFifoEmpty,$/;"	p	language:Verilog	module:CommandInterpreter
UsbFifoEmpty	DaqControl.v	/^    input UsbFifoEmpty,$/;"	p	language:Verilog	module:DaqControl
UsbStartStop	DaqControl.v	/^    output UsbStartStop,$/;"	p	language:Verilog	module:DaqControl
UsbStartStop	DaqSwitcher.v	/^    output UsbStartStop,$/;"	p	language:Verilog	module:DaqSwitcher
UsbStartStop	FPGA_Top.v	/^    wire UsbStartStop;$/;"	n	language:Verilog	module:FPGA_Top
UsbStartStop	MicrorocControl.v	/^	output UsbStartStop,$/;"	p	language:Verilog	module:MicrorocControl
VAL_EVTN	MicrorocControl.v	/^	output VAL_EVTN,$/;"	p	language:Verilog	module:MicrorocControl
VAL_EVTP	MicrorocControl.v	/^	output VAL_EVTP,$/;"	p	language:Verilog	module:MicrorocControl
WAIT	AutoDaq.v	/^            WAIT = 4'd5,$/;"	c	language:Verilog	module:AutoDaq
WAIT	BitShiftOut.v	/^					WAIT = 3'd6,$/;"	c	language:Verilog	module:BitShiftOut
WAIT_DATA_END	SlaveDaq.v	/^	WAIT_DATA_END =5'd12,$/;"	c	language:Verilog	module:SlaveDaq
WAIT_READ	AutoDaq.v	/^            WAIT_READ = 4'd7,$/;"	c	language:Verilog	module:AutoDaq
WAIT_READ	SlaveDaq.v	/^	WAIT_READ = 5'd6,$/;"	c	language:Verilog	module:SlaveDaq
WAIT_READ_DONE	SlaveDaq.v	/^	WAIT_READ_DONE = 5'd8,$/;"	c	language:Verilog	module:SlaveDaq
WAIT_START	SlaveDaq.v	/^	WAIT_START = 5'd4,$/;"	c	language:Verilog	module:SlaveDaq
WRITE	usb_synchronous_slavefifo.v	/^                     WRITE = 3'd3,$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
WRITE_PROCESS	usb_synchronous_slavefifo.v	/^                     WRITE_PROCESS = 3'd4,$/;"	c	language:Verilog	module:usb_synchronous_slavefifo
WidlarPPEnable	MicrorocControl.v	/^	input WidlarPPEnable,                     \/\/ Default: 0 Disable$/;"	p	language:Verilog	module:MicrorocControl
WidlarPPEnable	ParameterGenerator.v	/^	input WidlarPPEnable, \/\/ Default: 0 Disable$/;"	p	language:Verilog	module:ParameterGenerator
WidlarPPEnable	SlowControlAndReadScopeSet.v	/^	input WidlarPPEnable,                     \/\/ Default: 0 Disable$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
WidlarPPEnable_CAND	CommandParameter.v	/^`define WidlarPPEnable_CAND                        16'hA240$/;"	c	language:Verilog
delay_cnt	AutoDaq.v	/^reg [15:0] delay_cnt;$/;"	r	language:Verilog	module:AutoDaq
in_from_ext_fifo_dout	FPGA_Top.v	/^    wire [15:0] in_from_ext_fifo_dout;$/;"	n	language:Verilog	module:FPGA_Top
in_from_ext_fifo_dout	usb_synchronous_slavefifo.v	/^    input [15:0] in_from_ext_fifo_dout,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
in_from_ext_fifo_empty	usb_synchronous_slavefifo.v	/^    input in_from_ext_fifo_empty,$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
nPKTEND	MicrorocControl.v	/^	input nPKTEND,$/;"	p	language:Verilog	module:MicrorocControl
nPKTEND	usb_synchronous_slavefifo.v	/^    output reg nPKTEND,  \/\/WRITE$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
nSLCS	usb_synchronous_slavefifo.v	/^    output nSLCS, \/\/Chip select$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
nSLOE	usb_synchronous_slavefifo.v	/^    output reg nSLOE,\/\/READ$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
nSLRD	usb_synchronous_slavefifo.v	/^    output reg nSLRD,\/\/READ$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
nSLWR	usb_synchronous_slavefifo.v	/^    output reg nSLWR,    \/\/WRITE$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
num	CommandInterpreter.v	/^  function [3:0] Invert4bit(input [3:0] num);$/;"	p	language:Verilog	function:CommandInterpreter.Invert4bit
num	usb_synchronous_slavefifo.v	/^    function [15:0] Swap(input [15:0] num);$/;"	p	language:Verilog	function:usb_synchronous_slavefifo.Swap
out_to_Microroc_SC_Param_Load	FPGA_Top.v	/^    wire out_to_Microroc_SC_Param_Load;$/;"	n	language:Verilog	module:FPGA_Top
out_to_ext_fifo_rd_en	FPGA_Top.v	/^    wire out_to_ext_fifo_rd_en;$/;"	n	language:Verilog	module:FPGA_Top
out_to_ext_fifo_rd_en	usb_synchronous_slavefifo.v	/^    output reg out_to_ext_fifo_rd_en$/;"	p	language:Verilog	module:usb_synchronous_slavefifo
reset_n	AsicRamReadout.v	/^	input reset_n,$/;"	p	language:Verilog	module:AsicRamReadout
reset_n	AutoDaq.v	/^  input reset_n,$/;"	p	language:Verilog	module:AutoDaq
reset_n	BitShiftOut.v	/^	input reset_n,$/;"	p	language:Verilog	module:BitShiftOut
reset_n	CommandDecoder.v	/^	input reset_n,$/;"	p	language:Verilog	module:CommandDecoder
reset_n	CommandDecoder_beforeInst.v	/^	input reset_n,$/;"	p	language:Verilog	module:CommandDecoder
reset_n	CommandInterpreter.v	/^  input reset_n,$/;"	p	language:Verilog	module:CommandInterpreter
reset_n	ConfigurationParameterDistribution.v	/^    input reset_n,$/;"	p	language:Verilog	module:ConfigurationParameterDistribution
reset_n	DaqControl.v	/^    input reset_n,$/;"	p	language:Verilog	module:DaqControl
reset_n	ExternalRazGenerate.v	/^	input reset_n,$/;"	p	language:Verilog	module:ExternalRazGenerate
reset_n	HoldGenerate.v	/^	input reset_n,$/;"	p	language:Verilog	module:HoldGenerate
reset_n	MicrorocControl.v	/^	input reset_n,$/;"	p	language:Verilog	module:MicrorocControl
reset_n	ParameterGenerator.v	/^	input reset_n,$/;"	p	language:Verilog	module:ParameterGenerator
reset_n	PulseSynchronous.v	/^    input reset_n,$/;"	p	language:Verilog	module:PulseSynchronous
reset_n	SlaveDaq.v	/^	input reset_n,$/;"	p	language:Verilog	module:SlaveDaq
reset_n	SlowControlAndReadScopeSet.v	/^	input reset_n,$/;"	p	language:Verilog	module:SlowControlAndReadScopeSet
reset_n	TimeStampSyncAndDataTrigger.v	/^	input reset_n,$/;"	p	language:Verilog	module:TimeStampSyncAndDataTrigger
rst_n	FPGA_Top.v	/^	input rst_n$/;"	p	language:Verilog	module:FPGA_Top
start	AutoDaq.v	/^  input start,$/;"	p	language:Verilog	module:AutoDaq
swap	usb_synchronous_slavefifo.v	/^      begin:swap$/;"	b	language:Verilog	function:usb_synchronous_slavefifo.Swap
usb_synchronous_slavefifo	usb_synchronous_slavefifo.v	/^module usb_synchronous_slavefifo($/;"	m	language:Verilog
