# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_router_tb_yosys_out.blif

write_verilog router_tb_output_verilog.v
