<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v</a>
defines: 
time_elapsed: 1.060s
ram usage: 42688 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_1kjsfj4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:7</a>: No timescale set for &#34;mux_using_if&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:7</a>: Compile module &#34;work@mux_using_if&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:7</a>: Top level module &#34;work@mux_using_if&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_1kjsfj4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mux_using_if
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_1kjsfj4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_1kjsfj4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mux_using_if)
 |vpiName:work@mux_using_if
 |uhdmallPackages:
 \_package: builtin, parent:work@mux_using_if
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mux_using_if, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v</a>, line:7, parent:work@mux_using_if
   |vpiDefName:work@mux_using_if
   |vpiFullName:work@mux_using_if
   |vpiProcess:
   \_always: , line:20
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:20
       |vpiCondition:
       \_operation: , line:20
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:20
           |vpiOpType:35
           |vpiOperand:
           \_ref_obj: (sel), line:20
             |vpiName:sel
           |vpiOperand:
           \_ref_obj: (din_0), line:20
             |vpiName:din_0
         |vpiOperand:
         \_ref_obj: (din_1), line:20
           |vpiName:din_1
       |vpiStmt:
       \_named_begin: (MUX), line:21
         |vpiName:MUX
         |vpiFullName:work@mux_using_if.MUX
         |vpiStmt:
         \_if_else: , line:22, parent:MUX
           |vpiCondition:
           \_operation: , line:22
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (sel), line:22
               |vpiName:sel
               |vpiFullName:work@mux_using_if.MUX.sel
             |vpiOperand:
             \_constant: , line:22
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiStmt:
           \_begin: , line:22
             |vpiFullName:work@mux_using_if.MUX
             |vpiStmt:
             \_assignment: , line:23
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (mux_out), line:23
                 |vpiName:mux_out
                 |vpiFullName:work@mux_using_if.MUX.mux_out
               |vpiRhs:
               \_ref_obj: (din_0), line:23
                 |vpiName:din_0
                 |vpiFullName:work@mux_using_if.MUX.din_0
           |vpiElseStmt:
           \_begin: , line:24
             |vpiFullName:work@mux_using_if.MUX
             |vpiStmt:
             \_assignment: , line:25
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (mux_out), line:25
                 |vpiName:mux_out
                 |vpiFullName:work@mux_using_if.MUX.mux_out
               |vpiRhs:
               \_ref_obj: (din_1), line:25
                 |vpiName:din_1
                 |vpiFullName:work@mux_using_if.MUX.din_1
   |vpiPort:
   \_port: (din_0), line:8
     |vpiName:din_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_0), line:8
         |vpiName:din_0
         |vpiFullName:work@mux_using_if.din_0
   |vpiPort:
   \_port: (din_1), line:9
     |vpiName:din_1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_1), line:9
         |vpiName:din_1
         |vpiFullName:work@mux_using_if.din_1
   |vpiPort:
   \_port: (sel), line:10
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:10
         |vpiName:sel
         |vpiFullName:work@mux_using_if.sel
   |vpiPort:
   \_port: (mux_out), line:11
     |vpiName:mux_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mux_out), line:18
         |vpiName:mux_out
         |vpiFullName:work@mux_using_if.mux_out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (mux_out), line:18
   |vpiNet:
   \_logic_net: (din_0), line:8
   |vpiNet:
   \_logic_net: (din_1), line:9
   |vpiNet:
   \_logic_net: (sel), line:10
 |uhdmtopModules:
 \_module: work@mux_using_if (work@mux_using_if), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v</a>, line:7
   |vpiDefName:work@mux_using_if
   |vpiName:work@mux_using_if
   |vpiPort:
   \_port: (din_0), line:8, parent:work@mux_using_if
     |vpiName:din_0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_0), line:8, parent:work@mux_using_if
         |vpiName:din_0
         |vpiFullName:work@mux_using_if.din_0
   |vpiPort:
   \_port: (din_1), line:9, parent:work@mux_using_if
     |vpiName:din_1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_1), line:9, parent:work@mux_using_if
         |vpiName:din_1
         |vpiFullName:work@mux_using_if.din_1
   |vpiPort:
   \_port: (sel), line:10, parent:work@mux_using_if
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:10, parent:work@mux_using_if
         |vpiName:sel
         |vpiFullName:work@mux_using_if.sel
   |vpiPort:
   \_port: (mux_out), line:11, parent:work@mux_using_if
     |vpiName:mux_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mux_out), line:18, parent:work@mux_using_if
         |vpiName:mux_out
         |vpiFullName:work@mux_using_if.mux_out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (mux_out), line:18, parent:work@mux_using_if
   |vpiNet:
   \_logic_net: (din_0), line:8, parent:work@mux_using_if
   |vpiNet:
   \_logic_net: (din_1), line:9, parent:work@mux_using_if
   |vpiNet:
   \_logic_net: (sel), line:10, parent:work@mux_using_if
Object: \work_mux_using_if of type 3000
Object: \work_mux_using_if of type 32
Object: \din_0 of type 44
Object: \din_1 of type 44
Object: \sel of type 44
Object: \mux_out of type 44
Object: \mux_out of type 36
Object: \din_0 of type 36
Object: \din_1 of type 36
Object: \sel of type 36
Object: \work_mux_using_if of type 32
Object: \din_0 of type 44
Object: \din_1 of type 44
Object: \sel of type 44
Object: \mux_out of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \sel of type 608
Object: \din_0 of type 608
Object: \din_1 of type 608
Object: \MUX of type 33
Object:  of type 23
Object:  of type 39
Object: \sel of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \mux_out of type 608
Object: \din_0 of type 608
Object:  of type 4
Object:  of type 3
Object: \mux_out of type 608
Object: \din_1 of type 608
Object: \mux_out of type 36
Object: \din_0 of type 36
Object: \din_1 of type 36
Object: \sel of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mux_using_if&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2792320] str=&#39;\work_mux_using_if&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:8</a>.0-8.0&gt; [0x27925c0] str=&#39;\din_0&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:9</a>.0-9.0&gt; [0x27929a0] str=&#39;\din_1&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:10</a>.0-10.0&gt; [0x2792b90] str=&#39;\sel&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:11</a>.0-11.0&gt; [0x27937f0] str=&#39;\mux_out&#39; output reg port=4
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2793bd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x27946c0] str=&#39;\sel&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2794a70] str=&#39;\din_0&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2794c20] str=&#39;\din_1&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2793ee0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:21</a>.0-21.0&gt; [0x2794db0] str=&#39;\MUX&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2794ed0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795060]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795180]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795310]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795570] str=&#39;\sel&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795a70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795910]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795c40] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a78d0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795d60]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x2795ea0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x27a7360] str=&#39;\mux_out&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x27a7720] str=&#39;\din_0&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a79f0]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a7b10]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a82f0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:24</a>.0-24.0&gt; [0x27a7c30]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a7d50]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a7f20] str=&#39;\mux_out&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a8140] str=&#39;\din_1&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2792320] str=&#39;\work_mux_using_if&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:8</a>.0-8.0&gt; [0x27925c0] str=&#39;\din_0&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:9</a>.0-9.0&gt; [0x27929a0] str=&#39;\din_1&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:10</a>.0-10.0&gt; [0x2792b90] str=&#39;\sel&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:11</a>.0-11.0&gt; [0x27937f0] str=&#39;\mux_out&#39; output reg basic_prep port=4 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2793bd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x27946c0 -&gt; 0x2792b90] str=&#39;\sel&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2794a70 -&gt; 0x27925c0] str=&#39;\din_0&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2794c20 -&gt; 0x27929a0] str=&#39;\din_1&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&gt; [0x2793ee0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:21</a>.0-21.0&gt; [0x2794db0] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2794ed0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795060] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795180] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795310] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795570 -&gt; 0x2792b90] str=&#39;\sel&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795a70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795910] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2795c40] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a78d0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:22</a>.0-22.0&gt; [0x2795d60] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x2795ea0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x27a7360 -&gt; 0x27937f0] str=&#39;\mux_out&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:23</a>.0-23.0&gt; [0x27a7720 -&gt; 0x27925c0] str=&#39;\din_0&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a79f0] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a7b10] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a82f0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:24</a>.0-24.0&gt; [0x27a7c30] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a7d50] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a7f20 -&gt; 0x27937f0] str=&#39;\mux_out&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:25</a>.0-25.0&gt; [0x27a8140 -&gt; 0x27929a0] str=&#39;\din_1&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_mux_using_if

2.2. Analyzing design hierarchy..
Top module:  \work_mux_using_if
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>$1 in module work_mux_using_if.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_mux_using_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>$1&#39;.
     1/1: $1\mux_out[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_mux_using_if.\mux_out&#39; from process `\work_mux_using_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_mux_using_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>$1&#39;.
Removing empty process `work_mux_using_if.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_mux_using_if..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_mux_using_if ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $eq                             1
     $mux                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_mux_using_if..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mux_using_if&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;din_0&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;din_1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;sel&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;mux_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$procmux$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ 2 ],
            &#34;S&#34;: [ 6 ],
            &#34;Y&#34;: [ 5 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\mux_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$1\\mux_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;din_0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:8</a>.0-8.0&#34;
          }
        },
        &#34;din_1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:9</a>.0-9.0&#34;
          }
        },
        &#34;mux_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:11</a>.0-11.0&#34;
          }
        },
        &#34;sel&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:10</a>.0-10.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_mux_using_if&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_mux_using_if(din_0, din_1, sel, mux_out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:20</a>.0-20.0&#34; *)
  wire _1_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _2_;
  wire _3_;
  wire _4_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:8</a>.0-8.0&#34; *)
  input din_0;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:9</a>.0-9.0&#34; *)
  input din_1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:11</a>.0-11.0&#34; *)
  output mux_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_if.v:10</a>.0-10.0&#34; *)
  input sel;
  assign _2_ = 32&#39;(sel) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _3_ = _4_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) din_0 : din_1;
  assign _0_ = _1_;
  assign _4_ = _2_;
  assign _1_ = _3_;
  assign mux_out = _3_;
endmodule

End of script. Logfile hash: 9210bcad4e, CPU: user 0.01s system 0.00s, MEM: 13.16 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>