Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: topSPI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topSPI.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topSPI"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : topSPI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kv/EE 324/6_spi/SPI_3/PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "/home/kv/Desktop/PmodMicRefComp.vhd" into library work
Parsing entity <MIC>.
Parsing architecture <MIC> of entity <mic>.
Parsing VHDL file "/home/kv/EE 324/6_spi/SPI_3/topSPI.vhd" into library work
Parsing entity <topSPI>.
Parsing architecture <Behavioral> of entity <topspi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topSPI> (architecture <Behavioral>) from library <work>.

Elaborating entity <MIC> (architecture <MIC>) from library <work>.
INFO:HDLCompiler:679 - "/home/kv/Desktop/PmodMicRefComp.vhd" Line 245. Case statement is complete. others clause is never selected

Elaborating entity <PWM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/kv/EE 324/6_spi/SPI_3/PWM.vhd" Line 62: data should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topSPI>.
    Related source file is "/home/kv/EE 324/6_spi/SPI_3/topSPI.vhd".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bt1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/kv/EE 324/6_spi/SPI_3/topSPI.vhd" line 44: Output port <DONE> of the instance <C0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kv/EE 324/6_spi/SPI_3/topSPI.vhd" line 45: Output port <DONE> of the instance <C1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <topSPI> synthesized.

Synthesizing Unit <MIC>.
    Related source file is "/home/kv/Desktop/PmodMicRefComp.vhd".
    Found 3-bit register for signal <clk_counter>.
    Found 16-bit register for signal <temp>.
    Found 4-bit register for signal <shiftCounter>.
    Found 8-bit register for signal <DATA>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <clk_counter[2]_GND_6_o_add_0_OUT> created at line 117.
    Found 4-bit adder for signal <shiftCounter[3]_GND_6_o_add_2_OUT> created at line 145.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MIC> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "/home/kv/EE 324/6_spi/SPI_3/PWM.vhd".
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <DONE>.
    Found 8-bit adder for signal <count[7]_GND_7_o_add_1_OUT> created at line 55.
    Found 8-bit comparator lessequal for signal <n0006> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 1
 16-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <temp_10> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <temp_11> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <temp_12> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <temp_13> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <temp_14> of sequential type is unconnected in block <C0>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <C0>.

Synthesizing (advanced) Unit <MIC>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
The following registers are absorbed into counter <shiftCounter>: 1 register on signal <shiftCounter>.
Unit <MIC> synthesized (advanced).

Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM> synthesized (advanced).
WARNING:Xst:2677 - Node <temp_10> of sequential type is unconnected in block <MIC>.
WARNING:Xst:2677 - Node <temp_11> of sequential type is unconnected in block <MIC>.
WARNING:Xst:2677 - Node <temp_12> of sequential type is unconnected in block <MIC>.
WARNING:Xst:2677 - Node <temp_13> of sequential type is unconnected in block <MIC>.
WARNING:Xst:2677 - Node <temp_14> of sequential type is unconnected in block <MIC>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <MIC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <C1/DONE> of sequential type is unconnected in block <topSPI>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <C0/FSM_0> on signal <current_state[1:3]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 001
 shiftin  | 010
 syncdata | 100
----------------------

Optimizing unit <topSPI> ...

Optimizing unit <MIC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topSPI, actual ratio is 0.

Final Macro Processing ...

Processing Unit <topSPI> :
	Found 3-bit shift register for signal <C0/temp_2>.
Unit <topSPI> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topSPI.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 50
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 7
#      LUT2                        : 12
#      LUT3                        : 4
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 3
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 33
#      FD                          : 8
#      FDC                         : 3
#      FDE                         : 16
#      FDR                         : 1
#      FDRE                        : 4
#      FDS                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  18224     0%  
 Number of Slice LUTs:                   34  out of   9112     0%  
    Number used as Logic:                33  out of   9112     0%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      12  out of     45    26%  
   Number with an unused LUT:            11  out of     45    24%  
   Number of fully used LUT-FF pairs:    22  out of     45    48%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                   6  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
C0/clk_counter_2                   | BUFG                   | 23    |
CLK                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.426ns (Maximum Frequency: 291.915MHz)
   Minimum input arrival time before clock: 2.366ns
   Maximum output required time after clock: 7.728ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'C0/clk_counter_2'
  Clock period: 2.995ns (frequency: 333.929MHz)
  Total number of paths / destination ports: 69 / 46
-------------------------------------------------------------------------
Delay:               2.995ns (Levels of Logic = 1)
  Source:            C0/current_state_FSM_FFd2 (FF)
  Destination:       C0/shiftCounter_3 (FF)
  Source Clock:      C0/clk_counter_2 rising
  Destination Clock: C0/clk_counter_2 rising

  Data Path: C0/current_state_FSM_FFd2 to C0/shiftCounter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.005  C0/current_state_FSM_FFd2 (C0/current_state_FSM_FFd2)
     LUT2:I1->O           12   0.205   0.908  C0/_n00511 (C0/_n0051)
     FDRE:R                    0.430          C0/shiftCounter_0
    ----------------------------------------
    Total                      2.995ns (1.082ns logic, 1.913ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.426ns (frequency: 291.915MHz)
  Total number of paths / destination ports: 106 / 11
-------------------------------------------------------------------------
Delay:               3.426ns (Levels of Logic = 3)
  Source:            C1/count_6 (FF)
  Destination:       C1/count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: C1/count_6 to C1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  C1/count_6 (C1/count_6)
     LUT3:I0->O            1   0.205   0.580  C1/DONE_GND_7_o_MUX_37_o<7>_SW0 (N3)
     LUT6:I5->O            8   0.205   0.803  C1/DONE_GND_7_o_MUX_37_o<7> (C1/DONE_GND_7_o_MUX_37_o)
     LUT2:I1->O            1   0.205   0.000  C1/count_0_rstpot (C1/count_0_rstpot)
     FD:D                      0.102          C1/count_0
    ----------------------------------------
    Total                      3.426ns (1.164ns logic, 2.262ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C0/clk_counter_2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.366ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       C0/current_state_FSM_FFd2 (FF)
  Destination Clock: C0/clk_counter_2 rising

  Data Path: RST to C0/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  RST_IBUF (RST_IBUF)
     FDS:S                     0.430          C0/current_state_FSM_FFd3
    ----------------------------------------
    Total                      2.366ns (1.652ns logic, 0.714ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.366ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       C0/clk_counter_2 (FF)
  Destination Clock: CLK rising

  Data Path: RST to C0/clk_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  RST_IBUF (RST_IBUF)
     FDC:CLR                   0.430          C0/clk_counter_0
    ----------------------------------------
    Total                      2.366ns (1.652ns logic, 0.714ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 2
-------------------------------------------------------------------------
Offset:              7.728ns (Levels of Logic = 5)
  Source:            C1/count_2 (FF)
  Destination:       pwmOUT (PAD)
  Source Clock:      CLK rising

  Data Path: C1/count_2 to pwmOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  C1/count_2 (C1/count_2)
     LUT6:I0->O            1   0.203   0.808  pwmOUT2 (pwmOUT1)
     LUT3:I0->O            1   0.205   0.808  pwmOUT1_SW2 (N8)
     LUT5:I2->O            1   0.205   0.684  pwmOUT1 (pwmOUT2)
     LUT5:I3->O            1   0.203   0.579  pwmOUT21 (pwmOUT_OBUF)
     OBUF:I->O                 2.571          pwmOUT_OBUF (pwmOUT)
    ----------------------------------------
    Total                      7.728ns (3.834ns logic, 3.894ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C0/clk_counter_2'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              7.636ns (Levels of Logic = 5)
  Source:            C0/DATA_2 (FF)
  Destination:       pwmOUT (PAD)
  Source Clock:      C0/clk_counter_2 rising

  Data Path: C0/DATA_2 to pwmOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.924  C0/DATA_2 (C0/DATA_2)
     LUT6:I1->O            1   0.203   0.808  pwmOUT2 (pwmOUT1)
     LUT3:I0->O            1   0.205   0.808  pwmOUT1_SW2 (N8)
     LUT5:I2->O            1   0.205   0.684  pwmOUT1 (pwmOUT2)
     LUT5:I3->O            1   0.203   0.579  pwmOUT21 (pwmOUT_OBUF)
     OBUF:I->O                 2.571          pwmOUT_OBUF (pwmOUT)
    ----------------------------------------
    Total                      7.636ns (3.834ns logic, 3.802ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C0/clk_counter_2
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C0/clk_counter_2|    2.995|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.426|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 8.58 secs
 
--> 


Total memory usage is 392276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

