Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 20 16:10:28 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file temp_sensor_adt7420_timing_summary_routed.rpt -pb temp_sensor_adt7420_timing_summary_routed.pb -rpx temp_sensor_adt7420_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_sensor_adt7420
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: i2c_master_0/data_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.910        0.000                      0                  122        0.154        0.000                      0                  122        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.910        0.000                      0                  122        0.154        0.000                      0                  122        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.061ns (25.969%)  route 3.025ns (74.031%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  counter_reg[17]/Q
                         net (fo=3, routed)           0.823     6.500    i2c_master_0/Q[17]
    SLICE_X35Y112        LUT3 (Prop_lut3_I2_O)        0.149     6.649 f  i2c_master_0/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.828     7.477    i2c_master_0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.332     7.809 f  i2c_master_0/FSM_sequential_state[0]_i_2/O
                         net (fo=24, routed)          1.374     9.183    i2c_master_0_n_6
    SLICE_X35Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.307 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.307    counter[19]_i_1_n_0
    SLICE_X35Y113        FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X35Y113        FDCE (Setup_fdce_C_D)        0.031    15.217    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.061ns (25.981%)  route 3.023ns (74.019%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  counter_reg[17]/Q
                         net (fo=3, routed)           0.823     6.500    i2c_master_0/Q[17]
    SLICE_X35Y112        LUT3 (Prop_lut3_I2_O)        0.149     6.649 f  i2c_master_0/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.828     7.477    i2c_master_0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.332     7.809 f  i2c_master_0/FSM_sequential_state[0]_i_2/O
                         net (fo=24, routed)          1.372     9.181    i2c_master_0_n_6
    SLICE_X35Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.305 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.305    counter[17]_i_1_n_0
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X35Y113        FDCE (Setup_fdce_C_D)        0.029    15.215    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 i2c_master_0/scl_proc.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/scl_proc.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.868%)  route 2.641ns (76.132%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610     5.212    i2c_master_0/CLK
    SLICE_X15Y124        FDRE                                         r  i2c_master_0/scl_proc.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  i2c_master_0/scl_proc.count_reg[4]/Q
                         net (fo=9, routed)           0.946     6.614    i2c_master_0/scl_proc.count_reg[4]
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.738 f  i2c_master_0/scl_proc.count[7]_i_5/O
                         net (fo=3, routed)           0.682     7.420    i2c_master_0/scl_proc.count[7]_i_5_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  i2c_master_0/scl_proc.count[7]_i_3/O
                         net (fo=1, routed)           0.161     7.705    i2c_master_0/scl_proc.count[7]_i_3_n_0
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  i2c_master_0/scl_proc.count[7]_i_1/O
                         net (fo=8, routed)           0.852     8.681    i2c_master_0/scl_proc.count[7]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.491    14.913    i2c_master_0/CLK
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    i2c_master_0/scl_proc.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 i2c_master_0/scl_proc.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/scl_proc.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.868%)  route 2.641ns (76.132%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610     5.212    i2c_master_0/CLK
    SLICE_X15Y124        FDRE                                         r  i2c_master_0/scl_proc.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  i2c_master_0/scl_proc.count_reg[4]/Q
                         net (fo=9, routed)           0.946     6.614    i2c_master_0/scl_proc.count_reg[4]
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.738 f  i2c_master_0/scl_proc.count[7]_i_5/O
                         net (fo=3, routed)           0.682     7.420    i2c_master_0/scl_proc.count[7]_i_5_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  i2c_master_0/scl_proc.count[7]_i_3/O
                         net (fo=1, routed)           0.161     7.705    i2c_master_0/scl_proc.count[7]_i_3_n_0
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  i2c_master_0/scl_proc.count[7]_i_1/O
                         net (fo=8, routed)           0.852     8.681    i2c_master_0/scl_proc.count[7]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.491    14.913    i2c_master_0/CLK
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[6]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    i2c_master_0/scl_proc.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 i2c_master_0/scl_proc.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/scl_proc.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.868%)  route 2.641ns (76.132%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.610     5.212    i2c_master_0/CLK
    SLICE_X15Y124        FDRE                                         r  i2c_master_0/scl_proc.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  i2c_master_0/scl_proc.count_reg[4]/Q
                         net (fo=9, routed)           0.946     6.614    i2c_master_0/scl_proc.count_reg[4]
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.738 f  i2c_master_0/scl_proc.count[7]_i_5/O
                         net (fo=3, routed)           0.682     7.420    i2c_master_0/scl_proc.count[7]_i_5_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.544 r  i2c_master_0/scl_proc.count[7]_i_3/O
                         net (fo=1, routed)           0.161     7.705    i2c_master_0/scl_proc.count[7]_i_3_n_0
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     7.829 r  i2c_master_0/scl_proc.count[7]_i_1/O
                         net (fo=8, routed)           0.852     8.681    i2c_master_0/scl_proc.count[7]_i_1_n_0
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.491    14.913    i2c_master_0/CLK
    SLICE_X15Y125        FDRE                                         r  i2c_master_0/scl_proc.count_reg[7]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    i2c_master_0/scl_proc.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.061ns (27.076%)  route 2.858ns (72.924%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  counter_reg[17]/Q
                         net (fo=3, routed)           0.823     6.500    i2c_master_0/Q[17]
    SLICE_X35Y112        LUT3 (Prop_lut3_I2_O)        0.149     6.649 f  i2c_master_0/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.828     7.477    i2c_master_0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.332     7.809 f  i2c_master_0/FSM_sequential_state[0]_i_2/O
                         net (fo=24, routed)          1.207     9.016    i2c_master_0_n_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124     9.140 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.140    counter[15]_i_1_n_0
    SLICE_X35Y112        FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499    14.921    clk_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.031    15.193    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.061ns (27.090%)  route 2.856ns (72.910%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  counter_reg[17]/Q
                         net (fo=3, routed)           0.823     6.500    i2c_master_0/Q[17]
    SLICE_X35Y112        LUT3 (Prop_lut3_I2_O)        0.149     6.649 f  i2c_master_0/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.828     7.477    i2c_master_0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.332     7.809 f  i2c_master_0/FSM_sequential_state[0]_i_2/O
                         net (fo=24, routed)          1.205     9.014    i2c_master_0_n_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I1_O)        0.124     9.138 r  counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.138    counter[14]_i_1_n_0
    SLICE_X35Y112        FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499    14.921    clk_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.029    15.191    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.061ns (27.075%)  route 2.858ns (72.925%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  counter_reg[17]/Q
                         net (fo=3, routed)           0.823     6.500    i2c_master_0/Q[17]
    SLICE_X35Y112        LUT3 (Prop_lut3_I2_O)        0.149     6.649 f  i2c_master_0/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.828     7.477    i2c_master_0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.332     7.809 f  i2c_master_0/FSM_sequential_state[0]_i_2/O
                         net (fo=24, routed)          1.207     9.016    i2c_master_0_n_6
    SLICE_X35Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.140 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.140    counter[20]_i_1_n_0
    SLICE_X35Y113        FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X35Y113        FDCE (Setup_fdce_C_D)        0.031    15.217    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.059ns (31.014%)  route 2.356ns (68.986%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.225    clk_IBUF_BUFG
    SLICE_X33Y109        FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.419     5.644 f  FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          1.202     6.847    i2c_master_0/state[2]
    SLICE_X30Y109        LUT3 (Prop_lut3_I0_O)        0.319     7.166 r  i2c_master_0/i2c_data_wr[7]_i_3/O
                         net (fo=5, routed)           0.493     7.659    i2c_master_0/i2c_data_wr[7]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I0_O)        0.321     7.980 r  i2c_master_0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.660     8.640    i2c_master_0_n_17
    SLICE_X34Y109        FDRE                                         r  temp_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.501    14.923    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  temp_data_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X34Y109        FDRE (Setup_fdre_C_CE)      -0.377    14.770    temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.828ns (22.220%)  route 2.898ns (77.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.622     5.224    clk_IBUF_BUFG
    SLICE_X35Y110        FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDCE (Prop_fdce_C_Q)         0.456     5.680 f  counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.537    i2c_master_0/Q[6]
    SLICE_X33Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.661 f  i2c_master_0/FSM_sequential_state[0]_i_11/O
                         net (fo=2, routed)           0.854     7.514    i2c_master_0_n_14
    SLICE_X32Y111        LUT6 (Prop_lut6_I2_O)        0.124     7.638 f  counter[22]_i_4/O
                         net (fo=23, routed)          1.188     8.827    counter[22]_i_4_n_0
    SLICE_X35Y113        LUT5 (Prop_lut5_I3_O)        0.124     8.951 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.951    counter[21]_i_1_n_0
    SLICE_X35Y113        FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498    14.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X35Y113        FDCE (Setup_fdce_C_D)        0.032    15.193    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  6.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  temp_data_reg[6]/Q
                         net (fo=1, routed)           0.116     1.741    temp_data_reg_n_0_[6]
    SLICE_X29Y107        FDCE                                         r  temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[6]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X29Y107        FDCE (Hold_fdce_C_D)         0.066     1.586    temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 temp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  temp_data_reg[14]/Q
                         net (fo=1, routed)           0.116     1.764    temp_data_reg_n_0_[14]
    SLICE_X28Y107        FDCE                                         r  temperature_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  temperature_reg[14]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X28Y107        FDCE (Hold_fdce_C_D)         0.070     1.590    temperature_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  temp_data_reg[5]/Q
                         net (fo=1, routed)           0.113     1.738    temp_data_reg_n_0_[5]
    SLICE_X30Y104        FDCE                                         r  temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X30Y104        FDCE                                         r  temperature_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.063     1.563    temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 temp_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  temp_data_reg[10]/Q
                         net (fo=1, routed)           0.122     1.770    temp_data_reg_n_0_[10]
    SLICE_X28Y107        FDCE                                         r  temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  temperature_reg[10]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X28Y107        FDCE (Hold_fdce_C_D)         0.070     1.590    temperature_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 temp_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  temp_data_reg[12]/Q
                         net (fo=1, routed)           0.110     1.758    temp_data_reg_n_0_[12]
    SLICE_X31Y104        FDCE                                         r  temperature_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X31Y104        FDCE                                         r  temperature_reg[12]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X31Y104        FDCE (Hold_fdce_C_D)         0.070     1.570    temperature_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 temp_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  temp_data_reg[13]/Q
                         net (fo=1, routed)           0.110     1.758    temp_data_reg_n_0_[13]
    SLICE_X31Y104        FDCE                                         r  temperature_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X31Y104        FDCE                                         r  temperature_reg[13]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X31Y104        FDCE (Hold_fdce_C_D)         0.066     1.566    temperature_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.473%)  route 0.169ns (54.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  temp_data_reg[7]/Q
                         net (fo=1, routed)           0.169     1.793    temp_data_reg_n_0_[7]
    SLICE_X29Y107        FDCE                                         r  temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[7]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X29Y107        FDCE (Hold_fdce_C_D)         0.070     1.590    temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  temp_data_reg[2]/Q
                         net (fo=1, routed)           0.158     1.782    temp_data_reg_n_0_[2]
    SLICE_X32Y109        FDCE                                         r  temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X32Y109        FDCE                                         r  temperature_reg[2]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.070     1.569    temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.023%)  route 0.165ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  temp_data_reg[0]/Q
                         net (fo=1, routed)           0.165     1.790    temp_data_reg_n_0_[0]
    SLICE_X32Y109        FDCE                                         r  temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X32Y109        FDCE                                         r  temperature_reg[0]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y109        FDCE (Hold_fdce_C_D)         0.070     1.569    temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 busy_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.248%)  route 0.116ns (35.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X30Y109        FDRE                                         r  busy_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  busy_prev_reg/Q
                         net (fo=5, routed)           0.116     1.764    i2c_master_0/busy_cnt_reg[0]
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  i2c_master_0/busy_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    i2c_master_0_n_10
    SLICE_X31Y109        FDCE                                         r  busy_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  busy_cnt_reg[0]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X31Y109        FDCE (Hold_fdce_C_D)         0.091     1.587    busy_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y109   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y109   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y109   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y109   busy_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y109   busy_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y109   busy_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y110   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y111   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y111   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y109   busy_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y109   busy_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   busy_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   busy_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y109   busy_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y109   busy_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   busy_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y109   busy_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            scl_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 5.042ns (60.189%)  route 3.335ns (39.811%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C14                                               0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    C14                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.335     4.821    scl_IBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.376 r  scl_pin_OBUF_inst/O
                         net (fo=0)                   0.000     8.376    scl_pin
    D18                                                               r  scl_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.432ns (54.408%)  route 3.714ns (45.592%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE                         0.000     0.000 r  i2c_master_0/FSM_onehot_state_reg[1]/C
    SLICE_X30Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i2c_master_0/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           1.168     1.686    i2c_master_0/scl_enable
    SLICE_X29Y112        LUT4 (Prop_lut4_I3_O)        0.152     1.838 f  i2c_master_0/sda_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.546     4.384    sda_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.762     8.146 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.146    sda
    C15                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            sda_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 5.032ns (66.060%)  route 2.585ns (33.940%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sda_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          2.585     4.069    sda_IBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     7.617 r  sda_pin_OBUF_inst/O
                         net (fo=0)                   0.000     7.617    sda_pin
    E18                                                               r  sda_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/scl_enable_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 4.013ns (54.812%)  route 3.308ns (45.188%))
  Logic Levels:           2  (FDSE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDSE                         0.000     0.000 r  i2c_master_0/scl_enable_reg/C
    SLICE_X29Y111        FDSE (Prop_fdse_C_Q)         0.456     0.456 f  i2c_master_0/scl_enable_reg/Q
                         net (fo=2, routed)           3.308     3.764    scl_IOBUF_inst/T
    C14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557     7.321 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.321    scl
    C14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/acknowledge_error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_ack_err
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 4.024ns (62.417%)  route 2.423ns (37.583%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE                         0.000     0.000 r  i2c_master_0/acknowledge_error_reg/C
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  i2c_master_0/acknowledge_error_reg/Q
                         net (fo=2, routed)           2.423     2.882    i2c_ack_err_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.447 r  i2c_ack_err_OBUF_inst/O
                         net (fo=0)                   0.000     6.447    i2c_ack_err
    C17                                                               r  i2c_ack_err (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 1.602ns (25.751%)  route 4.618ns (74.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          1.727     6.220    i2c_master_0/SR[0]
    SLICE_X30Y110        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/busy_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 1.602ns (25.751%)  route 4.618ns (74.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          1.727     6.220    i2c_master_0/SR[0]
    SLICE_X30Y110        FDSE                                         r  i2c_master_0/busy_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/rx_data_latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 1.962ns (33.638%)  route 3.870ns (66.362%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          3.060     4.538    i2c_master_0/reset_l_IBUF
    SLICE_X29Y109        LUT5 (Prop_lut5_I4_O)        0.152     4.690 r  i2c_master_0/rx_data_latch[0]_i_2/O
                         net (fo=1, routed)           0.810     5.499    i2c_master_0/rx_data_latch[0]_i_2_n_0
    SLICE_X29Y108        LUT3 (Prop_lut3_I0_O)        0.332     5.831 r  i2c_master_0/rx_data_latch[0]_i_1/O
                         net (fo=1, routed)           0.000     5.831    i2c_master_0/rx_data_latch[0]_i_1_n_0
    SLICE_X29Y108        FDRE                                         r  i2c_master_0/rx_data_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 1.602ns (27.760%)  route 4.168ns (72.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          1.277     5.769    i2c_master_0/SR[0]
    SLICE_X28Y112        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/tx_data_latch_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 1.752ns (30.479%)  route 3.995ns (69.521%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          3.303     4.781    i2c_master_0/reset_l_IBUF
    SLICE_X30Y111        LUT5 (Prop_lut5_I4_O)        0.124     4.905 r  i2c_master_0/tx_data_latch[7]_i_2/O
                         net (fo=3, routed)           0.692     5.597    i2c_master_0/tx_data_latch[7]_i_2_n_0
    SLICE_X30Y111        LUT3 (Prop_lut3_I1_O)        0.150     5.747 r  i2c_master_0/tx_data_latch[7]_i_1/O
                         net (fo=1, routed)           0.000     5.747    i2c_master_0/tx_data_latch[7]_i_1_n_0
    SLICE_X30Y111        FDRE                                         r  i2c_master_0/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.076%)  route 0.124ns (45.924%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[6]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i2c_master_0/rx_data_latch_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    i2c_master_0/rx_data_latch[6]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.285%)  route 0.128ns (46.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[0]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i2c_master_0/rx_data_latch_reg[0]/Q
                         net (fo=2, routed)           0.128     0.274    i2c_master_0/rx_data_latch[0]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/acknowledge_error_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.364%)  route 0.122ns (39.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE                         0.000     0.000 r  i2c_master_0/FSM_onehot_state_reg[3]/C
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2c_master_0/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.122     0.263    i2c_master_0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X29Y109        LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  i2c_master_0/acknowledge_error_i_1/O
                         net (fo=1, routed)           0.000     0.308    i2c_master_0/acknowledge_error_i_1_n_0
    SLICE_X29Y109        FDRE                                         r  i2c_master_0/acknowledge_error_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.146ns (46.143%)  route 0.170ns (53.857%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[2]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i2c_master_0/rx_data_latch_reg[2]/Q
                         net (fo=2, routed)           0.170     0.316    i2c_master_0/rx_data_latch[2]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.133ns (41.813%)  route 0.185ns (58.187%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[1]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[1]/Q
                         net (fo=2, routed)           0.185     0.318    i2c_master_0/rx_data_latch[1]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.133ns (41.780%)  route 0.185ns (58.220%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[5]/C
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[5]/Q
                         net (fo=2, routed)           0.185     0.318    i2c_master_0/rx_data_latch[5]
    SLICE_X28Y109        FDRE                                         r  i2c_master_0/data_read_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.133ns (41.646%)  route 0.186ns (58.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[7]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[7]/Q
                         net (fo=2, routed)           0.186     0.319    i2c_master_0/rx_data_latch[7]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.133ns (41.504%)  route 0.187ns (58.496%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[3]/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[3]/Q
                         net (fo=2, routed)           0.187     0.320    i2c_master_0/rx_data_latch[3]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.146ns (43.710%)  route 0.188ns (56.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[4]/C
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i2c_master_0/rx_data_latch_reg[4]/Q
                         net (fo=2, routed)           0.188     0.334    i2c_master_0/rx_data_latch[4]
    SLICE_X30Y108        FDRE                                         r  i2c_master_0/data_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/sda_internal_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            i2c_master_0/sda_internal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDSE                         0.000     0.000 r  i2c_master_0/sda_internal_reg/C
    SLICE_X29Y110        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  i2c_master_0/sda_internal_reg/Q
                         net (fo=3, routed)           0.168     0.309    i2c_master_0/sda_internal_reg_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  i2c_master_0/sda_internal_i_1/O
                         net (fo=1, routed)           0.000     0.354    i2c_master_0/sda_internal_i_1_n_0
    SLICE_X29Y110        FDSE                                         r  i2c_master_0/sda_internal_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temperature_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.025ns (50.264%)  route 3.983ns (49.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[15]/Q
                         net (fo=1, routed)           3.983     9.666    temperature_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.235 r  temperature_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.235    temperature[15]
    V11                                                               r  temperature[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.399ns (55.394%)  route 3.542ns (44.606%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.612     5.214    i2c_master_0/CLK
    SLICE_X14Y123        FDRE                                         r  i2c_master_0/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  i2c_master_0/data_clk_reg/Q
                         net (fo=4, routed)           0.996     6.728    i2c_master_0/data_clk_reg_0
    SLICE_X29Y112        LUT4 (Prop_lut4_I2_O)        0.119     6.847 f  i2c_master_0/sda_IOBUF_inst_i_2/O
                         net (fo=1, routed)           2.546     9.394    sda_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.762    13.156 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.156    sda
    C15                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 4.026ns (51.501%)  route 3.792ns (48.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  temperature_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[14]/Q
                         net (fo=1, routed)           3.792     9.475    temperature_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.045 r  temperature_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.045    temperature[14]
    V12                                                               r  temperature[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 4.004ns (51.949%)  route 3.703ns (48.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[8]/Q
                         net (fo=1, routed)           3.703     9.386    temperature_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.934 r  temperature_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.934    temperature[8]
    V16                                                               r  temperature[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.691ns  (logic 4.070ns (52.915%)  route 3.621ns (47.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X30Y104        FDCE                                         r  temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  temperature_reg[5]/Q
                         net (fo=1, routed)           3.621     9.367    temperature_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.919 r  temperature_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.919    temperature[5]
    V17                                                               r  temperature[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 4.011ns (52.560%)  route 3.621ns (47.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[7]/Q
                         net (fo=1, routed)           3.621     9.304    temperature_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.859 r  temperature_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.859    temperature[7]
    U16                                                               r  temperature[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 4.011ns (52.920%)  route 3.568ns (47.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X29Y107        FDCE                                         r  temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[6]/Q
                         net (fo=1, routed)           3.568     9.252    temperature_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.807 r  temperature_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.807    temperature[6]
    U17                                                               r  temperature[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.010ns (53.401%)  route 3.499ns (46.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X31Y104        FDCE                                         r  temperature_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[13]/Q
                         net (fo=1, routed)           3.499     9.183    temperature_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.737 r  temperature_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.737    temperature[13]
    V14                                                               r  temperature[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 4.008ns (53.632%)  route 3.466ns (46.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[10]/Q
                         net (fo=1, routed)           3.466     9.149    temperature_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.701 r  temperature_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.701    temperature[10]
    U14                                                               r  temperature[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 3.987ns (53.712%)  route 3.436ns (46.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.227    clk_IBUF_BUFG
    SLICE_X28Y107        FDCE                                         r  temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  temperature_reg[11]/Q
                         net (fo=1, routed)           3.436     9.119    temperature_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.651 r  temperature_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.651    temperature[11]
    T16                                                               r  temperature[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.427%)  route 0.215ns (53.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i2c_rw_reg/Q
                         net (fo=7, routed)           0.215     1.838    i2c_master_0/i2c_rw_reg
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  i2c_master_0/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.883    i2c_master_0/FSM_onehot_state[6]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.551%)  route 0.262ns (58.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  i2c_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  i2c_ena_reg/Q
                         net (fo=13, routed)          0.262     1.886    i2c_master_0/i2c_ena_reg
    SLICE_X30Y110        LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  i2c_master_0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.931    i2c_master_0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X30Y110        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.551%)  route 0.262ns (58.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  i2c_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  i2c_ena_reg/Q
                         net (fo=13, routed)          0.262     1.886    i2c_master_0/i2c_ena_reg
    SLICE_X30Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  i2c_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     1.931    i2c_master_0/busy_i_1_n_0
    SLICE_X30Y110        FDSE                                         r  i2c_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/tx_data_latch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.187ns (40.100%)  route 0.279ns (59.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i2c_data_wr_reg[7]/Q
                         net (fo=3, routed)           0.279     1.903    i2c_master_0/i2c_data_wr_reg[7]
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.046     1.949 r  i2c_master_0/tx_data_latch[7]_i_1/O
                         net (fo=1, routed)           0.000     1.949    i2c_master_0/tx_data_latch[7]_i_1_n_0
    SLICE_X30Y111        FDRE                                         r  i2c_master_0/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.823%)  route 0.293ns (61.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  i2c_rw_reg/Q
                         net (fo=7, routed)           0.293     1.917    i2c_master_0/i2c_rw_reg
    SLICE_X28Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  i2c_master_0/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    i2c_master_0/FSM_onehot_state[4]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_data_wr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/sda_internal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.231ns (46.236%)  route 0.269ns (53.764%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_data_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i2c_data_wr_reg[7]/Q
                         net (fo=3, routed)           0.134     1.757    i2c_master_0/i2c_data_wr_reg[7]
    SLICE_X29Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  i2c_master_0/sda_internal_i_3/O
                         net (fo=1, routed)           0.135     1.937    i2c_master_0/sda_internal_i_3_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  i2c_master_0/sda_internal_i_1/O
                         net (fo=1, routed)           0.000     1.982    i2c_master_0/sda_internal_i_1_n_0
    SLICE_X29Y110        FDSE                                         r  i2c_master_0/sda_internal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_data_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/tx_data_latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.385%)  route 0.355ns (65.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_data_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i2c_data_wr_reg[0]/Q
                         net (fo=3, routed)           0.355     1.978    i2c_master_0/i2c_data_wr_reg[0]
    SLICE_X29Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.023 r  i2c_master_0/tx_data_latch[0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    i2c_master_0/tx_data_latch[0]_i_1_n_0
    SLICE_X29Y112        FDRE                                         r  i2c_master_0/tx_data_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/address_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.928%)  route 0.379ns (67.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X31Y110        FDRE                                         r  i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i2c_rw_reg/Q
                         net (fo=7, routed)           0.379     2.002    i2c_master_0/i2c_rw_reg
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.045     2.047 r  i2c_master_0/address_read[0]_i_1/O
                         net (fo=1, routed)           0.000     2.047    i2c_master_0/address_read[0]_i_1_n_0
    SLICE_X30Y111        FDRE                                         r  i2c_master_0/address_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.189ns (31.337%)  route 0.414ns (68.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  i2c_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDCE (Prop_fdce_C_Q)         0.141     1.624 f  i2c_ena_reg/Q
                         net (fo=13, routed)          0.246     1.871    i2c_master_0/i2c_ena_reg
    SLICE_X30Y111        LUT3 (Prop_lut3_I0_O)        0.048     1.919 r  i2c_master_0/FSM_onehot_state[8]_i_2/O
                         net (fo=1, routed)           0.168     2.087    i2c_master_0/FSM_onehot_state[8]_i_2_n_0
    SLICE_X29Y111        FDRE                                         r  i2c_master_0/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/scl_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.186ns (30.506%)  route 0.424ns (69.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  i2c_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDCE (Prop_fdce_C_Q)         0.141     1.624 f  i2c_ena_reg/Q
                         net (fo=13, routed)          0.424     2.048    i2c_master_0/i2c_ena_reg
    SLICE_X29Y111        LUT5 (Prop_lut5_I4_O)        0.045     2.093 r  i2c_master_0/scl_enable_i_1/O
                         net (fo=1, routed)           0.000     2.093    i2c_master_0/scl_enable_i_1_n_0
    SLICE_X29Y111        FDSE                                         r  i2c_master_0/scl_enable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.602ns (24.567%)  route 4.918ns (75.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          2.027     6.519    i2c_master_0_n_1
    SLICE_X35Y113        FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.602ns (24.567%)  route 4.918ns (75.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          2.027     6.519    i2c_master_0_n_1
    SLICE_X35Y113        FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[19]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.602ns (24.567%)  route 4.918ns (75.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          2.027     6.519    i2c_master_0_n_1
    SLICE_X35Y113        FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[20]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.602ns (24.567%)  route 4.918ns (75.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          2.027     6.519    i2c_master_0_n_1
    SLICE_X35Y113        FDCE                                         f  counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X35Y113        FDCE                                         r  counter_reg[21]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.602ns (24.617%)  route 4.904ns (75.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          2.014     6.506    i2c_master_0_n_1
    SLICE_X33Y110        FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502     4.924    clk_IBUF_BUFG
    SLICE_X33Y110        FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temp_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 1.956ns (30.409%)  route 4.475ns (69.591%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          3.312     4.789    i2c_master_0/reset_l_IBUF
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.939 r  i2c_master_0/i2c_data_wr[7]_i_3/O
                         net (fo=5, routed)           0.493     5.433    i2c_master_0/i2c_data_wr[7]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.328     5.761 r  i2c_master_0/temp_data[15]_i_1/O
                         net (fo=8, routed)           0.671     6.431    i2c_master_0_n_16
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.926    clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[12]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temp_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 1.956ns (30.409%)  route 4.475ns (69.591%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          3.312     4.789    i2c_master_0/reset_l_IBUF
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.939 r  i2c_master_0/i2c_data_wr[7]_i_3/O
                         net (fo=5, routed)           0.493     5.433    i2c_master_0/i2c_data_wr[7]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.328     5.761 r  i2c_master_0/temp_data[15]_i_1/O
                         net (fo=8, routed)           0.671     6.431    i2c_master_0_n_16
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504     4.926    clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[13]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temp_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.949ns (30.381%)  route 4.465ns (69.619%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          3.312     4.789    i2c_master_0/reset_l_IBUF
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.939 r  i2c_master_0/i2c_data_wr[7]_i_3/O
                         net (fo=5, routed)           0.493     5.433    i2c_master_0/i2c_data_wr[7]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I0_O)        0.321     5.754 r  i2c_master_0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.660     6.414    i2c_master_0_n_17
    SLICE_X34Y109        FDRE                                         r  temp_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.501     4.923    clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  temp_data_reg[1]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.381ns  (logic 1.602ns (25.100%)  route 4.779ns (74.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          1.889     6.381    i2c_master_0_n_1
    SLICE_X35Y112        FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     4.921    clk_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.381ns  (logic 1.602ns (25.100%)  route 4.779ns (74.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=16, routed)          2.891     4.368    i2c_master_0/reset_l_IBUF
    SLICE_X30Y106        LUT1 (Prop_lut1_I0_O)        0.124     4.492 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=68, routed)          1.889     6.381    i2c_master_0_n_1
    SLICE_X35Y112        FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.499     4.921    clk_IBUF_BUFG
    SLICE_X35Y112        FDCE                                         r  counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.136%)  route 0.131ns (46.864%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[7]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[7]/Q
                         net (fo=2, routed)           0.131     0.279    data_read[7]
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[15]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.136%)  route 0.131ns (46.864%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[7]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[7]/Q
                         net (fo=2, routed)           0.131     0.279    data_read[7]
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[7]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[1]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[1]/Q
                         net (fo=2, routed)           0.122     0.286    data_read[1]
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[9]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[2]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[2]/Q
                         net (fo=2, routed)           0.128     0.292    data_read[2]
    SLICE_X31Y108        FDRE                                         r  temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X31Y108        FDRE                                         r  temp_data_reg[2]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[6]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[6]/Q
                         net (fo=2, routed)           0.157     0.305    data_read[6]
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[14]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.378%)  route 0.155ns (48.622%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[2]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[2]/Q
                         net (fo=2, routed)           0.155     0.319    data_read[2]
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[10]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.246%)  route 0.176ns (51.754%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[3]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[3]/Q
                         net (fo=2, routed)           0.176     0.340    data_read[3]
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X30Y107        FDRE                                         r  temp_data_reg[11]/C

Slack:                    inf
  Source:                 i2c_master_0/busy_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            busy_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.283%)  route 0.144ns (40.717%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDSE                         0.000     0.000 r  i2c_master_0/busy_reg/C
    SLICE_X30Y110        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  i2c_master_0/busy_reg/Q
                         net (fo=10, routed)          0.144     0.308    i2c_master_0/i2c_busy
    SLICE_X31Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  i2c_master_0/busy_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    i2c_master_0_n_10
    SLICE_X31Y109        FDCE                                         r  busy_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X31Y109        FDCE                                         r  busy_cnt_reg[0]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.515%)  route 0.217ns (59.485%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[6]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[6]/Q
                         net (fo=2, routed)           0.217     0.365    data_read[6]
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X31Y107        FDRE                                         r  temp_data_reg[6]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.110%)  route 0.240ns (61.890%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[4]/C
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[4]/Q
                         net (fo=2, routed)           0.240     0.388    data_read[4]
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X30Y105        FDRE                                         r  temp_data_reg[12]/C





