vhdl work "C:/VHDL/project_3/project_3.sim/sim_1/impl/timing/kadai56_time_impl.vhd"
vhdl work "C:/VHDL/project_3/project_3.srcs/sim_1/new/kadai56.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
