# do {/home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/testbench/testbench.mdo}
# Loading project testbench
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:03:00 on Mar 17,2022
# vcom -reportprogress 300 -work work /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ufo
# -- Compiling architecture behv of ufo
# End time: 10:03:01 on Mar 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:03:01 on Mar 17,2022
# vcom -reportprogress 300 -work work /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 10:03:01 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:03:01 on Mar 17,2022
# vcom -reportprogress 300 -work work /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture behv of top
# End time: 10:03:01 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3d testbench 
# Start time: 10:03:01 on Mar 17,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020 Linux 5.13.0-28-generic
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ufo(behv)
# .main_pane.wave.interior.cs.body.pw.wf
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:04:40 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ufo
# -- Compiling architecture behv of ufo
# End time: 10:04:40 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:04:49 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 10:04:49 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:04:55 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ufo
# -- Compiling architecture behv of ufo
# End time: 10:04:56 on Mar 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 10:05:02 on Mar 17,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 6
# vsim work.testbench 
# Start time: 10:05:02 on Mar 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ufo(behv)
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/trigger
add wave -position end  sim:/testbench/led0
add wave -position end  sim:/testbench/led1
add wave -position end  sim:/testbench/led2
add wave -position end  sim:/testbench/led3
add wave -position end  sim:/testbench/led4
add wave -position end  sim:/testbench/led5
add wave -position end  sim:/testbench/led6
add wave -position end  sim:/testbench/led7
add wave -position end  sim:/testbench/run_clk
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
add wave -position end  sim:/testbench/uut/clk
add wave -position end  sim:/testbench/uut/trigger
add wave -position end  sim:/testbench/uut/led0
add wave -position end  sim:/testbench/uut/led1
add wave -position end  sim:/testbench/uut/led2
add wave -position end  sim:/testbench/uut/led3
add wave -position end  sim:/testbench/uut/led4
add wave -position end  sim:/testbench/uut/led5
add wave -position end  sim:/testbench/uut/led6
add wave -position end  sim:/testbench/uut/led7
add wave -position end  sim:/testbench/uut/toggle
add wave -position end  sim:/testbench/uut/toggle_s1
add wave -position end  sim:/testbench/uut/count
add wave -position end  sim:/testbench/uut/pulse_timeout
add wave -position end  sim:/testbench/uut/armed
add wave -position end  sim:/testbench/uut/led_arm
add wave -position end  sim:/testbench/uut/timed_out
add wave -position end  sim:/testbench/uut/arm_toggle
add wave -position end  sim:/testbench/uut/arm_toggle_s1
add wave -position end  sim:/testbench/uut/fire
add wave -position end  sim:/testbench/uut/heartbeat_count
add wave -position end  sim:/testbench/uut/heartbeat_flash
add wave -position end  sim:/testbench/uut/rst
restart
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:51:55 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ufo
# -- Compiling architecture behv of ufo
# End time: 10:51:55 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:51:58 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 10:51:58 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 10:52:02 on Mar 17,2022, Elapsed time: 0:47:00
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 10:52:02 on Mar 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ufo(behv)
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
restart
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/trigger
add wave -position end  sim:/testbench/led0
add wave -position end  sim:/testbench/led1
add wave -position end  sim:/testbench/led2
add wave -position end  sim:/testbench/led3
add wave -position end  sim:/testbench/led4
add wave -position end  sim:/testbench/led5
add wave -position end  sim:/testbench/led6
add wave -position end  sim:/testbench/led7
add wave -position end  sim:/testbench/run_clk
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
add wave -position end  sim:/testbench/uut/clk
add wave -position end  sim:/testbench/uut/trigger
add wave -position end  sim:/testbench/uut/led0
add wave -position end  sim:/testbench/uut/led1
add wave -position end  sim:/testbench/uut/led2
add wave -position end  sim:/testbench/uut/led3
add wave -position end  sim:/testbench/uut/led4
add wave -position end  sim:/testbench/uut/led5
add wave -position end  sim:/testbench/uut/led6
add wave -position end  sim:/testbench/uut/led7
add wave -position end  sim:/testbench/uut/toggle
add wave -position end  sim:/testbench/uut/toggle_s1
add wave -position end  sim:/testbench/uut/count
add wave -position end  sim:/testbench/uut/pulse_timeout
add wave -position end  sim:/testbench/uut/armed
add wave -position end  sim:/testbench/uut/led_arm
add wave -position end  sim:/testbench/uut/timed_out
add wave -position end  sim:/testbench/uut/arm_toggle
add wave -position end  sim:/testbench/uut/arm_toggle_s1
add wave -position end  sim:/testbench/uut/fire
add wave -position end  sim:/testbench/uut/heartbeat_count
add wave -position end  sim:/testbench/uut/heartbeat_flash
add wave -position end  sim:/testbench/uut/rst
restart
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:53:40 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/ufo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ufo
# -- Compiling architecture behv of ufo
# End time: 10:53:40 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 10:53:46 on Mar 17,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 10:53:46 on Mar 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ufo(behv)
add wave -position end  sim:/testbench/uut/clk
add wave -position end  sim:/testbench/uut/trigger
add wave -position end  sim:/testbench/uut/led0
add wave -position end  sim:/testbench/uut/led1
add wave -position end  sim:/testbench/uut/led2
add wave -position end  sim:/testbench/uut/led3
add wave -position end  sim:/testbench/uut/led4
add wave -position end  sim:/testbench/uut/led5
add wave -position end  sim:/testbench/uut/led6
add wave -position end  sim:/testbench/uut/led7
add wave -position end  sim:/testbench/uut/toggle
add wave -position end  sim:/testbench/uut/toggle_s1
add wave -position end  sim:/testbench/uut/count
add wave -position end  sim:/testbench/uut/pulse_timeout
add wave -position end  sim:/testbench/uut/armed
add wave -position end  sim:/testbench/uut/led_arm
add wave -position end  sim:/testbench/uut/timed_out
add wave -position end  sim:/testbench/uut/arm_toggle
add wave -position end  sim:/testbench/uut/arm_toggle_s1
add wave -position end  sim:/testbench/uut/fire
add wave -position end  sim:/testbench/uut/heartbeat_count
add wave -position end  sim:/testbench/uut/heartbeat_flash
add wave -position end  sim:/testbench/uut/rst
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
vcom -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:56:02 on Mar 17,2022
# vcom -reportprogress 300 -work work -O0 /home/tony/home/Neutrino/UFO/HW/Electronics/FW/Lattice/UFO/ufo_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 10:56:02 on Mar 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# End time: 10:56:06 on Mar 17,2022, Elapsed time: 0:02:20
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 10:56:06 on Mar 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ufo(behv)
add wave -position end  sim:/testbench/uut/clk
add wave -position end  sim:/testbench/uut/trigger
add wave -position end  sim:/testbench/uut/led0
add wave -position end  sim:/testbench/uut/led1
add wave -position end  sim:/testbench/uut/led2
add wave -position end  sim:/testbench/uut/led3
add wave -position end  sim:/testbench/uut/led4
add wave -position end  sim:/testbench/uut/led5
add wave -position end  sim:/testbench/uut/led6
add wave -position end  sim:/testbench/uut/led7
add wave -position end  sim:/testbench/uut/toggle
add wave -position end  sim:/testbench/uut/toggle_s1
add wave -position end  sim:/testbench/uut/count
add wave -position end  sim:/testbench/uut/pulse_timeout
add wave -position end  sim:/testbench/uut/armed
add wave -position end  sim:/testbench/uut/led_arm
add wave -position end  sim:/testbench/uut/timed_out
add wave -position end  sim:/testbench/uut/arm_toggle
add wave -position end  sim:/testbench/uut/arm_toggle_s1
add wave -position end  sim:/testbench/uut/fire
add wave -position end  sim:/testbench/uut/heartbeat_count
add wave -position end  sim:/testbench/uut/heartbeat_flash
add wave -position end  sim:/testbench/uut/rst
run -all
# ** Note: Test finished
#    Time: 1000008 ns  Iteration: 0  Instance: /testbench
# End time: 11:26:40 on Mar 17,2022, Elapsed time: 0:30:34
# Errors: 0, Warnings: 1
