// Seed: 3424532466
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
  logic id_5;
  logic id_6 = 1;
  logic id_7 = "" << id_1;
  logic id_8 = 1;
endmodule
