$date
  Sat Jan 18 09:53:36 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dpram_tb $end
$var reg 8 ! data_a[7:0] $end
$var reg 8 " data_b[7:0] $end
$var reg 8 # q_a[7:0] $end
$var reg 8 $ q_b[7:0] $end
$var integer 32 % addr_a $end
$var integer 32 & addr_b $end
$var reg 1 ' we_a $end
$var reg 1 ( we_b $end
$var reg 1 ) clk $end
$scope module mapping $end
$var reg 8 * data_a[7:0] $end
$var reg 8 + data_b[7:0] $end
$var integer 32 , addr_a $end
$var integer 32 - addr_b $end
$var reg 1 . we_a $end
$var reg 1 / we_b $end
$var reg 1 0 clk $end
$var reg 8 1 q_a[7:0] $end
$var reg 8 2 q_b[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000010 !
bUUUUUUUU "
bUUUUUUUU #
bUUUUUUUU $
b100101100 %
b0 &
1'
U(
0)
b00000010 *
bUUUUUUUU +
b100101100 ,
b0 -
1.
U/
00
bUUUUUUUU 1
bUUUUUUUU 2
#1000000
1)
10
#2000000
b11111111 !
b100101101 %
0)
b11111111 *
b100101101 ,
00
#3000000
1)
10
#4000000
b00000010 #
b100101100 %
0'
0)
b100101100 ,
0.
00
b00000010 1
#5000000
1)
10
#6000000
0)
00
#7000000
b11111111 #
b100101101 %
1)
b100101101 ,
10
b11111111 1
#8000000
