set ::env(PROJECT_NAME) design15
set ::env(DESIGN_TOP) design13_13_32_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design15
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design15/design15_13_32.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
