{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698596307594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698596307598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 10:18:27 2023 " "Processing started: Sun Oct 29 10:18:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698596307598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596307598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HW3Q2 -c HW3Q2 " "Command: quartus_sta HW3Q2 -c HW3Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596307598 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698596307703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698596307857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698596307857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596307884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596307884 ""}
{ "Info" "ISTA_SDC_FOUND" "HW3Q2.sdc " "Reading SDC File: 'HW3Q2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698596308083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 41 clk port " "Ignored filter at HW3Q2.sdc(41): clk could not be matched with a port" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock HW3Q2.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at HW3Q2.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308085 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "HW3Q2.sdc 60 clk clock " "Ignored filter at HW3Q2.sdc(60): clk could not be matched with a clock" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308085 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 60 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(60): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308085 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 61 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(61): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308086 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 62 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(62): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308086 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty HW3Q2.sdc 63 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at HW3Q2.sdc(63): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308086 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308086 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308087 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308088 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308089 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308090 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{A\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308091 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308092 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308093 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308093 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308093 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308093 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308093 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308094 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308095 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308096 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{B\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 134 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(134): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 135 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(135): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 136 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(136): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308097 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 137 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(137): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay HW3Q2.sdc 138 Argument -clock is an empty collection " "Ignored set_input_delay at HW3Q2.sdc(138): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Op\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 145 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(145): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[0\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 146 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(146): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[1\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 147 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(147): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[2\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 148 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(148): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[3\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308098 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 149 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(149): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[4\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 150 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(150): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[5\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 151 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(151): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[6\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 152 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(152): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[7\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 153 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(153): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[8\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 154 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(154): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[9\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308099 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 155 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(155): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[10\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 156 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(156): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[11\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 157 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(157): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[12\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 158 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(158): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[13\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 159 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(159): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[14\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 160 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(160): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[15\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308100 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 161 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(161): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[16\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308101 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 162 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(162): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[17\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308101 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 163 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(163): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[18\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308101 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 164 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(164): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[19\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308101 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 165 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(165): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[20\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308101 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 166 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(166): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[21\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 167 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(167): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[22\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 168 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(168): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[23\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 169 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(169): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[24\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 170 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(170): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[25\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 171 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(171): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[26\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308102 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[27\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308103 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[28\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308103 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[29\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308103 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[30\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308103 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay HW3Q2.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at HW3Q2.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk\}\]  1.000 \[get_ports \{Y\[31\]\}\]" {  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698596308103 ""}  } { { "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q2/HW3Q2.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698596308103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596308105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596308105 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596308105 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698596308106 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596308106 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698596308106 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1698596308113 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698596308114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308115 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1698596308116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698596308144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698596308161 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1698596308161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698596308433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596308458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596308458 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596308458 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596308458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698596308470 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698596308561 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1698596308561 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1698596308561 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1698596308561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698596308569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698596309255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698596309260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 117 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698596309310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 10:18:29 2023 " "Processing ended: Sun Oct 29 10:18:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698596309310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698596309310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698596309310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698596309310 ""}
