#-- Lattice, Inc.
#-- Project file D:\projects\FPGA\ksenia\Led8Test\Led8Test_lse.prj

#device
-a SBTiCE40
-d iCE40HX1K
-t VQ100
#constraint file

#options
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-loop_limit 1950

-ver "Led8Test.v"
-ver "spi_slave.v"
-ver "uart_receiver.v"
-p "D:/projects/FPGA/ksenia/Led8Test"

#set result format/file last
-output_edif Led8Test_Implmnt/Led8Test.edf

#set log file
-logfile "Led8Test_Implmnt/Led8Test_lse.log"
