# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Top_Calc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv 
# -- Compiling module fullsubstract
# -- Compiling module top_sub
# 
# Top level modules:
# 	top_sub
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod.sv 
# -- Compiling module top_mod
# 
# Top level modules:
# 	top_mod
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div.sv 
# -- Compiling module top_div
# 
# Top level modules:
# 	top_div
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv 
# -- Compiling module Top_Calc
# 
# Top level modules:
# 	Top_Calc
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:49 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv 
# -- Compiling module fulladderbit
# 
# Top level modules:
# 	fulladderbit
# End time: 23:24:49 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 23:24:50 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:24:50 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 23:24:50 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv 
# -- Compiling module Decoder_bin
# 
# Top level modules:
# 	Decoder_bin
# End time: 23:24:50 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:50 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv 
# -- Compiling module tb_Top_Calc
# 
# Top level modules:
# 	tb_Top_Calc
# End time: 23:24:50 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Top_Calc
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Top_Calc 
# Start time: 23:24:51 on Mar 27,2025
# Loading sv_std.std
# Loading work.tb_Top_Calc
# Loading work.Top_Calc
# Loading work.ALU
# Loading work.top_mod
# Loading work.top_div
# Loading work.Multiplier
# Loading work.FullAdder
# Loading work.top_sub
# Loading work.Decoder
# Loading work.Decoder_bin
# Loading work.fulladderbit
# Loading work.fullsubstract
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Tiempo 10: SUMA (4 + 2)
# Resultado: y_out =  6, seg4 = 01001001, flag = 00000
# Tiempo 30: RESTA (4 - 2)
# Resultado: y_out =  2, seg4 = 11111101, flag = 00000
# Tiempo 70: MULTIPLICACIÓN (4 * 2)
# Resultado: y_out =  8, seg4 = 10010001, flag = 00000
# Tiempo 110: DIVISIÓN (4 / 2)
# Resultado: y_out =  2, seg4 = 10000101, flag = 00000
# Tiempo 150: MÓDULO (4 % 2)
# Resultado: y_out =  0, seg4 = 10110101, flag = 00100
# Tiempo 190: AND (4 & 2)
# Resultado: y_out =  0, seg4 = 00010011, flag = 00100
# Tiempo 230: OR (4 | 2)
# Resultado: y_out =  6, seg4 = 10000011, flag = 00000
# Tiempo 270: XOR (4 ^ 2)
# Resultado: y_out =  6, seg4 = 10101001, flag = 00000
# Tiempo 310: Shift Izquierda (4 << 1)
# Resultado: y_out =  0, seg4 = 01100011, flag = 00100
# ** Error: Assertion error.
#    Time: 350 ps  Scope: tb_Top_Calc File: C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv Line: 99
# Tiempo 350: Shift Derecha (4 >> 1)
# Resultado: y_out =  1, seg4 = 00001111, flag = 00000
# Tiempo 390: SUMA (8 + 7)
# Resultado: y_out = 15, seg4 = 01001001, flag = 00000
# Tiempo 430: RESTA (8 - 7)
# Resultado: y_out =  1, seg4 = 11111101, flag = 00000
# Tiempo 470: MULTIPLICACIÓN (8 * 7)
# Resultado: y_out =  8, seg4 = 10010001, flag = 00010
# ** Error: Assertion error.
#    Time: 510 ps  Scope: tb_Top_Calc File: C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv Line: 131
# Tiempo 510: DIVISIÓN (8 / 7)
# Resultado: y_out =  1, seg4 = 10000101, flag = 00000
# Tiempo 550: MÓDULO (8 % 7)
# Resultado: y_out =  1, seg4 = 10110101, flag = 00000
# Tiempo 590: AND (8 & 7)
# Resultado: y_out =  0, seg4 = 00010011, flag = 00100
# Tiempo 630: OR (8 | 7)
# Resultado: y_out = 15, seg4 = 10000011, flag = 00000
# Tiempo 670: XOR (8 ^ 7)
# Resultado: y_out = 15, seg4 = 10101001, flag = 00000
# Tiempo 710: Shift Izquierda (8 << 1)
# Resultado: y_out =  0, seg4 = 01100011, flag = 00100
# Tiempo 750: Shift Derecha (8 >> 1)
# Resultado: y_out =  0, seg4 = 00001111, flag = 00100
# ** Note: $finish    : C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv(184)
#    Time: 840 ps  Iteration: 0  Instance: /tb_Top_Calc
# 1
# Break in Module tb_Top_Calc at C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv line 184
# End time: 23:25:12 on Mar 27,2025, Elapsed time: 0:00:21
# Errors: 2, Warnings: 0
