

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1'
================================================================
* Date:           Wed Mar 26 22:52:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_2_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.380 us|  0.380 us|   17|   17|  loop auto-rewind flp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_1  |       17|       17|         3|          1|          1|    16|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     82|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_92_p2                |         +|   0|  0|  13|           5|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_127                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln153_fu_86_p2               |      icmp|   0|  0|  14|           5|           6|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          13|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_NS_iter2_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    5|         10|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_54                           |   9|          2|    5|         10|
    |in0_V_TDATA_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  82|         18|   18|         40|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_iter0_fsm                   |  1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |  2|   0|    2|          0|
    |ap_CS_iter2_fsm                   |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |i_fu_54                           |  5|   0|    5|          0|
    |icmp_ln153_reg_116                |  1|   0|    1|          0|
    |icmp_ln153_reg_116_pp0_iter1_reg  |  1|   0|    1|          0|
    |in0_V_read_reg_125                |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|   23|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1|  return value|
|in0_V_TVALID           |   in|    1|        axis|                                               in0_V|       pointer|
|in0_V_TDATA            |   in|    8|        axis|                                               in0_V|       pointer|
|in0_V_TREADY           |  out|    1|        axis|                                               in0_V|       pointer|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                gmem|       pointer|
|out_1                  |   in|   64|     ap_none|                                               out_1|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

