<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/AXIArbiter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/CellScoreFilter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/Engine.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/Engine_Ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/AXIBuffer.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/AXIBuffer.v</arg>&quot; Line <arg fmt="%d" index="2">8</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/AXIBuffer.v&quot; line 8
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/CardInfo32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/CardInfo32.v</arg>&quot; Line <arg fmt="%d" index="2">6</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/CardInfo32.v&quot; line 6
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PCIeHdrAlignSplit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PCIeHdrAlignSplit.v</arg>&quot; Line <arg fmt="%d" index="2">14</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PCIeHdrAlignSplit.v&quot; line 14
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PIO_128_RX_ENGINE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PIO_128_TX_ENGINE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PIO_EP.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PIO_EP.v</arg>&quot; Line <arg fmt="%d" index="2">9</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PIO_EP.v&quot; line 9
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoFramework.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoFramework.v</arg>&quot; Line <arg fmt="%d" index="2">6</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoFramework.v&quot; line 6
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoStreamIn.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoStreamOut.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/Pico_Toplevel.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/Pico_Toplevel.v</arg>&quot; Line <arg fmt="%d" index="2">10</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/Pico_Toplevel.v&quot; line 10
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/Reorder.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/Stream2PicoBus.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/StreamWidthConversion.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/SystemMonitor32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/SystemMonitor32.v</arg>&quot; Line <arg fmt="%d" index="2">11</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/SystemMonitor32.v&quot; line 11
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/TestCounter32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/TestCounter32.v</arg>&quot; Line <arg fmt="%d" index="2">5</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/TestCounter32.v&quot; line 5
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/UserWrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/UserWrapper.v</arg>&quot; Line <arg fmt="%d" index="2">6</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/UserWrapper.v&quot; line 6
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/asyncFifoBRAM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx_null_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_rx_pipeline.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx_pipeline.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_axi_basic_tx_thrtl_ctl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_rx_valid_filter_7x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_gt_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_7x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_bram_7x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_bram_top_7x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_brams_7x.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_lane.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_misc.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_pipe_pipeline.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pcie_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_clock.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_drp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_eq.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_rate.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_reset.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_sync.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_user.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_pipe_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_drp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_reset.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_qpll_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/coregen-LX325T/pcie_7x_v1_6_8lane_gen2/source/pcie_7x_v1_6_8lane_gen2_rxeq_scan.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/fifo_512x128.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/fifo_512x128.v</arg>&quot; Line <arg fmt="%d" index="2">10</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/fifo_512x128.v&quot; line 10
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/pcie_app_v6.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/pcie_app_v6.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/pcie_app_v6.v&quot; line 58
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ReferenceReader.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanAccelerator.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanAccelerator.v</arg>&quot; Line <arg fmt="%d" index="2">10</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/axi_defines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanAccelerator.v&quot; line 10
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanAccelerator.v</arg>&quot; Line <arg fmt="%d" index="2">11</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanAccelerator.v&quot; line 11
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v</arg>&quot; Line <arg fmt="%d" index="2">17</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/BasePicoDefines.v&apos; in file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/source/PicoDefines.v&quot; line 17
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanArray.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanArray_EngineCtrl_Interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/SmithWatermanPE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/StreamInputHandler.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_ReferenceReader_SmithWatermanArray_EngineCtrl_Interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/StreamInputHandler_SmithWatermanArray_EngineCtrl_Interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/fifotest.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/albertng/Documents/SmithWaterman/SmithWaterman/firmware/one_hot_mux.v&quot; into library work</arg>
</msg>

</messages>

