
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 4 IR x77
  -|               |-   Copyright (C) 1991, 1992, 1993,
   |_______________|    1994, 1995, 1996, 1997 Cypress Semiconductor
     | | | | | | |

======================================================================
Compiling:  cpu.vhd
Options:    -q -e10 -w100 -o2 -yga -fO -fP -v10 -dc375i -pCY7C375I-125AC cpu.vhd
======================================================================

C:\warp\bin\vhdlfe.exe V4 IR x77:  VHDL parser
Tue Mar 03 23:00:14 1998

Library 'work' => directory 'lc375i'
Linking 'C:\warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\warp\lib\ieee\work'
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.
cpu.vhd (line 93, col 17):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 103, col 33):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 109, col 32):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 117, col 31):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 120, col 35):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 123, col 19):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 126, col 19):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 129, col 36):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 132, col 36):  Note: Substituting module 'cmp_vv_ss' for '='.
cpu.vhd (line 137, col 18):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 150, col 19):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 156, col 19):  Note: Substituting module 'add_vi_ss' for '+'.
cpu.vhd (line 283, col 19):  Note: Substituting module 'add_vi_ss' for '+'.

C:\warp\bin\vhdlfe.exe:  No errors.


C:\warp\bin\tovif.exe V4 IR x77:  High-level synthesis
Tue Mar 03 23:00:15 1998

Linking 'C:\warp\lib\common\work\cypress.vif'.
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.

C:\warp\bin\tovif.exe:  No errors.


C:\warp\bin\topld.exe V4 IR x77:  Synthesis and optimization
Tue Mar 03 23:00:16 1998

Linking 'C:\warp\lib\common\work\cypress.vif'.
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.
State variable 'presentstate' is represented by a Bit_vector (0 to 3).
State encoding (sequential) for 'presentstate' is:
	init :=	b"0000";
	fetch1 :=	b"0001";
	fetch2 :=	b"0010";
	get8imm :=	b"0011";
	get16imm :=	b"0100";
	getaddr :=	b"0101";
	getaddr2 :=	b"0110";
	execute :=	b"0111";
	store8 :=	b"1000";
	store16 :=	b"1001";
cpu.vhd (line 289, col 12):  Warning: (W507) No synchronous entry to state 'store16' of 'presentstate'.
Linking 'C:\warp\lib\lc370\stdlogic\c370.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	a_7
	a_6
	a_5
	a_4
	a_3
	a_2
	a_1
	a_0
	ret_15
	ret_14
	ret_13
	ret_12
	ret_11
	ret_10
	ret_9
	ret_8
	ret_7
	ret_6
	ret_5
	ret_4
	ret_3
	ret_2
	ret_1
	ret_0
	z
	usez
	op_7
	op_6
	op_5
	op_4
	op_3
	op_2
	op_1


Deleted 33 User equations/components.
Deleted 33 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 138 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 105 signals.
	Turned 0 signals into soft nodes.
	Maximum expansion cost was set at 10.
----------------------------------------------------------
Created 470 PLD nodes.

C:\warp\bin\topld.exe:  No errors.  1 warning.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN HEADER INFORMATION  (23:00:19)

Input File(s): cpu.pla
Device       : c375i
Package      : CY7C375I-125AC
ReportFile   : cpu.rpt

Program Controls:
                 None.

Signal Requests:
    GROUP DT-OPT ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (23:00:19)

Messages:
  Information: Process virtual 'mdr_0D' ... expanded.
  Information: Process virtual 'x_0D' ... expanded.
  Information: Process virtual 'mdr_1D' ... expanded.
  Information: Process virtual 'x_1D' ... expanded.
  Information: Process virtual 'mdr_2D' ... expanded.
  Information: Process virtual 'x_2D' ... expanded.
  Information: Process virtual 'mdr_3D' ... expanded.
  Information: Process virtual 'x_3D' ... expanded.
  Information: Process virtual 'mdr_4D' ... expanded.
  Information: Process virtual 'x_4D' ... expanded.
  Information: Process virtual 'mdr_5D' ... expanded.
  Information: Process virtual 'x_5D' ... expanded.
  Information: Process virtual 'mdr_6D' ... expanded.
  Information: Process virtual 'x_6D' ... expanded.
  Information: Process virtual 'mdr_7D' ... expanded.
  Information: Process virtual 'x_7D' ... expanded.
  Information: Process virtual 'mdr_8D' ... expanded.
  Information: Process virtual 'x_8D' ... expanded.
  Information: Process virtual 'mdr_9D' ... expanded.
  Information: Process virtual 'x_9D' ... expanded.
  Information: Process virtual 'mdr_10D' ... expanded.
  Information: Process virtual 'x_10D' ... expanded.
  Information: Process virtual 'mdr_11D' ... expanded.
  Information: Process virtual 'x_11D' ... expanded.
  Information: Process virtual 'mdr_12D' ... expanded.
  Information: Process virtual 'x_12D' ... expanded.
  Information: Process virtual 'mdr_13D' ... expanded.
  Information: Process virtual 'x_13D' ... expanded.
  Information: Process virtual 'mdr_14D' ... expanded.
  Information: Process virtual 'x_14D' ... expanded.
  Information: Process virtual 'mdr_15D' ... expanded.
  Information: Process virtual 'x_15D' ... expanded.
  Information: Process virtual 'pc_0D' ... expanded.
  Information: Process virtual 'pc_1D' ... expanded.
  Information: Process virtual 'pc_2D' ... expanded.
  Information: Process virtual 'pc_3D' ... expanded.
  Information: Process virtual 'pc_4D' ... expanded.
  Information: Process virtual 'pc_5D' ... expanded.
  Information: Process virtual 'pc_6D' ... expanded.
  Information: Process virtual 'pc_7D' ... expanded.
  Information: Process virtual 'pc_8D' ... expanded.
  Information: Process virtual 'pc_9D' ... expanded.
  Information: Process virtual 'pc_10D' ... expanded.
  Information: Process virtual 'pc_11D' ... expanded.
  Information: Process virtual 'pc_12D' ... expanded.
  Information: Process virtual 'pc_13D' ... expanded.
  Information: Process virtual 'pc_14D' ... expanded.
  Information: Process virtual 'pc_15D' ... expanded.
  Information: Process virtual 'op_0D' ... expanded.
  Information: Process virtual 'presentstateSBV_3D' ... expanded.
  Information: Process virtual 'presentstateSBV_2D' ... expanded.
  Information: Process virtual 'presentstateSBV_1D' ... expanded.
  Information: Process virtual 'presentstateSBV_0D' ... expanded.
  Information: Process virtual 'mar_0D' ... expanded.
  Information: Process virtual 'mar_1D' ... expanded.
  Information: Process virtual 'mar_2D' ... expanded.
  Information: Process virtual 'mar_3D' ... expanded.
  Information: Process virtual 'mar_4D' ... expanded.
  Information: Process virtual 'mar_5D' ... expanded.
  Information: Process virtual 'mar_6D' ... expanded.
  Information: Process virtual 'mar_7D' ... expanded.
  Information: Process virtual 'mar_8D' ... expanded.
  Information: Process virtual 'mar_9D' ... expanded.
  Information: Process virtual 'mar_10D' ... expanded.
  Information: Process virtual 'mar_11D' ... expanded.
  Information: Process virtual 'mar_12D' ... expanded.
  Information: Process virtual 'mar_13D' ... expanded.
  Information: Process virtual 'mar_14D' ... expanded.
  Information: Process virtual 'mar_15D' ... expanded.
  Information: Process virtual 'wD' ... expanded.
  Information: Process virtual 'rD' ... expanded.
  Information: Process virtual 'data_0D' ... expanded.
  Information: Process virtual 'data_1D' ... expanded.
  Information: Process virtual 'data_2D' ... expanded.
  Information: Process virtual 'data_3D' ... expanded.
  Information: Process virtual 'data_4D' ... expanded.
  Information: Process virtual 'data_5D' ... expanded.
  Information: Process virtual 'data_6D' ... expanded.
  Information: Process virtual 'data_7D' ... expanded.
  Information: Process virtual 'mdr_0' ... converted to NODE.
  Information: Process virtual 'x_0' ... converted to NODE.
  Information: Process virtual 'mdr_1' ... converted to NODE.
  Information: Process virtual 'x_1' ... converted to NODE.
  Information: Process virtual 'mdr_2' ... converted to NODE.
  Information: Process virtual 'x_2' ... converted to NODE.
  Information: Process virtual 'mdr_3' ... converted to NODE.
  Information: Process virtual 'x_3' ... converted to NODE.
  Information: Process virtual 'mdr_4' ... converted to NODE.
  Information: Process virtual 'x_4' ... converted to NODE.
  Information: Process virtual 'mdr_5' ... converted to NODE.
  Information: Process virtual 'x_5' ... converted to NODE.
  Information: Process virtual 'mdr_6' ... converted to NODE.
  Information: Process virtual 'x_6' ... converted to NODE.
  Information: Process virtual 'mdr_7' ... converted to NODE.
  Information: Process virtual 'x_7' ... converted to NODE.
  Information: Process virtual 'mdr_8' ... converted to NODE.
  Information: Process virtual 'x_8' ... converted to NODE.
  Information: Process virtual 'mdr_9' ... converted to NODE.
  Information: Process virtual 'x_9' ... converted to NODE.
  Information: Process virtual 'mdr_10' ... converted to NODE.
  Information: Process virtual 'x_10' ... converted to NODE.
  Information: Process virtual 'mdr_11' ... converted to NODE.
  Information: Process virtual 'x_11' ... converted to NODE.
  Information: Process virtual 'mdr_12' ... converted to NODE.
  Information: Process virtual 'x_12' ... converted to NODE.
  Information: Process virtual 'mdr_13' ... converted to NODE.
  Information: Process virtual 'x_13' ... converted to NODE.
  Information: Process virtual 'mdr_14' ... converted to NODE.
  Information: Process virtual 'x_14' ... converted to NODE.
  Information: Process virtual 'mdr_15' ... converted to NODE.
  Information: Process virtual 'x_15' ... converted to NODE.
  Information: Process virtual 'pc_0' ... converted to NODE.
  Information: Process virtual 'pc_1' ... converted to NODE.
  Information: Process virtual 'pc_2' ... converted to NODE.
  Information: Process virtual 'pc_3' ... converted to NODE.
  Information: Process virtual 'pc_4' ... converted to NODE.
  Information: Process virtual 'pc_5' ... converted to NODE.
  Information: Process virtual 'pc_6' ... converted to NODE.
  Information: Process virtual 'pc_7' ... converted to NODE.
  Information: Process virtual 'pc_8' ... converted to NODE.
  Information: Process virtual 'pc_9' ... converted to NODE.
  Information: Process virtual 'pc_10' ... converted to NODE.
  Information: Process virtual 'pc_11' ... converted to NODE.
  Information: Process virtual 'pc_12' ... converted to NODE.
  Information: Process virtual 'pc_13' ... converted to NODE.
  Information: Process virtual 'pc_14' ... converted to NODE.
  Information: Process virtual 'pc_15' ... converted to NODE.
  Information: Process virtual 'op_0' ... converted to NODE.
  Information: Process virtual 'presentstateSBV_3' ... converted to NODE.
  Information: Process virtual 'presentstateSBV_2' ... converted to NODE.
  Information: Process virtual 'presentstateSBV_1' ... converted to NODE.
  Information: Process virtual 'presentstateSBV_0' ... converted to NODE.
  Information: Generating both D & T register equations for signal mdr_0.D
  Information: Expanding XOR equation found on signal mdr_0.T
  Information: Generating both D & T register equations for signal x_0.D
  Information: Expanding XOR equation found on signal x_0.T
  Information: Generating both D & T register equations for signal mdr_1.D
  Information: Expanding XOR equation found on signal mdr_1.T
  Information: Generating both D & T register equations for signal x_1.D
  Information: Expanding XOR equation found on signal x_1.T
  Information: Generating both D & T register equations for signal mdr_2.D
  Information: Expanding XOR equation found on signal mdr_2.T
  Information: Generating both D & T register equations for signal x_2.D
  Information: Expanding XOR equation found on signal x_2.T
  Information: Generating both D & T register equations for signal mdr_3.D
  Information: Expanding XOR equation found on signal mdr_3.T
  Information: Generating both D & T register equations for signal x_3.D
  Information: Expanding XOR equation found on signal x_3.T
  Information: Generating both D & T register equations for signal mdr_4.D
  Information: Expanding XOR equation found on signal mdr_4.T
  Information: Generating both D & T register equations for signal x_4.D
  Information: Expanding XOR equation found on signal x_4.T
  Information: Generating both D & T register equations for signal mdr_5.D
  Information: Expanding XOR equation found on signal mdr_5.T
  Information: Generating both D & T register equations for signal x_5.D
  Information: Expanding XOR equation found on signal x_5.T
  Information: Generating both D & T register equations for signal mdr_6.D
  Information: Expanding XOR equation found on signal mdr_6.T
  Information: Generating both D & T register equations for signal x_6.D
  Information: Expanding XOR equation found on signal x_6.T
  Information: Generating both D & T register equations for signal mdr_7.D
  Information: Expanding XOR equation found on signal mdr_7.T
  Information: Generating both D & T register equations for signal x_7.D
  Information: Expanding XOR equation found on signal x_7.T
  Information: Generating both D & T register equations for signal mdr_8.D
  Information: Expanding XOR equation found on signal mdr_8.T
  Information: Generating both D & T register equations for signal x_8.D
  Information: Expanding XOR equation found on signal x_8.T
  Information: Generating both D & T register equations for signal mdr_9.D
  Information: Expanding XOR equation found on signal mdr_9.T
  Information: Generating both D & T register equations for signal x_9.D
  Information: Expanding XOR equation found on signal x_9.T
  Information: Generating both D & T register equations for signal mdr_10.D
  Information: Expanding XOR equation found on signal mdr_10.T
  Information: Generating both D & T register equations for signal x_10.D
  Information: Expanding XOR equation found on signal x_10.T
  Information: Generating both D & T register equations for signal mdr_11.D
  Information: Expanding XOR equation found on signal mdr_11.T
  Information: Generating both D & T register equations for signal x_11.D
  Information: Expanding XOR equation found on signal x_11.T
  Information: Generating both D & T register equations for signal mdr_12.D
  Information: Expanding XOR equation found on signal mdr_12.T
  Information: Generating both D & T register equations for signal x_12.D
  Information: Expanding XOR equation found on signal x_12.T
  Information: Generating both D & T register equations for signal mdr_13.D
  Information: Expanding XOR equation found on signal mdr_13.T
  Information: Generating both D & T register equations for signal x_13.D
  Information: Expanding XOR equation found on signal x_13.T
  Information: Generating both D & T register equations for signal mdr_14.D
  Information: Expanding XOR equation found on signal mdr_14.T
  Information: Generating both D & T register equations for signal x_14.D
  Information: Expanding XOR equation found on signal x_14.T
  Information: Generating both D & T register equations for signal mdr_15.D
  Information: Expanding XOR equation found on signal mdr_15.T
  Information: Generating both D & T register equations for signal x_15.D
  Information: Expanding XOR equation found on signal x_15.T
  Information: Generating both D & T register equations for signal pc_0.D
  Information: Expanding XOR equation found on signal pc_0.T
  Information: Generating both D & T register equations for signal pc_1.D
  Information: Expanding XOR equation found on signal pc_1.T
  Information: Generating both D & T register equations for signal pc_2.D
  Information: Expanding XOR equation found on signal pc_2.T
  Information: Generating both D & T register equations for signal pc_3.D
  Information: Expanding XOR equation found on signal pc_3.T
  Information: Generating both D & T register equations for signal pc_4.D
  Information: Expanding XOR equation found on signal pc_4.T
  Information: Generating both D & T register equations for signal pc_5.D
  Information: Expanding XOR equation found on signal pc_5.T
  Information: Generating both D & T register equations for signal pc_6.D
  Information: Expanding XOR equation found on signal pc_6.T
  Information: Generating both D & T register equations for signal pc_7.D
  Information: Expanding XOR equation found on signal pc_7.T
  Information: Generating both D & T register equations for signal pc_8.D
  Information: Expanding XOR equation found on signal pc_8.T
  Information: Generating both D & T register equations for signal pc_9.D
  Information: Expanding XOR equation found on signal pc_9.T
  Information: Generating both D & T register equations for signal pc_10.D
  Information: Expanding XOR equation found on signal pc_10.T
  Information: Generating both D & T register equations for signal pc_11.D
  Information: Expanding XOR equation found on signal pc_11.T
  Information: Generating both D & T register equations for signal pc_12.D
  Information: Expanding XOR equation found on signal pc_12.T
  Information: Generating both D & T register equations for signal pc_13.D
  Information: Expanding XOR equation found on signal pc_13.T
  Information: Generating both D & T register equations for signal pc_14.D
  Information: Expanding XOR equation found on signal pc_14.T
  Information: Generating both D & T register equations for signal pc_15.D
  Information: Expanding XOR equation found on signal pc_15.T
  Information: Generating both D & T register equations for signal op_0.D
  Information: Expanding XOR equation found on signal op_0.T
  Information: Generating both D & T register equations for signal presentstateSBV_3.D
  Information: Expanding XOR equation found on signal presentstateSBV_3.T
  Information: Generating both D & T register equations for signal presentstateSBV_2.D
  Information: Expanding XOR equation found on signal presentstateSBV_2.T
  Information: Generating both D & T register equations for signal presentstateSBV_1.D
  Information: Expanding XOR equation found on signal presentstateSBV_1.T
  Information: Generating both D & T register equations for signal presentstateSBV_0.D
  Information: Expanding XOR equation found on signal presentstateSBV_0.T
  Information: Generating both D & T register equations for signal addr_0.D
  Information: Expanding XOR equation found on signal addr_0.T
  Information: Generating both D & T register equations for signal addr_1.D
  Information: Expanding XOR equation found on signal addr_1.T
  Information: Generating both D & T register equations for signal addr_2.D
  Information: Expanding XOR equation found on signal addr_2.T
  Information: Generating both D & T register equations for signal addr_3.D
  Information: Expanding XOR equation found on signal addr_3.T
  Information: Generating both D & T register equations for signal addr_4.D
  Information: Expanding XOR equation found on signal addr_4.T
  Information: Generating both D & T register equations for signal addr_5.D
  Information: Expanding XOR equation found on signal addr_5.T
  Information: Generating both D & T register equations for signal addr_6.D
  Information: Expanding XOR equation found on signal addr_6.T
  Information: Generating both D & T register equations for signal addr_7.D
  Information: Expanding XOR equation found on signal addr_7.T
  Information: Generating both D & T register equations for signal addr_8.D
  Information: Expanding XOR equation found on signal addr_8.T
  Information: Generating both D & T register equations for signal addr_9.D
  Information: Expanding XOR equation found on signal addr_9.T
  Information: Generating both D & T register equations for signal addr_10.D
  Information: Expanding XOR equation found on signal addr_10.T
  Information: Generating both D & T register equations for signal addr_11.D
  Information: Expanding XOR equation found on signal addr_11.T
  Information: Generating both D & T register equations for signal addr_12.D
  Information: Expanding XOR equation found on signal addr_12.T
  Information: Generating both D & T register equations for signal addr_13.D
  Information: Expanding XOR equation found on signal addr_13.T
  Information: Generating both D & T register equations for signal addr_14.D
  Information: Expanding XOR equation found on signal addr_14.T
  Information: Generating both D & T register equations for signal addr_15.D
  Information: Expanding XOR equation found on signal addr_15.T
  Information: Generating both D & T register equations for signal w.D
  Information: Expanding XOR equation found on signal w.T
  Information: Generating both D & T register equations for signal r.D
  Information: Expanding XOR equation found on signal r.T
  Information: Generating both D & T register equations for signal data_0.D
  Information: Expanding XOR equation found on signal data_0.T
  Information: Generating both D & T register equations for signal data_1.D
  Information: Expanding XOR equation found on signal data_1.T
  Information: Generating both D & T register equations for signal data_2.D
  Information: Expanding XOR equation found on signal data_2.T
  Information: Generating both D & T register equations for signal data_3.D
  Information: Expanding XOR equation found on signal data_3.T
  Information: Generating both D & T register equations for signal data_4.D
  Information: Expanding XOR equation found on signal data_4.T
  Information: Generating both D & T register equations for signal data_5.D
  Information: Expanding XOR equation found on signal data_5.T
  Information: Generating both D & T register equations for signal data_6.D
  Information: Expanding XOR equation found on signal data_6.T
  Information: Generating both D & T register equations for signal data_7.D
  Information: Expanding XOR equation found on signal data_7.T
  Information: Optimizing logic without changing polarity for signals:
         mdr_0.T x_0.T mdr_1.T x_1.T mdr_2.T x_2.T mdr_3.T x_3.T mdr_4.T x_4.T
         mdr_5.T x_5.T mdr_6.T x_6.T mdr_7.T x_7.T mdr_8.T x_8.T mdr_9.T x_9.T
         mdr_10.T x_10.T mdr_11.T x_11.T mdr_12.T x_12.T mdr_13.T x_13.T
         mdr_14.T x_14.T mdr_15.T x_15.T pc_0.T pc_1.T pc_2.T pc_3.T pc_4.T
         pc_5.T pc_6.T pc_7.T pc_8.T pc_9.T pc_10.T pc_11.T pc_12.T pc_13.T
         pc_14.T pc_15.T op_0.T presentstateSBV_3.T presentstateSBV_2.T
         presentstateSBV_1.T presentstateSBV_0.T addr_0.T addr_1.T addr_2.T
         addr_3.T addr_4.T addr_5.T addr_6.T addr_7.T addr_8.T addr_9.T
         addr_10.T addr_11.T addr_12.T addr_13.T addr_14.T addr_15.T w.T r.T
         data_0.T data_1.T data_2.T data_3.T data_4.T data_5.T data_6.T
         data_7.T

  Information: Optimizing logic using best output polarity for signals:
         mdr_0.D x_0.D mdr_1.D x_1.D mdr_2.D x_2.D mdr_3.D x_3.D mdr_4.D x_4.D
         mdr_5.D x_5.D mdr_6.D x_6.D mdr_7.D x_7.D mdr_8.D x_8.D mdr_9.D x_9.D
         mdr_10.D x_10.D mdr_11.D x_11.D mdr_12.D x_12.D mdr_13.D x_13.D
         mdr_14.D x_14.D mdr_15.D x_15.D pc_0.D pc_1.D pc_2.D pc_3.D pc_4.D
         pc_5.D pc_6.D pc_7.D pc_8.D pc_9.D pc_10.D pc_11.D pc_12.D pc_13.D
         pc_14.D pc_15.D op_0.D presentstateSBV_3.D presentstateSBV_2.D
         presentstateSBV_1.D addr_0.D addr_1.D addr_2.D addr_3.D addr_4.D
         addr_5.D addr_6.D addr_7.D addr_8.D addr_9.D addr_10.D addr_11.D
         addr_12.D addr_13.D addr_14.D addr_15.D w.D r.D data_0.D data_1.D
         data_2.D data_3.D data_4.D data_5.D data_6.D data_7.D

  Information: Selected logic optimization OFF for signals:
         mdr_0.C x_0.C mdr_1.C x_1.C mdr_2.C x_2.C mdr_3.C x_3.C mdr_4.C x_4.C
         mdr_5.C x_5.C mdr_6.C x_6.C mdr_7.C x_7.C mdr_8.C x_8.C mdr_9.C x_9.C
         mdr_10.C x_10.C mdr_11.C x_11.C mdr_12.C x_12.C mdr_13.C x_13.C
         mdr_14.C x_14.C mdr_15.C x_15.C pc_0.C pc_1.C pc_2.C pc_3.C pc_4.C
         pc_5.C pc_6.C pc_7.C pc_8.C pc_9.C pc_10.C pc_11.C pc_12.C pc_13.C
         pc_14.C pc_15.C op_0.C presentstateSBV_3.C presentstateSBV_2.C
         presentstateSBV_1.C presentstateSBV_0.D presentstateSBV_0.C addr_0.C
         addr_1.C addr_2.C addr_3.C addr_4.C addr_5.C addr_6.C addr_7.C
         addr_8.C addr_9.C addr_10.C addr_11.C addr_12.C addr_13.C addr_14.C
         addr_15.C w.C r.C data_0.C data_1.C data_2.C data_3.C data_4.C
         data_5.C data_6.C data_7.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     19/JUL/96    [v3.22A] 4 IR x77

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (23:00:21)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal data_7
  Information: Selecting D register equation as minimal for signal data_6
  Information: Selecting D register equation as minimal for signal data_5
  Information: Selecting D register equation as minimal for signal data_4
  Information: Selecting D register equation as minimal for signal data_3
  Information: Selecting D register equation as minimal for signal data_2
  Information: Selecting D register equation as minimal for signal data_1
  Information: Selecting D register equation as minimal for signal data_0
  Information: Selecting D register equation as minimal for signal r
  Information: Selecting D register equation as minimal for signal w
  Information: Selecting T register equation as minimal for signal addr_15
  Information: Sum-Splitting output logic for signal addr_15.
  Information: Selecting T register equation as minimal for signal addr_14
  Information: Sum-Splitting output logic for signal addr_14.
  Information: Selecting T register equation as minimal for signal addr_13
  Information: Sum-Splitting output logic for signal addr_13.
  Information: Selecting T register equation as minimal for signal addr_12
  Information: Sum-Splitting output logic for signal addr_12.
  Information: Selecting T register equation as minimal for signal addr_11
  Information: Sum-Splitting output logic for signal addr_11.
  Information: Selecting T register equation as minimal for signal addr_10
  Information: Sum-Splitting output logic for signal addr_10.
  Information: Selecting T register equation as minimal for signal addr_9
  Information: Sum-Splitting output logic for signal addr_9.
  Information: Selecting T register equation as minimal for signal addr_8
  Information: Sum-Splitting output logic for signal addr_8.
  Information: Selecting T register equation as minimal for signal addr_7
  Information: Sum-Splitting output logic for signal addr_7.
  Information: Selecting T register equation as minimal for signal addr_6
  Information: Sum-Splitting output logic for signal addr_6.
  Information: Selecting T register equation as minimal for signal addr_5
  Information: Sum-Splitting output logic for signal addr_5.
  Information: Selecting T register equation as minimal for signal addr_4
  Information: Sum-Splitting output logic for signal addr_4.
  Information: Selecting D register equation as minimal for signal addr_3
  Information: Sum-Splitting output logic for signal addr_3.
  Information: Selecting D register equation as minimal for signal addr_2
  Information: Selecting D register equation as minimal for signal addr_1
  Information: Selecting D register equation as minimal for signal addr_0
  Information: Selecting D register equation as minimal for signal presentstateSBV_0
  Information: Selecting D register equation as minimal for signal presentstateSBV_1
  Information: Selecting D register equation as minimal for signal presentstateSBV_2
  Information: Selecting D register equation as minimal for signal presentstateSBV_3
  Information: Selecting T register equation as minimal for signal op_0
  Information: Selecting T register equation as minimal for signal pc_15
  Information: Selecting T register equation as minimal for signal pc_14
  Information: Selecting T register equation as minimal for signal pc_13
  Information: Selecting T register equation as minimal for signal pc_12
  Information: Selecting T register equation as minimal for signal pc_11
  Information: Selecting T register equation as minimal for signal pc_10
  Information: Selecting T register equation as minimal for signal pc_9
  Information: Selecting T register equation as minimal for signal pc_8
  Information: Selecting T register equation as minimal for signal pc_7
  Information: Selecting T register equation as minimal for signal pc_6
  Information: Selecting T register equation as minimal for signal pc_5
  Information: Selecting T register equation as minimal for signal pc_4
  Information: Selecting T register equation as minimal for signal pc_3
  Information: Selecting T register equation as minimal for signal pc_2
  Information: Selecting T register equation as minimal for signal pc_1
  Information: Selecting T register equation as minimal for signal pc_0
  Information: Selecting T register equation as minimal for signal x_15
  Information: Selecting T register equation as minimal for signal mdr_15
  Information: Selecting T register equation as minimal for signal x_14
  Information: Selecting T register equation as minimal for signal mdr_14
  Information: Selecting T register equation as minimal for signal x_13
  Information: Selecting T register equation as minimal for signal mdr_13
  Information: Selecting T register equation as minimal for signal x_12
  Information: Selecting T register equation as minimal for signal mdr_12
  Information: Selecting T register equation as minimal for signal x_11
  Information: Selecting T register equation as minimal for signal mdr_11
  Information: Selecting T register equation as minimal for signal x_10
  Information: Selecting T register equation as minimal for signal mdr_10
  Information: Selecting T register equation as minimal for signal x_9
  Information: Selecting T register equation as minimal for signal mdr_9
  Information: Selecting T register equation as minimal for signal x_8
  Information: Selecting T register equation as minimal for signal mdr_8
  Information: Selecting T register equation as minimal for signal x_7
  Information: Selecting T register equation as minimal for signal mdr_7
  Information: Selecting T register equation as minimal for signal x_6
  Information: Selecting T register equation as minimal for signal mdr_6
  Information: Selecting T register equation as minimal for signal x_5
  Information: Selecting T register equation as minimal for signal mdr_5
  Information: Selecting T register equation as minimal for signal x_4
  Information: Selecting T register equation as minimal for signal mdr_4
  Information: Selecting T register equation as minimal for signal x_3
  Information: Selecting T register equation as minimal for signal mdr_3
  Information: Selecting T register equation as minimal for signal x_2
  Information: Selecting T register equation as minimal for signal mdr_2
  Information: Selecting T register equation as minimal for signal x_1
  Information: Selecting T register equation as minimal for signal mdr_1
  Information: Selecting T register equation as minimal for signal x_0
  Information: Selecting T register equation as minimal for signal mdr_0
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting T register equation as minimal for signal mdr_0
  Information: Selecting T register equation as minimal for signal x_0
  Information: Selecting T register equation as minimal for signal mdr_1
  Information: Selecting T register equation as minimal for signal x_1
  Information: Selecting T register equation as minimal for signal mdr_2
  Information: Selecting T register equation as minimal for signal x_2
  Information: Selecting T register equation as minimal for signal mdr_3
  Information: Selecting T register equation as minimal for signal x_3
  Information: Selecting T register equation as minimal for signal mdr_4
  Information: Selecting T register equation as minimal for signal x_4
  Information: Selecting T register equation as minimal for signal mdr_5
  Information: Selecting T register equation as minimal for signal x_5
  Information: Selecting T register equation as minimal for signal mdr_6
  Information: Selecting T register equation as minimal for signal x_6
  Information: Selecting T register equation as minimal for signal mdr_7
  Information: Selecting T register equation as minimal for signal x_7
  Information: Selecting T register equation as minimal for signal mdr_8
  Information: Selecting T register equation as minimal for signal x_8
  Information: Selecting T register equation as minimal for signal mdr_9
  Information: Selecting T register equation as minimal for signal x_9
  Information: Selecting T register equation as minimal for signal mdr_10
  Information: Selecting T register equation as minimal for signal x_10
  Information: Selecting T register equation as minimal for signal mdr_11
  Information: Selecting T register equation as minimal for signal x_11
  Information: Selecting T register equation as minimal for signal mdr_12
  Information: Selecting T register equation as minimal for signal x_12
  Information: Selecting T register equation as minimal for signal mdr_13
  Information: Selecting T register equation as minimal for signal x_13
  Information: Selecting T register equation as minimal for signal mdr_14
  Information: Selecting T register equation as minimal for signal x_14
  Information: Selecting T register equation as minimal for signal mdr_15
  Information: Selecting T register equation as minimal for signal x_15
  Information: Selecting T register equation as minimal for signal pc_0
  Information: Selecting T register equation as minimal for signal pc_1
  Information: Selecting T register equation as minimal for signal pc_2
  Information: Selecting T register equation as minimal for signal pc_3
  Information: Selecting T register equation as minimal for signal pc_4
  Information: Selecting T register equation as minimal for signal pc_5
  Information: Selecting T register equation as minimal for signal pc_6
  Information: Selecting T register equation as minimal for signal pc_7
  Information: Selecting T register equation as minimal for signal pc_8
  Information: Selecting T register equation as minimal for signal pc_9
  Information: Selecting T register equation as minimal for signal pc_10
  Information: Selecting T register equation as minimal for signal pc_11
  Information: Selecting T register equation as minimal for signal pc_12
  Information: Selecting T register equation as minimal for signal pc_13
  Information: Selecting T register equation as minimal for signal pc_14
  Information: Selecting T register equation as minimal for signal pc_15
  Information: Selecting T register equation as minimal for signal op_0
  Information: Selecting D register equation as minimal for signal presentstateSBV_3
  Information: Selecting D register equation as minimal for signal presentstateSBV_2
  Information: Selecting D register equation as minimal for signal presentstateSBV_1
  Information: Selecting D register equation as minimal for signal presentstateSBV_0
  Information: Selecting D register equation as minimal for signal addr_0
  Information: Selecting D register equation as minimal for signal addr_1
  Information: Selecting D register equation as minimal for signal addr_2
  Information: Selecting D register equation as minimal for signal addr_3
  Information: Selecting T register equation as minimal for signal addr_4
  Information: Selecting T register equation as minimal for signal addr_5
  Information: Selecting T register equation as minimal for signal addr_6
  Information: Selecting T register equation as minimal for signal addr_7
  Information: Selecting T register equation as minimal for signal addr_8
  Information: Selecting T register equation as minimal for signal addr_9
  Information: Selecting T register equation as minimal for signal addr_10
  Information: Selecting T register equation as minimal for signal addr_11
  Information: Selecting T register equation as minimal for signal addr_12
  Information: Selecting T register equation as minimal for signal addr_13
  Information: Selecting T register equation as minimal for signal addr_14
  Information: Selecting T register equation as minimal for signal addr_15
  Information: Selecting D register equation as minimal for signal w
  Information: Selecting D register equation as minimal for signal r
  Information: Selecting D register equation as minimal for signal data_0
  Information: Selecting D register equation as minimal for signal data_1
  Information: Selecting D register equation as minimal for signal data_2
  Information: Selecting D register equation as minimal for signal data_3
  Information: Selecting D register equation as minimal for signal data_4
  Information: Selecting D register equation as minimal for signal data_5
  Information: Selecting D register equation as minimal for signal data_6
  Information: Selecting D register equation as minimal for signal data_7
  Information: Optimizing logic without changing polarity for signals:
         data_7.D data_6.D data_5.D data_4.D data_3.D data_2.D data_1.D
         data_0.D r.D w.D addr_15.T addr_14.T addr_13.T addr_12.T addr_11.T
         addr_10.T addr_9.T addr_8.T addr_7.T addr_6.T addr_5.T addr_4.T
         addr_3.D addr_2.D addr_1.D addr_0.D presentstateSBV_0.D
         presentstateSBV_1.D presentstateSBV_2.D presentstateSBV_3.D op_0.T
         pc_15.T pc_14.T pc_13.T pc_12.T pc_11.T pc_10.T pc_9.T pc_8.T pc_7.T
         pc_6.T pc_5.T pc_4.T pc_3.T pc_2.T pc_1.T pc_0.T x_15.T mdr_15.T
         x_14.T mdr_14.T x_13.T mdr_13.T x_12.T mdr_12.T x_11.T mdr_11.T
         x_10.T mdr_10.T x_9.T mdr_9.T x_8.T mdr_8.T x_7.T mdr_7.T x_6.T
         mdr_6.T x_5.T mdr_5.T x_4.T mdr_4.T x_3.T mdr_3.T x_2.T mdr_2.T x_1.T
         mdr_1.T x_0.T mdr_0.T

  Information: Optimizing logic using best output polarity for signals:
         S_26 S_25 S_24 S_23 S_22 S_21 S_20 S_19 S_18 S_17 S_16 S_15 S_14 S_13
         S_12 S_11 S_10 S_9 S_8 S_7 S_6 S_5 S_4 S_3 S_2 S_1

  Information: Selected logic optimization OFF for signals:
         data_7.AP data_7.AR data_7.C data_6.AP data_6.AR data_6.C data_5.AP
         data_5.AR data_5.C data_4.AP data_4.AR data_4.C data_3.AP data_3.AR
         data_3.C data_2.AP data_2.AR data_2.C data_1.AP data_1.AR data_1.C
         data_0.AP data_0.AR data_0.C r.AP r.AR r.C w.AP w.AR w.C addr_15.AP
         addr_15.AR addr_15.C addr_14.AP addr_14.AR addr_14.C addr_13.AP
         addr_13.AR addr_13.C addr_12.AP addr_12.AR addr_12.C addr_11.AP
         addr_11.AR addr_11.C addr_10.AP addr_10.AR addr_10.C addr_9.AP
         addr_9.AR addr_9.C addr_8.AP addr_8.AR addr_8.C addr_7.AP addr_7.AR
         addr_7.C addr_6.AP addr_6.AR addr_6.C addr_5.AP addr_5.AR addr_5.C
         addr_4.AP addr_4.AR addr_4.C addr_3.AP addr_3.AR addr_3.C addr_2.AP
         addr_2.AR addr_2.C addr_1.AP addr_1.AR addr_1.C addr_0.AP addr_0.AR
         addr_0.C presentstateSBV_0.AP presentstateSBV_0.AR
         presentstateSBV_0.C presentstateSBV_1.AP presentstateSBV_1.AR
         presentstateSBV_1.C presentstateSBV_2.AP presentstateSBV_2.AR
         presentstateSBV_2.C presentstateSBV_3.AP presentstateSBV_3.AR
         presentstateSBV_3.C op_0.AP op_0.AR op_0.C pc_15.AP pc_15.AR pc_15.C
         pc_14.AP pc_14.AR pc_14.C pc_13.AP pc_13.AR pc_13.C pc_12.AP pc_12.AR
         pc_12.C pc_11.AP pc_11.AR pc_11.C pc_10.AP pc_10.AR pc_10.C pc_9.AP
         pc_9.AR pc_9.C pc_8.AP pc_8.AR pc_8.C pc_7.AP pc_7.AR pc_7.C pc_6.AP
         pc_6.AR pc_6.C pc_5.AP pc_5.AR pc_5.C pc_4.AP pc_4.AR pc_4.C pc_3.AP
         pc_3.AR pc_3.C pc_2.AP pc_2.AR pc_2.C pc_1.AP pc_1.AR pc_1.C pc_0.AP
         pc_0.AR pc_0.C x_15.AP x_15.AR x_15.C mdr_15.AP mdr_15.AR mdr_15.C
         x_14.AP x_14.AR x_14.C mdr_14.AP mdr_14.AR mdr_14.C x_13.AP x_13.AR
         x_13.C mdr_13.AP mdr_13.AR mdr_13.C x_12.AP x_12.AR x_12.C mdr_12.AP
         mdr_12.AR mdr_12.C x_11.AP x_11.AR x_11.C mdr_11.AP mdr_11.AR
         mdr_11.C x_10.AP x_10.AR x_10.C mdr_10.AP mdr_10.AR mdr_10.C x_9.AP
         x_9.AR x_9.C mdr_9.AP mdr_9.AR mdr_9.C x_8.AP x_8.AR x_8.C mdr_8.AP
         mdr_8.AR mdr_8.C x_7.AP x_7.AR x_7.C mdr_7.AP mdr_7.AR mdr_7.C x_6.AP
         x_6.AR x_6.C mdr_6.AP mdr_6.AR mdr_6.C x_5.AP x_5.AR x_5.C mdr_5.AP
         mdr_5.AR mdr_5.C x_4.AP x_4.AR x_4.C mdr_4.AP mdr_4.AR mdr_4.C x_3.AP
         x_3.AR x_3.C mdr_3.AP mdr_3.AR mdr_3.C x_2.AP x_2.AR x_2.C mdr_2.AP
         mdr_2.AR mdr_2.C x_1.AP x_1.AR x_1.C mdr_1.AP mdr_1.AR mdr_1.C x_0.AP
         x_0.AR x_0.C mdr_0.AP mdr_0.AR mdr_0.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     19/JUL/96    [v3.22A] 4 IR x77

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (23:00:22)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN EQUATIONS           (23:00:22)


    mdr_0.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_0.Q * mdr_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_0.Q * /mdr_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_0.Q 

    mdr_0.AP =
          GND

    mdr_0.AR =
          GND

    mdr_0.C =
          clk 

    x_0.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_0.Q * x_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_0.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_0.Q * /x_0.Q 

    x_0.AP =
          GND

    x_0.AR =
          GND

    x_0.C =
          clk 

    mdr_1.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_1.Q * mdr_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_1.Q * /mdr_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_1.Q 

    mdr_1.AP =
          GND

    mdr_1.AR =
          GND

    mdr_1.C =
          clk 

    x_1.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_1.Q * x_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_1.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_1.Q * /x_1.Q 

    x_1.AP =
          GND

    x_1.AR =
          GND

    x_1.C =
          clk 

    mdr_2.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_2.Q * mdr_2.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_2.Q * /mdr_2.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_2.Q 

    mdr_2.AP =
          GND

    mdr_2.AR =
          GND

    mdr_2.C =
          clk 

    x_2.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_2.Q * x_2.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_2.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_2.Q * /x_2.Q 

    x_2.AP =
          GND

    x_2.AR =
          GND

    x_2.C =
          clk 

    mdr_3.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_3.Q * mdr_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_3.Q * /mdr_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_3.Q 

    mdr_3.AP =
          GND

    mdr_3.AR =
          GND

    mdr_3.C =
          clk 

    x_3.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_3.Q * x_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_3.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_3.Q * /x_3.Q 

    x_3.AP =
          GND

    x_3.AR =
          GND

    x_3.C =
          clk 

    mdr_4.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_4.Q * mdr_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_4.Q * /mdr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_4.Q 

    mdr_4.AP =
          GND

    mdr_4.AR =
          GND

    mdr_4.C =
          clk 

    x_4.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_4.Q * x_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_4.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_4.Q * /x_4.Q 

    x_4.AP =
          GND

    x_4.AR =
          GND

    x_4.C =
          clk 

    mdr_5.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_5.Q * mdr_5.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_5.Q * /mdr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_5.Q 

    mdr_5.AP =
          GND

    mdr_5.AR =
          GND

    mdr_5.C =
          clk 

    x_5.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_5.Q * x_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_5.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_5.Q * /x_5.Q 

    x_5.AP =
          GND

    x_5.AR =
          GND

    x_5.C =
          clk 

    mdr_6.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_6.Q * mdr_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_6.Q * /mdr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_6.Q 

    mdr_6.AP =
          GND

    mdr_6.AR =
          GND

    mdr_6.C =
          clk 

    x_6.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_6.Q * x_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_6.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_6.Q * /x_6.Q 

    x_6.AP =
          GND

    x_6.AR =
          GND

    x_6.C =
          clk 

    mdr_7.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_2.Q * presentstateSBV_3.Q * /data_7.Q * mdr_7.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          data_7.Q * /mdr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_7.Q 

    mdr_7.AP =
          GND

    mdr_7.AR =
          GND

    mdr_7.C =
          clk 

    x_7.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_7.Q * x_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_7.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_7.Q * /x_7.Q 

    x_7.AP =
          GND

    x_7.AR =
          GND

    x_7.C =
          clk 

    mdr_8.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_8.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_0.Q * mdr_8.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_0.Q * /mdr_8.Q 

    mdr_8.AP =
          GND

    mdr_8.AR =
          GND

    mdr_8.C =
          clk 

    x_8.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_8.Q * x_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_8.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_8.Q * /x_8.Q 

    x_8.AP =
          GND

    x_8.AR =
          GND

    x_8.C =
          clk 

    mdr_9.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_9.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_1.Q * mdr_9.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_1.Q * /mdr_9.Q 

    mdr_9.AP =
          GND

    mdr_9.AR =
          GND

    mdr_9.C =
          clk 

    x_9.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_9.Q * x_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_9.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_9.Q * /x_9.Q 

    x_9.AP =
          GND

    x_9.AR =
          GND

    x_9.C =
          clk 

    mdr_10.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_10.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_2.Q * mdr_10.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_2.Q * 
          /mdr_10.Q 

    mdr_10.AP =
          GND

    mdr_10.AR =
          GND

    mdr_10.C =
          clk 

    x_10.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_10.Q * x_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_10.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_10.Q * /x_10.Q 

    x_10.AP =
          GND

    x_10.AR =
          GND

    x_10.C =
          clk 

    mdr_11.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_11.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_3.Q * mdr_11.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_3.Q * 
          /mdr_11.Q 

    mdr_11.AP =
          GND

    mdr_11.AR =
          GND

    mdr_11.C =
          clk 

    x_11.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_11.Q * x_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_11.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_11.Q * /x_11.Q 

    x_11.AP =
          GND

    x_11.AR =
          GND

    x_11.C =
          clk 

    mdr_12.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_12.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_4.Q * mdr_12.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_4.Q * 
          /mdr_12.Q 

    mdr_12.AP =
          GND

    mdr_12.AR =
          GND

    mdr_12.C =
          clk 

    x_12.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_12.Q * x_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_12.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_12.Q * /x_12.Q 

    x_12.AP =
          GND

    x_12.AR =
          GND

    x_12.C =
          clk 

    mdr_13.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_13.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_5.Q * mdr_13.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_5.Q * 
          /mdr_13.Q 

    mdr_13.AP =
          GND

    mdr_13.AR =
          GND

    mdr_13.C =
          clk 

    x_13.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_13.Q * x_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_13.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_13.Q * /x_13.Q 

    x_13.AP =
          GND

    x_13.AR =
          GND

    x_13.C =
          clk 

    mdr_14.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_14.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_6.Q * mdr_14.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_6.Q * 
          /mdr_14.Q 

    mdr_14.AP =
          GND

    mdr_14.AR =
          GND

    mdr_14.C =
          clk 

    x_14.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_14.Q * x_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_14.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_14.Q * /x_14.Q 

    x_14.AP =
          GND

    x_14.AR =
          GND

    x_14.C =
          clk 

    mdr_15.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * mdr_15.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /data_7.Q * mdr_15.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * data_7.Q * 
          /mdr_15.Q 

    mdr_15.AP =
          GND

    mdr_15.AR =
          GND

    mdr_15.C =
          clk 

    x_15.T =
          /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          presentstateSBV_3.Q * /mdr_15.Q * x_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * x_15.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          mdr_15.Q * /x_15.Q 

    x_15.AP =
          GND

    x_15.AR =
          GND

    x_15.C =
          clk 

    pc_0.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_0.Q * /data_2.Q * pc_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_0.Q * /data_2.Q * 
          /pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * pc_0.Q 

    pc_0.AP =
          GND

    pc_0.AR =
          GND

    pc_0.C =
          clk 

    pc_1.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_1.Q * pc_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * /pc_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_1.Q * pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_1.Q 

    pc_1.AP =
          GND

    pc_1.AR =
          GND

    pc_1.C =
          clk 

    pc_2.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * /pc_2.Q * 
          pc_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_2.Q * pc_1.Q * 
          pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_2.Q * pc_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_1.Q * pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_2.Q 

    pc_2.AP =
          GND

    pc_2.AR =
          GND

    pc_2.C =
          clk 

    pc_3.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * /pc_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * /pc_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          /pc_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_3.Q 

    pc_3.AP =
          GND

    pc_3.AR =
          GND

    pc_3.C =
          clk 

    pc_4.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * /pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * /pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * /pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_4.Q 

    pc_4.AP =
          GND

    pc_4.AR =
          GND

    pc_4.C =
          clk 

    pc_5.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * /pc_5.Q * pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * /pc_5.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * /pc_5.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_5.Q 

    pc_5.AP =
          GND

    pc_5.AR =
          GND

    pc_5.C =
          clk 

    pc_6.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * /pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * /pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * /pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_6.Q 

    pc_6.AP =
          GND

    pc_6.AR =
          GND

    pc_6.C =
          clk 

    pc_7.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * /pc_7.Q * pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * /pc_7.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * /pc_7.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_7.Q 

    pc_7.AP =
          GND

    pc_7.AR =
          GND

    pc_7.C =
          clk 

    pc_8.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_8.Q 

    pc_8.AP =
          GND

    pc_8.AR =
          GND

    pc_8.C =
          clk 

    pc_9.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_9.Q * 
          pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_9.Q * 
          pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * /pc_9.Q * pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_9.Q 

    pc_9.AP =
          GND

    pc_9.AR =
          GND

    pc_9.C =
          clk 

    pc_10.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * /pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * /pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          /pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_10.Q 

    pc_10.AP =
          GND

    pc_10.AR =
          GND

    pc_10.C =
          clk 

    pc_11.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * /pc_11.Q * pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * /pc_11.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          /pc_11.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_11.Q 

    pc_11.AP =
          GND

    pc_11.AR =
          GND

    pc_11.C =
          clk 

    pc_12.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * /pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * /pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * /pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_12.Q 

    pc_12.AP =
          GND

    pc_12.AR =
          GND

    pc_12.C =
          clk 

    pc_13.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * /pc_13.Q * pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * /pc_13.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * /pc_13.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_13.Q 

    pc_13.AP =
          GND

    pc_13.AR =
          GND

    pc_13.C =
          clk 

    pc_14.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_14.Q 

    pc_14.AP =
          GND

    pc_14.AR =
          GND

    pc_14.C =
          clk 

    pc_15.T =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_15.Q * 
          pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_15.Q * 
          pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q * /data_2.Q * pc_2.Q * 
          pc_1.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_15.Q * 
          pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_15.Q * 
          pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_15.Q * pc_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_2.Q * pc_1.Q * 
          pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * pc_8.Q * 
          pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * /pc_15.Q * pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q * pc_1.Q * 
          pc_0.Q * pc_3.Q * pc_5.Q * pc_4.Q * pc_7.Q * pc_6.Q * pc_9.Q * 
          pc_8.Q * pc_11.Q * pc_10.Q * pc_13.Q * pc_12.Q * pc_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * pc_15.Q 

    pc_15.AP =
          GND

    pc_15.AR =
          GND

    pc_15.C =
          clk 

    op_0.T =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /op_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_0.Q * op_0.Q 

    op_0.AP =
          GND

    op_0.AR =
          GND

    op_0.C =
          clk 

    /presentstateSBV_3.D =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_0.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          op_0.Q 
        + /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + reset 

    presentstateSBV_3.AP =
          GND

    presentstateSBV_3.AR =
          GND

    presentstateSBV_3.C =
          clk 

    presentstateSBV_2.D =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * 
          /data_2.Q * /reset 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * data_1.Q * 
          /data_0.Q * /reset 
        + presentstateSBV_1.Q * /presentstateSBV_3.Q * /reset * /op_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          presentstateSBV_3.Q * /reset 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /reset 

    presentstateSBV_2.AP =
          GND

    presentstateSBV_2.AR =
          GND

    presentstateSBV_2.C =
          clk 

    presentstateSBV_1.D =
          presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          /reset * op_0.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          /reset 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * data_0.Q * /reset 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * /reset 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * presentstateSBV_3.Q * 
          /reset 

    presentstateSBV_1.AP =
          GND

    presentstateSBV_1.AR =
          GND

    presentstateSBV_1.C =
          clk 

    presentstateSBV_0.D =
          presentstateSBV_0.Q * presentstateSBV_3.Q * /reset 

    presentstateSBV_0.AP =
          GND

    presentstateSBV_0.AR =
          GND

    presentstateSBV_0.C =
          clk 

    addr_0.D =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * 
          /data_0.Q * /data_2.Q * addr_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_0.Q 
        + presentstateSBV_2.Q * /presentstateSBV_3.Q * data_0.Q * 
          /data_2.Q * pc_0.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_0.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_0.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_0.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * /addr_0.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * addr_0.Q 
        + presentstateSBV_2.Q * presentstateSBV_3.Q * addr_0.Q 

    addr_0.AP =
          GND

    addr_0.AR =
          GND

    addr_0.C =
          clk 

    addr_1.D =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * 
          /data_0.Q * /data_2.Q * addr_1.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_1.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_1.Q 
        + presentstateSBV_2.Q * /presentstateSBV_3.Q * data_1.Q * data_2.Q * 
          x_1.Q 
        + presentstateSBV_2.Q * /presentstateSBV_3.Q * data_1.Q * 
          /data_2.Q * pc_1.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * /addr_1.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * 
          /addr_1.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_0.Q * 
          addr_1.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_1.Q 
        + presentstateSBV_0.Q * /addr_0.Q * addr_1.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * addr_1.Q 
        + presentstateSBV_2.Q * presentstateSBV_3.Q * addr_1.Q 

    addr_1.AP =
          GND

    addr_1.AR =
          GND

    addr_1.C =
          clk 

    addr_2.D =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_2.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * 
          /data_0.Q * /data_2.Q * addr_2.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_2.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          /addr_2.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          /addr_2.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_2.Q 
        + presentstateSBV_2.Q * /presentstateSBV_3.Q * data_1.Q * data_2.Q * 
          x_2.Q 
        + presentstateSBV_2.Q * /presentstateSBV_3.Q * /data_1.Q * 
          data_2.Q * pc_2.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_1.Q * 
          addr_2.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_0.Q * 
          addr_2.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_2.Q 
        + presentstateSBV_0.Q * /addr_1.Q * addr_2.Q 
        + presentstateSBV_0.Q * /addr_0.Q * addr_2.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * addr_2.Q 
        + presentstateSBV_2.Q * presentstateSBV_3.Q * addr_2.Q 

    addr_2.AP =
          GND

    addr_2.AR =
          GND

    addr_2.C =
          clk 

    addr_3.D =
          S_26.CMB 
        + S_25.CMB 

    addr_3.AP =
          GND

    addr_3.AR =
          GND

    addr_3.C =
          clk 

    addr_4.T =
          S_24.CMB 
        + S_23.CMB 

    addr_4.AP =
          GND

    addr_4.AR =
          GND

    addr_4.C =
          clk 

    addr_5.T =
          S_22.CMB 
        + S_21.CMB 

    addr_5.AP =
          GND

    addr_5.AR =
          GND

    addr_5.C =
          clk 

    addr_6.T =
          S_20.CMB 
        + S_19.CMB 

    addr_6.AP =
          GND

    addr_6.AR =
          GND

    addr_6.C =
          clk 

    addr_7.T =
          S_18.CMB 
        + S_17.CMB 

    addr_7.AP =
          GND

    addr_7.AR =
          GND

    addr_7.C =
          clk 

    addr_8.T =
          S_16.CMB 
        + S_15.CMB 

    addr_8.AP =
          GND

    addr_8.AR =
          GND

    addr_8.C =
          clk 

    addr_9.T =
          S_14.CMB 
        + S_13.CMB 

    addr_9.AP =
          GND

    addr_9.AR =
          GND

    addr_9.C =
          clk 

    addr_10.T =
          S_12.CMB 
        + S_11.CMB 

    addr_10.AP =
          GND

    addr_10.AR =
          GND

    addr_10.C =
          clk 

    addr_11.T =
          S_10.CMB 
        + S_9.CMB 

    addr_11.AP =
          GND

    addr_11.AR =
          GND

    addr_11.C =
          clk 

    addr_12.T =
          S_8.CMB 
        + S_7.CMB 

    addr_12.AP =
          GND

    addr_12.AR =
          GND

    addr_12.C =
          clk 

    addr_13.T =
          S_6.CMB 
        + S_5.CMB 

    addr_13.AP =
          GND

    addr_13.AR =
          GND

    addr_13.C =
          clk 

    addr_14.T =
          S_4.CMB 
        + S_3.CMB 

    addr_14.AP =
          GND

    addr_14.AR =
          GND

    addr_14.C =
          clk 

    addr_15.T =
          S_2.CMB 
        + S_1.CMB 

    addr_15.AP =
          GND

    addr_15.AR =
          GND

    addr_15.C =
          clk 

    /w.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q 
        + /presentstateSBV_0.Q * /w.Q 

    w.AP =
          GND

    w.AR =
          GND

    w.C =
          clk 

    r.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_2.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q 
        + presentstateSBV_1.Q * r.Q 
        + presentstateSBV_0.Q * r.Q 

    r.AP =
          GND

    r.AR =
          GND

    r.C =
          clk 

    data_0.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_0.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_8.Q 
        + /presentstateSBV_0.Q * data_0.Q 

    data_0.AP =
          GND

    data_0.AR =
          GND

    data_0.C =
          clk 

    data_1.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_1.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_9.Q 
        + /presentstateSBV_0.Q * data_1.Q 

    data_1.AP =
          GND

    data_1.AR =
          GND

    data_1.C =
          clk 

    data_2.D =
          presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_10.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_2.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_3.Q * data_2.Q 
        + presentstateSBV_2.Q * data_2.Q 
        + presentstateSBV_1.Q * data_2.Q 

    data_2.AP =
          GND

    data_2.AR =
          GND

    data_2.C =
          clk 

    data_3.D =
          presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_11.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_3.Q * data_3.Q 
        + presentstateSBV_2.Q * data_3.Q 
        + presentstateSBV_1.Q * data_3.Q 

    data_3.AP =
          GND

    data_3.AR =
          GND

    data_3.C =
          clk 

    data_4.D =
          presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_12.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_3.Q * data_4.Q 
        + presentstateSBV_2.Q * data_4.Q 
        + presentstateSBV_1.Q * data_4.Q 

    data_4.AP =
          GND

    data_4.AR =
          GND

    data_4.C =
          clk 

    data_5.D =
          presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_13.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_3.Q * data_5.Q 
        + presentstateSBV_2.Q * data_5.Q 
        + presentstateSBV_1.Q * data_5.Q 

    data_5.AP =
          GND

    data_5.AR =
          GND

    data_5.C =
          clk 

    data_6.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_6.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_14.Q 
        + /presentstateSBV_0.Q * data_6.Q 

    data_6.AP =
          GND

    data_6.AR =
          GND

    data_6.C =
          clk 

    data_7.D =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q 
        + presentstateSBV_0.Q * /presentstateSBV_3.Q * mdr_7.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * mdr_15.Q 
        + /presentstateSBV_0.Q * data_7.Q 

    data_7.AP =
          GND

    data_7.AR =
          GND

    data_7.C =
          clk 

    S_26 =
          presentstateSBV_0.Q * /presentstateSBV_3.Q * addr_3.Q 

    S_25 =
          /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_3.Q 
        + presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * /addr_3.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * /addr_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * /data_1.Q * 
          /data_0.Q * /data_2.Q * addr_3.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_3.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_3.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_3.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_2.Q * 
          addr_3.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_1.Q * 
          addr_3.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * /addr_0.Q * 
          addr_3.Q 
        + presentstateSBV_0.Q * /addr_2.Q * addr_3.Q 
        + presentstateSBV_0.Q * /addr_1.Q * addr_3.Q 
        + presentstateSBV_0.Q * /addr_0.Q * addr_3.Q 
        + presentstateSBV_2.Q * presentstateSBV_3.Q * addr_3.Q 

    S_24 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_4.Q * addr_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_4.Q * /addr_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_4.Q * /addr_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_4.Q * /addr_4.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_4.Q * /addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_4.Q * addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_4.Q * addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_4.Q * addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_4.Q * /addr_4.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_4.Q * addr_4.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_4.Q * /addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_4.Q * addr_4.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_4.Q 

    S_23 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * /addr_4.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * /addr_4.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q 

    S_22 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_5.Q * addr_5.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_5.Q * /addr_5.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_5.Q * /addr_5.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_5.Q * /addr_5.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_5.Q * /addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_5.Q * addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_5.Q * addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_5.Q * addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_5.Q * /addr_5.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_5.Q * addr_5.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_5.Q * /addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_5.Q * addr_5.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_5.Q 

    S_21 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * /addr_5.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * /addr_5.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q 

    S_20 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_6.Q * addr_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_6.Q * /addr_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_6.Q * /addr_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_6.Q * /addr_6.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_6.Q * /addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_6.Q * addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_6.Q * addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_6.Q * addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_6.Q * /addr_6.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_6.Q * addr_6.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_6.Q * /addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_6.Q * addr_6.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_6.Q 

    S_19 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * /addr_6.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * /addr_6.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q 

    S_18 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_7.Q * addr_7.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_7.Q * /addr_7.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_7.Q * /addr_7.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_7.Q * /addr_7.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_7.Q * /addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_7.Q * addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_7.Q * addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_7.Q * addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_7.Q * /addr_7.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_7.Q * addr_7.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          data_7.Q * /addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_7.Q * addr_7.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_7.Q 

    S_17 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * /addr_7.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * /addr_7.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q 

    S_16 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_8.Q * addr_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_8.Q * /addr_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_8.Q * /addr_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_8.Q * /addr_8.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_8.Q * /addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_8.Q * addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_8.Q * addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_8.Q * addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_8.Q * /addr_8.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_8.Q * addr_8.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_8.Q * /addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_8.Q * addr_8.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_8.Q 

    S_15 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          /addr_8.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          /addr_8.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q 

    S_14 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_9.Q * addr_9.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_9.Q * /addr_9.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_9.Q * /addr_9.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_9.Q * /addr_9.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_9.Q * /addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_9.Q * addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_9.Q * addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_9.Q * addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_9.Q * /addr_9.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_9.Q * addr_9.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_9.Q * /addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_9.Q * addr_9.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_9.Q 

    S_13 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * /addr_9.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * /addr_9.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q 

    S_12 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_10.Q * 
          addr_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_10.Q * 
          /addr_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_10.Q * /addr_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_10.Q * 
          /addr_10.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_10.Q * 
          /addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_10.Q * addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_10.Q * 
          addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_10.Q * 
          addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_10.Q * 
          /addr_10.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_10.Q * addr_10.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_10.Q * /addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_10.Q * addr_10.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_10.Q 

    S_11 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * /addr_10.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * /addr_10.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q 

    S_10 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_11.Q * 
          addr_11.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_11.Q * 
          /addr_11.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_11.Q * /addr_11.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_11.Q * 
          /addr_11.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_11.Q * 
          /addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_11.Q * addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_11.Q * 
          addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_11.Q * 
          addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_11.Q * 
          /addr_11.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_11.Q * addr_11.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_11.Q * /addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_11.Q * addr_11.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_11.Q 

    S_9 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * /addr_11.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * 
          addr_10.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * /addr_11.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * addr_10.Q 

    S_8 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_12.Q * 
          addr_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_12.Q * 
          /addr_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_12.Q * /addr_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_12.Q * 
          /addr_12.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_12.Q * 
          /addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_12.Q * addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_12.Q * 
          addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_12.Q * 
          addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_12.Q * 
          /addr_12.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_12.Q * addr_12.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_12.Q * /addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_12.Q * addr_12.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_12.Q 

    S_7 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * /addr_12.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * 
          addr_10.Q * addr_11.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * /addr_12.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * addr_10.Q * 
          addr_11.Q 

    S_6 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_13.Q * 
          addr_13.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_13.Q * 
          /addr_13.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_13.Q * /addr_13.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_13.Q * 
          /addr_13.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_13.Q * 
          /addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_13.Q * addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_13.Q * 
          addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_13.Q * 
          addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_13.Q * 
          /addr_13.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_13.Q * addr_13.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_13.Q * /addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_13.Q * addr_13.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_13.Q 

    S_5 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          /addr_13.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * 
          addr_10.Q * addr_11.Q * addr_12.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          /addr_13.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * addr_10.Q * 
          addr_11.Q * addr_12.Q 

    S_4 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_14.Q * 
          addr_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_14.Q * 
          /addr_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_14.Q * /addr_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_14.Q * 
          /addr_14.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_14.Q * 
          /addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_14.Q * addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_14.Q * 
          addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_14.Q * 
          addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_14.Q * 
          /addr_14.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_14.Q * addr_14.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_14.Q * /addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_14.Q * addr_14.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_14.Q 

    S_3 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          addr_13.Q * /addr_14.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * 
          addr_10.Q * addr_11.Q * addr_12.Q * addr_13.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          addr_13.Q * /addr_14.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * addr_10.Q * 
          addr_11.Q * addr_12.Q * addr_13.Q 

    S_2 =
          /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * /pc_15.Q * 
          addr_15.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_0.Q * /data_2.Q * pc_15.Q * 
          /addr_15.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * x_15.Q * /addr_15.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * pc_15.Q * 
          /addr_15.Q 
        + /presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * pc_15.Q * 
          /addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * data_2.Q * /x_15.Q * addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * data_1.Q * /data_2.Q * /pc_15.Q * 
          addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_3.Q * /data_1.Q * data_2.Q * /pc_15.Q * 
          addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * presentstateSBV_3.Q * pc_15.Q * 
          /addr_15.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * presentstateSBV_2.Q * 
          /presentstateSBV_3.Q * /mdr_15.Q * addr_15.Q 
        + presentstateSBV_1.Q * presentstateSBV_2.Q * /presentstateSBV_3.Q * 
          mdr_15.Q * /addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /pc_15.Q * addr_15.Q 
        + /presentstateSBV_0.Q * /presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * /presentstateSBV_3.Q * addr_15.Q 

    S_1 =
          presentstateSBV_0.Q * presentstateSBV_3.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          addr_13.Q * addr_14.Q * /addr_15.Q 
        + /presentstateSBV_0.Q * presentstateSBV_1.Q * 
          /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * 
          addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * 
          addr_10.Q * addr_11.Q * addr_12.Q * addr_13.Q * addr_14.Q 
        + presentstateSBV_1.Q * /presentstateSBV_2.Q * addr_0.Q * addr_1.Q * 
          addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * addr_6.Q * addr_7.Q * 
          addr_8.Q * addr_9.Q * addr_10.Q * addr_11.Q * addr_12.Q * 
          addr_13.Q * addr_14.Q * /addr_15.Q 
        + presentstateSBV_0.Q * /presentstateSBV_2.Q * presentstateSBV_3.Q * 
          addr_0.Q * addr_1.Q * addr_2.Q * addr_3.Q * addr_4.Q * addr_5.Q * 
          addr_6.Q * addr_7.Q * addr_8.Q * addr_9.Q * addr_10.Q * 
          addr_11.Q * addr_12.Q * addr_13.Q * addr_14.Q 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN RULE CHECK          (23:00:23)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

PARTITION LOGIC            (23:00:23)

Messages:
  Information: Checking design is strictly SYNCHRONOUS.
  Information: Initializing Logic Block structures.
  Information: Forming input seeds.
  Information: Checking for duplicate NODE logic.
  Information: Forming input seeds.
  Information: Assigning fixed logic to Logic Blocks.
  Information: Separating output logic set to GND/VCC.
  Information: Processing banked global preset, reset and output enable.
  Information: Validating Logic Block's with pre-placed signals.
  Information: Assigning initializing equations to empty Logic Blocks.
  Information: Separating output combinatorial logic.
  Information: Separating disjoint output logic.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Compacting Logic Block interconnect.
  ................................+......................................
  ......................+................................................
  ..........................................................
  Information: Separating disjoint output logic.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Minimizing interconnect between Logic Blocks.
  .+++.+++.++..+..+.++.+......++.......+.......
Start=23:00:24  End=23:00:25
  Information: Assigning floating outputs to Logic Blocks.
  Information: Condensing mcell usuage in Logic Blocks with high routing (1).
  ......+.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Condensing mcell usuage in Logic Blocks with high routing (1).
  .....+.+.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN SIGNAL PLACEMENT    (23:00:26)

Messages:
  Information: Fitting signals to Logic Block A.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+....+..........................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+.......+.........+..............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+................+..............................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block B.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block C.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block D.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block E.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block F.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block G.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+..............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block H.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ...+.............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ............+....................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  .............+...................
  Information: Assigning Product Terms to Allocator
  Information: Routing signals to Logic Blocks.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK A PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_4)
XXXXXXXXXXX+XX++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |(S_2)
..........+X++XXXXXXXXXXXX......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |(pc_14)
..................++++++++XXXXXXXX..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |(pc_15)
..........................++++++++XXXXXXXX......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |(pc_13)
..................................++++++++XXXXXXXX..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |(S_18)
..................................................XXXXXXXXXXXXX+++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(S_10)
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  7 
Total count of unique Product Terms  =  76 
Total Product Terms to be assigned   =  76 
Max Product Terms used / available   =  76 /  80   = 95.1  %


Control Signals for Logic Block A
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block A
                 ____________________________________________
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_10.Q                        |   |                 
                 |   |= >data_2.Q                       |   |                 
                 |   |= >mdr_11.Q                       |   |                 
                 |   |= >presentstat..                  |143|= (S_4)          
                 |   |= >x_15.Q                         |   |                 
                 |   |= >x_11.Q                         |144|* not used       
                 |   |= >pc_14.Q                        |   |                 
                 |   |= >pc_4.Q                         |145|= (S_2)          
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_0.Q                         |146|* not used       
                 |   |= >pc_13.Q                        |   |                 
                 |   |= >addr_7.Q                       |147|= (pc_14)        
                 |   |= >addr_15.Q                      |   |                 
                 |   |= >addr_14.Q                      |148|* not used       
                 |   |= >pc_7.Q                         |   |                 
                 |   |= >pc_12.Q                        |149|= (pc_15)        
                 |   |= >pc_11.Q                        |   |                 
                 |   |= >pc_5.Q                         |150|* not used       
                 |   |= >mdr_15.Q                       |   |                 
                 |   |= >data_7.Q                       |152|= (pc_13)        
                 |   |= >x_7.Q                          |   |                 
                 |   |= >pc_8.Q                         |153|* not used       
                 |   |= >data_1.Q                       |   |                 
                 |   |* not used:185                    |154|* not used       
                 |   |= >presentstat..                  |   |                 
                 |   |= >addr_11.Q                      |155|* not used       
                 |   |= >pc_3.Q                         |   |                 
                 |   |= >pc_2.Q                         |156|= (S_18)         
                 |   |* not used:190                    |   |                 
                 |   |= >x_14.Q                         |157|* not used       
                 |   |= >mdr_14.Q                       |   |                 
                 |   |* not used:193                    |158|* not used       
                 |   |* not used:194                    |   |                 
                 |   |= >pc_9.Q                         |159|= (S_10)         
                 |   |= >pc_1.Q                         |   |                 
                 |   |= >data_0.Q                       |   |                 
                 |   |= >pc_15.Q                        |   |                 
                 |   |= >pc_6.Q                         |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    7  |   16  |
                 | PIM Input Connects |   35  |   36  |
                 ______________________________________
                                          42  /   52   = 80  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK B PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_6)
XXXXXXXXXXX+XX++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |addr_15
..............XX++++++++++++++..................................................
| 4 |(x_13)
..................XXX+++++++++++++..............................................
| 5 |(x_10)
......................XXX+++++++++++++..........................................
| 6 |(S_9)
..........................XXXX++++++++++++......................................
| 7 |(pc_0)
..............................XXXX++++++++++++..................................
| 8 |(S_12)
..................................XXXXXXXXXXXXX+++..............................
| 9 |(S_11)
......................................++++++++++XX++XX..........................
|10 |(S_7)
..........................................+++++X++X+++++XX......................
|11 |(x_12)
..............................................+++++X++++++XX++..................
|12 |addr_14
..................................................++++XX++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(S_8)
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  12 
Total count of unique Product Terms  =  68 
Total Product Terms to be assigned   =  68 
Max Product Terms used / available   =  68 /  80   = 85.1  %


Control Signals for Logic Block B
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block B
                 ____________________________________________
                 |   |= >addr_1.Q                       |   |                 
                 |   |= >presentstat..                  |   |                 
                 |   |= >data_0.Q                       |   |                 
                 |   |= >addr_9.Q                       |   |                 
                 |   |= >data_1.Q                       |  2|= (S_6)          
                 |   |= >presentstat..                  |   |                 
                 |   |= >data_2.Q                       |  3|* not used       
                 |   |= >addr_11.Q                      |   |                 
                 |   |= >addr_8.Q                       |  4|* not used       
                 |   |= >presentstat..                  |   |                 
                 |   |= >S_3.CMB                        |  5|= addr_15        
                 |   |= >pc_12.Q                        |   |                 
                 |   |= >presentstat..                  |  6|= (x_13)         
                 |   |= >addr_12.Q                      |   |                 
                 |   |= >mdr_12.Q                       |  7|= (x_10)         
                 |   |= >mdr_13.Q                       |   |                 
                 |   |* not used:216                    |  8|= (S_9)          
                 |   |= >addr_10.Q                      |   |                 
                 |   |* not used:218                    |  9|= (pc_0)         
                 |   |= >addr_6.Q                       |   |                 
                 |   |= >S_4.CMB                        | 11|= (S_12)         
                 |   |= >addr_3.Q                       |   |                 
                 |   |= >x_13.Q                         | 12|= (S_11)         
                 |   |= >addr_4.Q                       |   |                 
                 |   |= >S_1.CMB                        | 13|= (S_7)          
                 |   |= >pc_0.Q                         |   |                 
                 |   |= >addr_0.Q                       | 14|= (x_12)         
                 |   |* not used:227                    |   |                 
                 |   |= >pc_13.Q                        | 15|= addr_14        
                 |   |= >addr_13.Q                      |   |                 
                 |   |= >x_10.Q                         | 16|* not used       
                 |   |= >x_12.Q                         |   |                 
                 |   |= >mdr_10.Q                       | 17|* not used       
                 |   |= >addr_5.Q                       |   |                 
                 |   |= >pc_10.Q                        | 18|= (S_8)          
                 |   |= >addr_2.Q                       |   |                 
                 |   |= >S_2.CMB                        |   |                 
                 |   |= >addr_7.Q                       |   |                 
                 |   |* not used:238                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   12  |   16  |
                 | PIM Input Connects |   35  |   36  |
                 ______________________________________
                                          47  /   52   = 90  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK C PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_14)
XXXXXXXXXXX+XX++................................................................
| 1 |(x_9)
......+++++X++++XX++++..........................................................
| 2 |(x_8)
..........++++X+++++XX++++......................................................
| 3 |(x_2)
..............+X++XX++++++++++..................................................
| 4 |(x_1)
..................++++X+XX++++++++..............................................
| 5 |(x_0)
......................+X++++XX++++++++..........................................
| 6 |data_1
..........................XX++X++++X++++++......................................
| 7 |data_0
..............................XX++++XX++++++++..................................
| 8 |data_2
..................................X+++++XX++XX++++..............................
| 9 |(mdr_0)
......................................XX++X+++++++++++..........................
|10 |(mdr_1)
..........................................+X+++X+++X++++++......................
|11 |(mdr_2)
..............................................X+XX++++++++++++..................
|12 |(mdr_8)
..................................................X+XX++++++++++++..............
|13 |(mdr_9)
......................................................XXX+++++++++++++..........
|14 |(mdr_10)
..........................................................XXX+++++++++++++......
|15 |(S_16)
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  71 
Total Product Terms to be assigned   =  72 
Max Product Terms used / available   =  71 /  80   = 88.76 %


Control Signals for Logic Block C
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block C
                 ____________________________________________
                 |   |= >presentstat..                  |   |                 
                 |   |= >mdr_8.Q                        |   |                 
                 |   |= >presentstat..                  |   |                 
                 |   |= >mdr_10.Q                       |   |                 
                 |   |= >presentstat..                  | 23|= (S_14)         
                 |   |* not used:244                    |   |                 
                 |   |= >mdr_0.Q                        | 24|= (x_9)          
                 |   |= >addr_8.Q                       |   |                 
                 |   |= >x_0.Q                          | 25|= (x_8)          
                 |   |* not used:248                    |   |                 
                 |   |= >presentstat..                  | 26|= (x_2)          
                 |   |* not used:250                    |   |                 
                 |   |= >mdr_1.Q                        | 27|= (x_1)          
                 |   |= >mdr_2.Q                        |   |                 
                 |   |* not used:253                    | 28|= (x_0)          
                 |   |= >mdr_9.Q                        |   |                 
                 |   |* not used:255                    | 29|= data_1         
                 |   |= >addr_9.Q                       |   |                 
                 |   |= >data_1.Q                       | 30|= data_0         
                 |   |* not used:258                    |   |                 
                 |   |= >data_2.Q                       | 32|= data_2         
                 |   |= >x_8.Q                          |   |                 
                 |   |= >data_0.Q                       | 33|= (mdr_0)        
                 |   |= >x_1.Q                          |   |                 
                 |   |* not used:263                    | 34|= (mdr_1)        
                 |   |= >x_2.Q                          |   |                 
                 |   |* not used:265                    | 35|= (mdr_2)        
                 |   |* not used:266                    |   |                 
                 |   |= >pc_8.Q                         | 36|= (mdr_8)        
                 |   |= >x_9.Q                          |   |                 
                 |   |* not used:269                    | 37|= (mdr_9)        
                 |   |* not used:270                    |   |                 
                 |   |* not used:271                    | 38|= (mdr_10)       
                 |   |* not used:272                    |   |                 
                 |   |* not used:273                    | 39|= (S_16)         
                 |   |* not used:274                    |   |                 
                 |   |* not used:275                    |   |                 
                 |   |* not used:276                    |   |                 
                 |   |= >pc_9.Q                         |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   16  |   16  |
                 | PIM Input Connects |   22  |   36  |
                 ______________________________________
                                          38  /   52   = 73  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK D PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_1)
XXXX++++++++++++................................................................
| 1 |addr_10
......XX++++++++++++++..........................................................
| 2 |addr_9
..........XX++++++++++++++......................................................
| 3 |addr_7
..............XX++++++++++++++..................................................
| 4 |addr_5
..................XX++++++++++++++..............................................
| 5 |(S_5)
......................XXXX++++++++++++..........................................
| 6 |(S_17)
..........................XXXX++++++++++++......................................
| 7 |(S_23)
..............................XXXX++++++++++++..................................
| 8 |(S_21)
..................................XX++XX++++++++++..............................
| 9 |(S_19)
......................................++++XX++XX++++++..........................
|10 |(S_15)
..........................................++XX++++XX++++++......................
|11 |addr_4
..............................................++XX++++++++++++..................
|12 |addr_6
..................................................++XX++++++++++++..............
|13 |addr_8
......................................................XX++++++++++++++..........
|14 |(S_26)
..........................................................X+++++++++++++++......
|15 |(S_3)
................................................................XXXX++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  47 
Total Product Terms to be assigned   =  47 
Max Product Terms used / available   =  47 /  80   = 58.76 %


Control Signals for Logic Block D
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block D
                 ____________________________________________
                 |   |= >addr_12.Q                      |   |                 
                 |   |= >S_16.CMB                       |   |                 
                 |   |= >S_14.CMB                       |   |                 
                 |   |= >addr_11.Q                      |   |                 
                 |   |= >addr_4.Q                       | 42|= (S_1)          
                 |   |= >presentstat..                  |   |                 
                 |   |= >S_17.CMB                       | 43|= addr_10        
                 |   |= >presentstat..                  |   |                 
                 |   |= >S_21.CMB                       | 44|= addr_9         
                 |   |= >S_22.CMB                       |   |                 
                 |   |= >S_11.CMB                       | 45|= addr_7         
                 |   |= >addr_3.Q                       |   |                 
                 |   |= >addr_1.Q                       | 46|= addr_5         
                 |   |= >S_12.CMB                       |   |                 
                 |   |= >S_18.CMB                       | 47|= (S_5)          
                 |   |= >presentstat..                  |   |                 
                 |   |> not used:294                    | 48|= (S_17)         
                 |   |= >S_23.CMB                       |   |                 
                 |   |= >addr_13.Q                      | 49|= (S_23)         
                 |   |= >S_15.CMB                       |   |                 
                 |   |> not used:298                    | 51|= (S_21)         
                 |   |= >addr_2.Q                       |   |                 
                 |   |= >S_24.CMB                       | 52|= (S_19)         
                 |   |= >addr_7.Q                       |   |                 
                 |   |= >addr_15.Q                      | 53|= (S_15)         
                 |   |= >presentstat..                  |   |                 
                 |   |= >addr_10.Q                      | 54|= addr_4         
                 |   |= >addr_8.Q                       |   |                 
                 |   |= >addr_0.Q                       | 55|= addr_6         
                 |   |= >S_20.CMB                       |   |                 
                 |   |= >addr_6.Q                       | 56|= addr_8         
                 |   |= >addr_9.Q                       |   |                 
                 |   |> not used:310                    | 57|= (S_26)         
                 |   |= >addr_14.Q                      |   |                 
                 |   |> not used:312                    | 58|= (S_3)          
                 |   |= >addr_5.Q                       |   |                 
                 |   |= >S_19.CMB                       |   |                 
                 |   |= >S_13.CMB                       |   |                 
                 |   |> not used:316                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   16  |   16  |
                 | PIM Input Connects |   34  |   36  |
                 ______________________________________
                                          50  /   52   = 96  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK E PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_22)
XXXXXXXXXXX+XX++................................................................
| 1 |addr_13
......++++++++++XX++++..........................................................
| 2 |addr_3
..........++++++++++XX++++......................................................
| 3 |(mdr_13)
..............XX++X+++++++++++..................................................
| 4 |(x_5)
..................+X+++X+++++++X++..............................................
| 5 |(x_4)
......................X+XX++++++++++++..........................................
| 6 |(S_13)
..........................XXXX++++++++++++......................................
| 7 |data_4
..............................X+XX++XX++++++++..................................
| 8 |r
..................................XX++++XX++XX++++..............................
| 9 |data_5
......................................XX++XX+++X++++++..........................
|10 |(mdr_4)
..........................................+++++++++X++++XX......................
|11 |(mdr_5)
..............................................X+XX++++++++++++..................
|12 |(mdr_12)
..................................................X+XX++++++++++++..............
|13 |(x_14)
......................................................XX++++++X+++++++..........
|14 |w
..........................................................XX++++++++++++++......
|15 |(S_24)
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  73 
Total Product Terms to be assigned   =  73 
Max Product Terms used / available   =  73 /  80   = 91.26 %


Control Signals for Logic Block E
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block E
                 ____________________________________________
                 |   |= >x_5.Q                          |   |                 
                 |   |= >S_26.CMB                       |   |                 
                 |   |= >addr_1.Q                       |   |                 
                 |   |= >S_25.CMB                       |   |                 
                 |   |= >addr_4.Q                       | 63|= (S_22)         
                 |   |= >presentstat..                  |   |                 
                 |   |= >addr_8.Q                       | 64|= addr_13        
                 |   |= >presentstat..                  |   |                 
                 |   |= >data_4.Q                       | 65|= addr_3         
                 |   |= >pc_5.Q                         |   |                 
                 |   |= >data_5.Q                       | 66|= (mdr_13)       
                 |   |= >addr_2.Q                       |   |                 
                 |   |= >mdr_5.Q                        | 67|= (x_5)          
                 |   |= >addr_5.Q                       |   |                 
                 |   |> not used:331                    | 68|= (x_4)          
                 |   |= >S_5.CMB                        |   |                 
                 |   |> not used:333                    | 69|= (S_13)         
                 |   |= >mdr_4.Q                        |   |                 
                 |   |= >S_6.CMB                        | 70|= data_4         
                 |   |= >presentstat..                  |   |                 
                 |   |= >x_14.Q                         | 72|= r              
                 |   |= >pc_4.Q                         |   |                 
                 |   |= >mdr_12.Q                       | 73|= data_5         
                 |   |= >addr_7.Q                       |   |                 
                 |   |= >w.Q                            | 74|= (mdr_4)        
                 |   |= >presentstat..                  |   |                 
                 |   |= >r.Q                            | 75|= (mdr_5)        
                 |   |= >mdr_14.Q                       |   |                 
                 |   |= >addr_0.Q                       | 76|= (mdr_12)       
                 |   |= >data_0.Q                       |   |                 
                 |   |= >addr_6.Q                       | 77|= (x_14)         
                 |   |= >addr_9.Q                       |   |                 
                 |   |= >data_1.Q                       | 78|= w              
                 |   |= >addr_3.Q                       |   |                 
                 |   |= >data_2.Q                       | 79|= (S_24)         
                 |   |> not used:352                    |   |                 
                 |   |= >mdr_13.Q                       |   |                 
                 |   |> not used:354                    |   |                 
                 |   |= >x_4.Q                          |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   16  |   16  |
                 | PIM Input Connects |   35  |   36  |
                 ______________________________________
                                          51  /   52   = 98  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK F PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_25)
XXXXXXXXXXXXXXXX................................................................
| 1 |(mdr_15)
......++++++++++XXX+++..........................................................
| 2 |(x_11)
..........+++++++++XXX++++......................................................
| 3 |(x_7)
..............++++++++X+XX++++..................................................
| 4 |(x_6)
..................+++++X++++XX++++..............................................
| 5 |(x_3)
......................++++X+++++XX++++..........................................
| 6 |data_7
..........................+X++X+++++XX++++......................................
| 7 |data_6
..............................XX++++++++XX++++..................................
| 8 |data_3
..................................XX++X+++++XX++++..............................
| 9 |(mdr_3)
......................................+X++XX++++++++++..........................
|10 |(mdr_6)
..........................................+++++X+++X+++X++......................
|11 |(mdr_7)
..............................................X+XX++++++++++++..................
|12 |(mdr_11)
..................................................X+XX++++++++++++..............
|13 |(mdr_14)
......................................................X+XX++++++++++++..........
|14 |(x_15)
..........................................................XXX+++++++++++++......
|15 |(S_20)
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  16 
Total count of unique Product Terms  =  74 
Total Product Terms to be assigned   =  75 
Max Product Terms used / available   =  74 /  80   = 92.51 %


Control Signals for Logic Block F
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block F
                 ____________________________________________
                 |   |= >presentstat..                  |   |                 
                 |   |= >addr_1.Q                       |   |                 
                 |   |= >presentstat..                  |   |                 
                 |   |= >x_6.Q                          |   |                 
                 |   |= >data_0.Q                       | 82|= (S_25)         
                 |   |= >mdr_11.Q                       |   |                 
                 |   |= >addr_2.Q                       | 83|= (mdr_15)       
                 |   |= >x_3.Q                          |   |                 
                 |   |= >data_1.Q                       | 84|= (x_11)         
                 |   |= >data_6.Q                       |   |                 
                 |   |= >presentstat..                  | 85|= (x_7)          
                 |   |= >addr_6.Q                       |   |                 
                 |   |> not used:368                    | 86|= (x_6)          
                 |   |= >mdr_3.Q                        |   |                 
                 |   |> not used:370                    | 87|= (x_3)          
                 |   |= >addr_3.Q                       |   |                 
                 |   |= >x_15.Q                         | 88|= data_7         
                 |   |= >data_3.Q                       |   |                 
                 |   |= >presentstat..                  | 89|= data_6         
                 |   |= >pc_6.Q                         |   |                 
                 |   |= >data_2.Q                       | 91|= data_3         
                 |   |= >mdr_7.Q                        |   |                 
                 |   |> not used:378                    | 92|= (mdr_3)        
                 |   |= >mdr_14.Q                       |   |                 
                 |   |= >x_11.Q                         | 93|= (mdr_6)        
                 |   |= >mdr_6.Q                        |   |                 
                 |   |> not used:382                    | 94|= (mdr_7)        
                 |   |= >addr_0.Q                       |   |                 
                 |   |> not used:384                    | 95|= (mdr_11)       
                 |   |= >pc_3.Q                         |   |                 
                 |   |> not used:386                    | 96|= (mdr_14)       
                 |   |> not used:387                    |   |                 
                 |   |> not used:388                    | 97|= (x_15)         
                 |   |= >mdr_15.Q                       |   |                 
                 |   |> not used:390                    | 98|= (S_20)         
                 |   |= >x_7.Q                          |   |                 
                 |   |> not used:392                    |   |                 
                 |   |> not used:393                    |   |                 
                 |   |= >data_7.Q                       |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   16  |   16  |
                 | PIM Input Connects |   28  |   36  |
                 ______________________________________
                                          44  /   52   = 84  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK G PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |addr_0
XXXXXXX+XX++XX++................................................................
| 1 |(pc_1)
......XX++XX++++XX++XX..........................................................
| 2 |(pc_3)
..........++++XX++XX++XXXX......................................................
| 3 |(presentstateSBV_3)
..............++++++++++++XXXX..................................................
| 4 |(op_0)
..................++++++++++++++XX..............................................
| 5 |(presentstateSBV_2)
......................++++++++XX++X+XX..........................................
| 6 |(presentstateSBV_1)
..........................+++++++++X++XXXX......................................
| 7 |addr_12
..............................++++++++++++++XX..................................
| 8 |addr_11
..................................++++++++++++++XX..............................
| 9 |(pc_2)
......................................++++XX++XX++XXXX..........................
|10 |(presentstateSBV_0)
..........................................++++++++++++X+++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |(pc_12)
..................................................+++++XXXX+XX++XX..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |(pc_5)
..........................................................+X++XX++X+XX++XX......
|15 |(pc_4)
................................................................+++X++XX++XXXXX+
________________________________________________________________________________

Total count of outputs placed        =  14 
Total count of unique Product Terms  =  79 
Total Product Terms to be assigned   =  80 
Max Product Terms used / available   =  79 /  80   = 98.76 %


Control Signals for Logic Block G
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block G
                 ____________________________________________
                 |   |> not used:395                    |   |                 
                 |   |= >presentstat..                  |   |                 
                 |   |= >data_0.Q                       |   |                 
                 |   |= >pc_8.Q                         |   |                 
                 |   |= >reset                          |103|= addr_0         
                 |   |= >presentstat..                  |   |                 
                 |   |= >data_2.Q                       |104|= (pc_1)         
                 |   |> not used:402                    |   |                 
                 |   |= >S_7.CMB                        |105|= (pc_3)         
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_1.Q                         |106|= (presentstateSBV_3) 
                 |   |= >pc_12.Q                        |   |                 
                 |   |= >presentstat..                  |107|= (op_0)         
                 |   |= >pc_5.Q                         |   |                 
                 |   |= >data_1.Q                       |108|= (presentstateSBV_2) 
                 |   |= >pc_2.Q                         |   |                 
                 |   |= >pc_7.Q                         |109|= (presentstateSBV_1) 
                 |   |= >pc_6.Q                         |   |                 
                 |   |> not used:413                    |110|= addr_12        
                 |   |= >pc_3.Q                         |   |                 
                 |   |> not used:415                    |112|= addr_11        
                 |   |= >pc_4.Q                         |   |                 
                 |   |= >x_0.Q                          |113|= (pc_2)         
                 |   |> not used:418                    |   |                 
                 |   |= >S_9.CMB                        |114|= (presentstateSBV_0) 
                 |   |= >pc_0.Q                         |   |                 
                 |   |= >addr_0.Q                       |115|* not used       
                 |   |= >pc_9.Q                         |   |                 
                 |   |= >pc_11.Q                        |116|= (pc_12)        
                 |   |> not used:424                    |   |                 
                 |   |= >op_0.Q                         |117|* not used       
                 |   |> not used:426                    |   |                 
                 |   |> not used:427                    |118|= (pc_5)         
                 |   |> not used:428                    |   |                 
                 |   |= >pc_10.Q                        |119|= (pc_4)         
                 |   |= >S_8.CMB                        |   |                 
                 |   |> not used:431                    |   |                 
                 |   |= >S_10.CMB                       |   |                 
                 |   |> not used:433                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   14  |   16  |
                 | PIM Input Connects |   28  |   36  |
                 ______________________________________
                                          42  /   52   = 80  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK H PLACEMENT   (23:00:26)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |addr_2
XXXXXXXXXXXXXXX+................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |(pc_8)
..........+++++XXXX+XX++XX......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |(pc_10)
......................XX++++XX++XX++XX..........................................
| 6 |(pc_9)
..........................XX++XX++XX++XX++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |(pc_7)
......................................++XXXXXXXX++++++..........................
|10 |(pc_6)
..........................................++++++XXXXXXXX++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |(pc_11)
..................................................++++++XXXXXXXX++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |addr_1
................................................................XXXXXXXXXXXX++X+
________________________________________________________________________________

Total count of outputs placed        =  8 
Total count of unique Product Terms  =  76 
Total Product Terms to be assigned   =  76 
Max Product Terms used / available   =  76 /  80   = 95.1  %


Control Signals for Logic Block H
---------------------------------
CLK pin  19 : clk
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : GND
RESET       : GND
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block H
                 ____________________________________________
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_10.Q                        |   |                 
                 |   |= >data_2.Q                       |   |                 
                 |   |> not used:437                    |   |                 
                 |   |= >presentstat..                  |122|= addr_2         
                 |   |= >pc_7.Q                         |   |                 
                 |   |= >pc_6.Q                         |123|* not used       
                 |   |= >pc_1.Q                         |   |                 
                 |   |= >pc_5.Q                         |124|= (pc_8)         
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_0.Q                         |125|* not used       
                 |   |= >presentstat..                  |   |                 
                 |   |= >pc_8.Q                         |126|* not used       
                 |   |> not used:447                    |   |                 
                 |   |> not used:448                    |127|= (pc_10)        
                 |   |= >pc_2.Q                         |   |                 
                 |   |= >addr_0.Q                       |128|= (pc_9)         
                 |   |= >pc_11.Q                        |   |                 
                 |   |= >data_0.Q                       |129|* not used       
                 |   |> not used:453                    |   |                 
                 |   |= >addr_2.Q                       |131|* not used       
                 |   |= >pc_4.Q                         |   |                 
                 |   |= >x_1.Q                          |132|= (pc_7)         
                 |   |= >data_1.Q                       |   |                 
                 |   |> not used:458                    |133|= (pc_6)         
                 |   |= >pc_9.Q                         |   |                 
                 |   |> not used:460                    |134|* not used       
                 |   |= >pc_3.Q                         |   |                 
                 |   |> not used:462                    |135|= (pc_11)        
                 |   |> not used:463                    |   |                 
                 |   |> not used:464                    |136|* not used       
                 |   |= >addr_1.Q                       |   |                 
                 |   |> not used:466                    |137|* not used       
                 |   |> not used:467                    |   |                 
                 |   |= >x_2.Q                          |138|= addr_1         
                 |   |> not used:469                    |   |                 
                 |   |> not used:470                    |   |                 
                 |   |> not used:471                    |   |                 
                 |   |> not used:472                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    8  |   16  |
                 | PIM Input Connects |   24  |   36  |
                 ______________________________________
                                          32  /   52   = 61  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN SIGNAL PLACEMENT    (23:00:26)


Device:  c375i
Package: CY7C375I-125AC

                  1  :  GND
                  2  :  (S_6)
                  3  :  Not Used
                  4  :  Not Used
                  5  :  addr_15
                  6  :  (x_13)
                  7  :  (x_10)
                  8  :  (S_9)
                  9  :  (pc_0)
                 10  :  GND
                 11  :  (S_12)
                 12  :  (S_11)
                 13  :  (S_7)
                 14  :  (x_12)
                 15  :  addr_14
                 16  :  Not Used
                 17  :  Not Used
                 18  :  (S_8)
                 19  :  clk
                 20  :  VCC
                 21  :  GND
                 22  :  reset
                 23  :  (S_14)
                 24  :  (x_9)
                 25  :  (x_8)
                 26  :  (x_2)
                 27  :  (x_1)
                 28  :  (x_0)
                 29  :  data_1
                 30  :  data_0
                 31  :  GND
                 32  :  data_2
                 33  :  (mdr_0)
                 34  :  (mdr_1)
                 35  :  (mdr_2)
                 36  :  (mdr_8)
                 37  :  (mdr_9)
                 38  :  (mdr_10)
                 39  :  (S_16)
                 40  :  VCC
                 41  :  GND
                 42  :  (S_1)
                 43  :  addr_10
                 44  :  addr_9
                 45  :  addr_7
                 46  :  addr_5
                 47  :  (S_5)
                 48  :  (S_17)
                 49  :  (S_23)
                 50  :  GND
                 51  :  (S_21)
                 52  :  (S_19)
                 53  :  (S_15)
                 54  :  addr_4
                 55  :  addr_6
                 56  :  addr_8
                 57  :  (S_26)
                 58  :  (S_3)
                 59  :  Not Used
                 60  :  VCC
                 61  :  GND
                 62  :  VCC
                 63  :  (S_22)
                 64  :  addr_13
                 65  :  addr_3
                 66  :  (mdr_13)
                 67  :  (x_5)
                 68  :  (x_4)
                 69  :  (S_13)
                 70  :  data_4
                 71  :  GND
                 72  :  r
                 73  :  data_5
                 74  :  (mdr_4)
                 75  :  (mdr_5)
                 76  :  (mdr_12)
                 77  :  (x_14)
                 78  :  w
                 79  :  (S_24)
                 80  :  VCC
                 81  :  GND
                 82  :  (S_25)
                 83  :  (mdr_15)
                 84  :  (x_11)
                 85  :  (x_7)
                 86  :  (x_6)
                 87  :  (x_3)
                 88  :  data_7
                 89  :  data_6
                 90  :  GND
                 91  :  data_3
                 92  :  (mdr_3)
                 93  :  (mdr_6)
                 94  :  (mdr_7)
                 95  :  (mdr_11)
                 96  :  (mdr_14)
                 97  :  (x_15)
                 98  :  (S_20)
                 99  :  Not Used
                100  :  VCC
                101  :  GND
                102  :  Not Used
                103  :  addr_0
                104  :  (pc_1)
                105  :  (pc_3)
                106  :  (presentstateSBV_3)
                107  :  (op_0)
                108  :  (presentstateSBV_2)
                109  :  (presentstateSBV_1)
                110  :  addr_12
                111  :  GND
                112  :  addr_11
                113  :  (pc_2)
                114  :  (presentstateSBV_0)
                115  :  Not Used
                116  :  (pc_12)
                117  :  Not Used
                118  :  (pc_5)
                119  :  (pc_4)
                120  :  VCC
                121  :  GND
                122  :  addr_2
                123  :  Not Used
                124  :  (pc_8)
                125  :  Not Used
                126  :  Not Used
                127  :  (pc_10)
                128  :  (pc_9)
                129  :  Not Used
                130  :  GND
                131  :  Not Used
                132  :  (pc_7)
                133  :  (pc_6)
                134  :  Not Used
                135  :  (pc_11)
                136  :  Not Used
                137  :  Not Used
                138  :  addr_1
                139  :  VPP
                140  :  VCC
                141  :  GND
                142  :  VCC
                143  :  (S_4)
                144  :  Not Used
                145  :  (S_2)
                146  :  Not Used
                147  :  (pc_14)
                148  :  Not Used
                149  :  (pc_15)
                150  :  Not Used
                151  :  GND
                152  :  (pc_13)
                153  :  Not Used
                154  :  Not Used
                155  :  Not Used
                156  :  (S_18)
                157  :  Not Used
                158  :  Not Used
                159  :  (S_10)
                160  :  VCC


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    0  |    1  |
                 | Clock/Inputs       |    2  |    4  |
                 | I/O Macrocells     |  105  |  128  |
                 ______________________________________
                                         107  /  133   = 80  %



                                      Required     Max (Available)
          CLOCK/LATCH ENABLE signals     1            4
          Input REG/LATCH signals        0            4
          Input PIN signals              1            4
          Input PINs using I/O cells     0            0
          Output PIN signals           105          128


          Total PIN signals            107          133
          Macrocells Used              105          128
          Unique Product Terms         561          640



----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

PRESET/RESET AND OUTPUT ENABLE COMBINATIONS

PRESET: NONE-COMBINATORIAL
RESET : NONE-COMBINATORIAL
Total unique inputs =  62 
count of combinatorial equations =  26 
==>OE: GND or VCC
   count of OE equations =  26 


PRESET: GND
RESET : GND
Used by Logic Blocks: ABCDEFGH
Total unique inputs =  93 
count of registered equations =  79 
==>OE: GND or VCC
   count of OE equations =  79 

----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

TIMING PATH ANALYSIS       (23:00:26) using Package: CY7C375I-125AC

Messages:

----------------------------------------------------------------------------
Signal Name | Delay Type  |   tmax   | Path Description
----------------------------------------------------------------------------
reg::addr_15[5]
inp::presentstateSBV_0.Q
---->S_2
              tSCS            13.5 ns    2 passes
out::addr_15
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_13)[6]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_13
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_10)[7]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_10
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_0)[9]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_12)[14]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_12
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_14[15]
inp::presentstateSBV_0.Q
---->S_4
              tSCS            13.5 ns    2 passes
out::addr_14
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_9)[24]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_9
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_8)[25]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_8
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_2)[26]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_1)[27]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_0)[28]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_1[29]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_0[30]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_2[32]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_0)[33]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_1)[34]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_2)[35]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_8)[36]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_8
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_9)[37]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_9
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_10)[38]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_10
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_10[43]
inp::presentstateSBV_0.Q
---->S_12
              tSCS            13.5 ns    2 passes
out::addr_10
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_9[44]
inp::presentstateSBV_0.Q
---->S_14
              tSCS            13.5 ns    2 passes
out::addr_9
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_7[45]
inp::presentstateSBV_0.Q
---->S_18
              tSCS            13.5 ns    2 passes
out::addr_7
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_5[46]
inp::presentstateSBV_0.Q
---->S_22
              tSCS            13.5 ns    2 passes
out::addr_5
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_4[54]
inp::presentstateSBV_0.Q
---->S_24
              tSCS            13.5 ns    2 passes
out::addr_4
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_6[55]
inp::presentstateSBV_0.Q
---->S_20
              tSCS            13.5 ns    2 passes
out::addr_6
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_8[56]
inp::presentstateSBV_0.Q
---->S_16
              tSCS            13.5 ns    2 passes
out::addr_8
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_13[64]
inp::presentstateSBV_0.Q
---->S_6
              tSCS            13.5 ns    2 passes
out::addr_13
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_3[65]
inp::presentstateSBV_0.Q
---->S_26
              tSCS            13.5 ns    2 passes
out::addr_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_13)[66]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_13
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_5)[67]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_5
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_4)[68]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_4
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_4[70]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_4
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::r[72]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::r
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_5[73]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_5
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_4)[74]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_4
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_5)[75]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_5
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_12)[76]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_12
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_14)[77]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_14
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::w[78]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::w
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_15)[83]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_15
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_11)[84]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_11
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_7)[85]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_7
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_6)[86]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_6
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_3)[87]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_7[88]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_7
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_6[89]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_6
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::data_3[91]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::data_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_3)[92]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_6)[93]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_6
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_7)[94]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_7
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_11)[95]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_11
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(mdr_14)[96]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::mdr_14
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(x_15)[97]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::x_15
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_0[103]
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::addr_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_1)[104]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_3)[105]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(presentstateSBV_3)[106]
inp::reset
              tS              4.5 ns     1 pass
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::presentstateSBV_3
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(op_0)[107]
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::op_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(presentstateSBV_2)[108]
inp::reset
              tS              4.5 ns     1 pass
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::presentstateSBV_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(presentstateSBV_1)[109]
inp::reset
              tS              4.5 ns     1 pass
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::presentstateSBV_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_12[110]
inp::presentstateSBV_0.Q
---->S_8
              tSCS            13.5 ns    2 passes
out::addr_12
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_11[112]
inp::presentstateSBV_0.Q
---->S_10
              tSCS            13.5 ns    2 passes
out::addr_11
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_2)[113]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(presentstateSBV_0)[114]
inp::reset
              tS              4.5 ns     1 pass
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::presentstateSBV_0
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_12)[116]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_12
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_5)[118]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_5
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_4)[119]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_4
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_2[122]
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::addr_2
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_8)[124]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_8
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_10)[127]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_10
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_9)[128]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_9
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_7)[132]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_7
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_6)[133]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_6
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_11)[135]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_11
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::addr_1[138]
inp::presentstateSBV_1.Q
              tSCS            8.0 ns     1 pass
out::addr_1
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_14)[147]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_14
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_15)[149]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_15
              tCO             6.5 ns   
----------------------------------------------------------------------------
reg::(pc_13)[152]
inp::presentstateSBV_0.Q
              tSCS            8.0 ns     1 pass
out::pc_13
              tCO             6.5 ns   
----------------------------------------------------------------------------

Worst Case Path Summary
-----------------------

                     tS = 4.5 ns for presentstateSBV_3.D
                   tSCS = 13.5 ns for addr_15.T
                    tCO = 6.5 ns for addr_15.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

JEDEC ASSEMBLE             (23:00:26)

Messages:
  Information: Processing JEDEC for Logic Block 1.
  Information: Processing JEDEC for Logic Block 2.
  Information: Processing JEDEC for Logic Block 3.
  Information: Processing JEDEC for Logic Block 4.
  Information: Processing JEDEC for Logic Block 5.
  Information: Processing JEDEC for Logic Block 6.
  Information: Processing JEDEC for Logic Block 7.
  Information: Processing JEDEC for Logic Block 8.
  Information: JEDEC output file 'cpu.jed' created.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 23:00:26
