-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101111011011100110101011010", 1 => "00111100110001011100000011101011", 2 => "00111100111101100101111111111100", 3 => "10111100110110001111101110110010", 
    4 => "00111100100101111110001011011100", 5 => "10111100011111110001000001111001", 6 => "10111101011010001110011010110000", 7 => "10111101001011101110101110110100", 
    8 => "00111101100001111110111000100100", 9 => "10111101000001100101111000001101", 10 => "10111101010101000001110010001000", 11 => "00111011100010000100011001010100", 
    12 => "10111101010100110010011111111101", 13 => "10111110011011011011001101001010", 14 => "00111101001101111101101111001001", 15 => "00111100010110111010101010010000", 
    16 => "00111101001111011101010000111010", 17 => "00111101111111111100111100101101", 18 => "00111101100010101001010110001110", 19 => "00111101000101110010111111011011", 
    20 => "10111101000011011010010101111000", 21 => "10111100101010011101001000101000", 22 => "10111101011111000000111001000000", 23 => "00111101000110100010100101101101", 
    24 => "00111100101101011000110001011110", 25 => "00111110000110011001111000010111", 26 => "00111100011111011110001110001000", 27 => "00111101000011010111000100011000", 
    28 => "10111100100000101000111011010010", 29 => "10111101000000100011010110011111", 30 => "00111100110111111100111111010110", 31 => "10111101101111111111001011001001", 
    32 => "10111101010100011100000000011010", 33 => "10111101000101100100101100000000", 34 => "00111101001000100000100100011111", 35 => "00111100110111010101011110101011", 
    36 => "00111101000111111000101111010110", 37 => "00111101100001010111100011100101", 38 => "10111100100111100000110001011110", 39 => "00111101101111101110111100101010", 
    40 => "00111110001001101100101011010101", 41 => "10111101000101011101001111111000", 42 => "00111101100000000001101011110000", 43 => "10111101100101011000101010001110", 
    44 => "00111100110001111111101010000000", 45 => "10111100010001101111111111111100", 46 => "10111101000010011000011001110100", 47 => "00111100110111010000110111011001", 
    48 => "00111101001100111110010100000110", 49 => "00111101001001001001111110111000", 50 => "10111101110001011000110101111001", 51 => "10111100110100111111001100110000", 
    52 => "10111100001100011101100000100011", 53 => "10111100001011011001011111000011", 54 => "10111101001000000101001000011110", 55 => "00111101000101111000011110100010", 
    56 => "00111101000101010101110011100100", 57 => "00111101101110000111100000111000", 58 => "10111100110001101101011001001001", 59 => "00111100100011111100001011100010", 
    60 => "10111101101011100100000110100010", 61 => "00111101110011110010100110100000", 62 => "00111101000011111000100011010001", 63 => "00111011010100000111010001000011", 
    64 => "00111101011011101110101010110001", 65 => "10111100100111110110011111010101", 66 => "10111101001000001000011000111110", 67 => "00111011101111010010110111111001", 
    68 => "00111101100110000101011010110100", 69 => "10111101000101110101101111011011", 70 => "10111101011001000111110111011111", 71 => "00111100101110000111011101011101", 
    72 => "00111100111101111101000101101000", 73 => "10111100001010101000000110011000", 74 => "10111101001011001001011111110100", 75 => "10111101100100101111110100000001", 
    76 => "10111101010011000010111100010111", 77 => "10111100000110110000001001010110", 78 => "00111101111000001110000000011111", 79 => "10111101000100100111000101101010", 
    80 => "10111101001100111000011010011000", 81 => "00111100111111100101100111000000", 82 => "10111101001110100101111111110100", 83 => "00111101100111101111000111100100", 
    84 => "10111101110011111101110011100110", 85 => "10111110000010110010010111101000", 86 => "10111011100001011001111101011110", 87 => "00111101100110011101110001001111", 
    88 => "10111101010000001110010001101111", 89 => "00111100101001001011000111111000", 90 => "10111101100001001010000101001011", 91 => "10111101000111000010111000010101", 
    92 => "00111101100101100001100000101101", 93 => "00111101101001111011100010000100", 94 => "10111100111001001001101100000110", 95 => "10111101101111011100010011011010", 
    96 => "10111101101011000101110110101101", 97 => "10111100010010100111110100000110", 98 => "10111101001111100000010010000011", 99 => "10111100111011011111111111111001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

