1. Which data object can’t be declared inside a process?
a) Signal
b) Variable
c) Constant
d) Integer
a
2. When a signal is assigned a value inside a process, then the value of a signal is updated _________
a) Immediately
b) After one delta cycle
c) At the end of the corresponding process
d) At the end of architecture
c
3. A variable is assigned a value inside a process, the new value of the variable will be available _______
a) After one delta cycle
b) Immediately
c) At the end of a process
d) At the end of architecture
b
4. A variable can be used outside the process i.e. in the architecture.
a) True
b) False
b
5. There are no delays in case of variables.
a) True
b) False
a
6. When there is no delay specified in a signal assignment (concurrent), the delay will be _______
a) Zero
b) Transport delay
c) Inertial delay
d) Delta delay
d
7. During synthesis, a variable infers ________
a) Flip flop
b) Register
c) Wire
d) Variables are not synthesizable
c
8. In which of the following, the right hand side of an assignment is a waveform element?
a) Signal
b) Variable
c) Constant
d) Process
a
9. Which of the following needs no evaluation of drivers?
a) Signals
b) Variables
c) Process
d) Functions
b
10. What is there in right hand side of a variable assignment?
a) Time expressions
b) Waveform elements
c) Delays
d) Simple expressions
d
Sanfoundry Global Education & Learning Series – VHDL.
To practice  all areas of VHDL for online Quizzes, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VHDL Questions and Answers – Signal vs Variables – 1» Next - VHDL Questions and Answers – Package 
