<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CMSIS-Core (Cortex-M): PMU_Type Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="tabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
<link href="version.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../version.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">CMSIS-Core (Cortex-M)
   &#160;<span id="projectnumber"><script type="text/javascript">
     <!--
     writeHeader.call(this);
     writeVersionDropdown.call(this, "CMSIS-Core (Cortex-M)");
     //-->
    </script>
   </span>
   </div>
   <div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
  <!--END !PROJECT_NAME-->
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
  <ul class="tablist">
    <script type="text/javascript">
      writeComponentTabs.call(this);
    </script>
  </ul>
</div>
<script type="text/javascript">
  writeSubComponentTabs.call(this);
</script>
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structPMU__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PMU_Type Struct Reference<div class="ingroups"><a class="el" href="group__pmu8__functions.html">PMU Functions for Armv8.1-M</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Performance Monitoring Unit (PMU).  
 <a href="structPMU__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a60a8296d51236329e79d1604080aa9c1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a60a8296d51236329e79d1604080aa9c1">AUTHSTATUS</a></td></tr>
<tr class="memdesc:a60a8296d51236329e79d1604080aa9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Authentication Status Register.  <br /></td></tr>
<tr class="separator:a60a8296d51236329e79d1604080aa9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a61fea523ea0f4e9242101cb09fc6f6a8">CCFILTR</a></td></tr>
<tr class="memdesc:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Cycle Counter Filter Register.  <br /></td></tr>
<tr class="separator:a61fea523ea0f4e9242101cb09fc6f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada85996bd815d9eff9552794feec6d74"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#ada85996bd815d9eff9552794feec6d74">CCNTR</a></td></tr>
<tr class="memdesc:ada85996bd815d9eff9552794feec6d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Cycle Counter Register.  <br /></td></tr>
<tr class="separator:ada85996bd815d9eff9552794feec6d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54117364a5e8d3af0cc45769bb9b11c7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a54117364a5e8d3af0cc45769bb9b11c7">CIDR0</a></td></tr>
<tr class="memdesc:a54117364a5e8d3af0cc45769bb9b11c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 0.  <br /></td></tr>
<tr class="separator:a54117364a5e8d3af0cc45769bb9b11c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eded5a42f8b81a09df17ce0a9f90897"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a0eded5a42f8b81a09df17ce0a9f90897">CIDR1</a></td></tr>
<tr class="memdesc:a0eded5a42f8b81a09df17ce0a9f90897"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 1.  <br /></td></tr>
<tr class="separator:a0eded5a42f8b81a09df17ce0a9f90897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa4cd97b83324090d6e696f3568415"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a94fa4cd97b83324090d6e696f3568415">CIDR2</a></td></tr>
<tr class="memdesc:a94fa4cd97b83324090d6e696f3568415"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 2.  <br /></td></tr>
<tr class="separator:a94fa4cd97b83324090d6e696f3568415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7ed1b5979deb4fb0a536aa477c6830"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aff7ed1b5979deb4fb0a536aa477c6830">CIDR3</a></td></tr>
<tr class="memdesc:aff7ed1b5979deb4fb0a536aa477c6830"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Component Identification Register 3.  <br /></td></tr>
<tr class="separator:aff7ed1b5979deb4fb0a536aa477c6830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a3c24c882b1679390b1dd957dbd0f0bf6">CNTENCLR</a></td></tr>
<tr class="memdesc:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Count Enable Clear Register.  <br /></td></tr>
<tr class="separator:a3c24c882b1679390b1dd957dbd0f0bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a030ee86cd33b72a0c5e66fbaf418d1be">CNTENSET</a></td></tr>
<tr class="memdesc:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Count Enable Set Register.  <br /></td></tr>
<tr class="separator:a030ee86cd33b72a0c5e66fbaf418d1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aba9bddd6b49c88e38f4bb79d32002c3c">CTRL</a></td></tr>
<tr class="memdesc:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Control Register.  <br /></td></tr>
<tr class="separator:aba9bddd6b49c88e38f4bb79d32002c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439c7a309f02c41a6581d0819e896fdc"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a439c7a309f02c41a6581d0819e896fdc">DEVARCH</a></td></tr>
<tr class="memdesc:a439c7a309f02c41a6581d0819e896fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Device Architecture Register.  <br /></td></tr>
<tr class="separator:a439c7a309f02c41a6581d0819e896fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8b7bca579afd4969d8bfffa61afbed"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aac8b7bca579afd4969d8bfffa61afbed">DEVTYPE</a></td></tr>
<tr class="memdesc:aac8b7bca579afd4969d8bfffa61afbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Device Type Register.  <br /></td></tr>
<tr class="separator:aac8b7bca579afd4969d8bfffa61afbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285b0f016db518bb7666832db116d89f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a285b0f016db518bb7666832db116d89f">EVCNTR</a> [<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td></tr>
<tr class="memdesc:a285b0f016db518bb7666832db116d89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Event Counter Registers.  <br /></td></tr>
<tr class="separator:a285b0f016db518bb7666832db116d89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e42ed55178b2bfcd2ef0b38dd16105"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a26e42ed55178b2bfcd2ef0b38dd16105">EVTYPER</a> [<a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a>]</td></tr>
<tr class="memdesc:a26e42ed55178b2bfcd2ef0b38dd16105"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Event Type and Filter Registers.  <br /></td></tr>
<tr class="separator:a26e42ed55178b2bfcd2ef0b38dd16105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#aaff7d5f3246c641d1f503d74a5adb0ee">INTENCLR</a></td></tr>
<tr class="memdesc:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Interrupt Enable Clear Register.  <br /></td></tr>
<tr class="separator:aaff7d5f3246c641d1f503d74a5adb0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5a5872105d9056145e9095bc1c63ac"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a3f5a5872105d9056145e9095bc1c63ac">INTENSET</a></td></tr>
<tr class="memdesc:a3f5a5872105d9056145e9095bc1c63ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Interrupt Enable Set Register.  <br /></td></tr>
<tr class="separator:a3f5a5872105d9056145e9095bc1c63ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2acdf96dc7f60ad5a384d1f47e0bb8e0">OVSCLR</a></td></tr>
<tr class="memdesc:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Overflow Flag Status Clear Register.  <br /></td></tr>
<tr class="separator:a2acdf96dc7f60ad5a384d1f47e0bb8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153e694a19f845e65a3d2abd4d64faa7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a153e694a19f845e65a3d2abd4d64faa7">OVSSET</a></td></tr>
<tr class="memdesc:a153e694a19f845e65a3d2abd4d64faa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Overflow Flag Status Set Register.  <br /></td></tr>
<tr class="separator:a153e694a19f845e65a3d2abd4d64faa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7c3069b9a30d54e5e30166a2281bd7"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#afe7c3069b9a30d54e5e30166a2281bd7">PIDR0</a></td></tr>
<tr class="memdesc:afe7c3069b9a30d54e5e30166a2281bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 0.  <br /></td></tr>
<tr class="separator:afe7c3069b9a30d54e5e30166a2281bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a764266e9b41e7c100a9853889d94ab"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a8a764266e9b41e7c100a9853889d94ab">PIDR1</a></td></tr>
<tr class="memdesc:a8a764266e9b41e7c100a9853889d94ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 1.  <br /></td></tr>
<tr class="separator:a8a764266e9b41e7c100a9853889d94ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7053542f392f435ad51930d0504622"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2f7053542f392f435ad51930d0504622">PIDR2</a></td></tr>
<tr class="memdesc:a2f7053542f392f435ad51930d0504622"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 2.  <br /></td></tr>
<tr class="separator:a2f7053542f392f435ad51930d0504622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831a9b4e2e07eef0b93713beb26a6516"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a831a9b4e2e07eef0b93713beb26a6516">PIDR3</a></td></tr>
<tr class="memdesc:a831a9b4e2e07eef0b93713beb26a6516"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 3.  <br /></td></tr>
<tr class="separator:a831a9b4e2e07eef0b93713beb26a6516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4612a6387c5be0e56898bfa6b16902"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#abe4612a6387c5be0e56898bfa6b16902">PIDR4</a></td></tr>
<tr class="memdesc:abe4612a6387c5be0e56898bfa6b16902"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Peripheral Identification Register 4.  <br /></td></tr>
<tr class="separator:abe4612a6387c5be0e56898bfa6b16902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2add0abae68f27801299d6dd4bfcde66"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a2add0abae68f27801299d6dd4bfcde66">SWINC</a></td></tr>
<tr class="memdesc:a2add0abae68f27801299d6dd4bfcde66"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Software Increment Register.  <br /></td></tr>
<tr class="separator:a2add0abae68f27801299d6dd4bfcde66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPMU__Type.html#a1f2e763ceeeff8ff15c0bd3520b683e8">TYPE</a></td></tr>
<tr class="memdesc:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMU Type Register.  <br /></td></tr>
<tr class="separator:a1f2e763ceeeff8ff15c0bd3520b683e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure type to access the Performance Monitoring Unit (PMU). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a60a8296d51236329e79d1604080aa9c1" name="a60a8296d51236329e79d1604080aa9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a8296d51236329e79d1604080aa9c1">&#9670;&#160;</a></span>AUTHSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::AUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Authentication Status Register. </p>
<p>Offset: 0xFB8 (R/W) Authentication Status Register.</p>
<p>Offset: 0xFB8 (R/W) </p>

</div>
</div>
<a id="a61fea523ea0f4e9242101cb09fc6f6a8" name="a61fea523ea0f4e9242101cb09fc6f6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fea523ea0f4e9242101cb09fc6f6a8">&#9670;&#160;</a></span>CCFILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CCFILTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Cycle Counter Filter Register. </p>
<p>Offset: 0x47C (R/W) Cycle Counter Filter Register.</p>
<p>Offset: 0x47C (R/W) </p>

</div>
</div>
<a id="ada85996bd815d9eff9552794feec6d74" name="ada85996bd815d9eff9552794feec6d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada85996bd815d9eff9552794feec6d74">&#9670;&#160;</a></span>CCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Cycle Counter Register. </p>
<p>Offset: 0x7C (R/W) Cycle Counter Register.</p>
<p>Offset: 0x7C (R/W) </p>

</div>
</div>
<a id="a54117364a5e8d3af0cc45769bb9b11c7" name="a54117364a5e8d3af0cc45769bb9b11c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54117364a5e8d3af0cc45769bb9b11c7">&#9670;&#160;</a></span>CIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 0. </p>
<p>Offset: 0xFF0 (R/W) </p>

</div>
</div>
<a id="a0eded5a42f8b81a09df17ce0a9f90897" name="a0eded5a42f8b81a09df17ce0a9f90897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eded5a42f8b81a09df17ce0a9f90897">&#9670;&#160;</a></span>CIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 1. </p>
<p>Offset: 0xFF4 (R/W) </p>

</div>
</div>
<a id="a94fa4cd97b83324090d6e696f3568415" name="a94fa4cd97b83324090d6e696f3568415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fa4cd97b83324090d6e696f3568415">&#9670;&#160;</a></span>CIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 2. </p>
<p>Offset: 0xFF8 (R/W) </p>

</div>
</div>
<a id="aff7ed1b5979deb4fb0a536aa477c6830" name="aff7ed1b5979deb4fb0a536aa477c6830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7ed1b5979deb4fb0a536aa477c6830">&#9670;&#160;</a></span>CIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Component Identification Register 3. </p>
<p>Offset: 0xFFC (R/W) </p>

</div>
</div>
<a id="a3c24c882b1679390b1dd957dbd0f0bf6" name="a3c24c882b1679390b1dd957dbd0f0bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c24c882b1679390b1dd957dbd0f0bf6">&#9670;&#160;</a></span>CNTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CNTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Count Enable Clear Register. </p>
<p>Offset: 0xC20 (R/W) Count Enable Clear Register.</p>
<p>Offset: 0xC20 (R/W) </p>

</div>
</div>
<a id="a030ee86cd33b72a0c5e66fbaf418d1be" name="a030ee86cd33b72a0c5e66fbaf418d1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030ee86cd33b72a0c5e66fbaf418d1be">&#9670;&#160;</a></span>CNTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CNTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Count Enable Set Register. </p>
<p>Offset: 0xC00 (R/W) Count Enable Set Register.</p>
<p>Offset: 0xC00 (R/W) </p>

</div>
</div>
<a id="aba9bddd6b49c88e38f4bb79d32002c3c" name="aba9bddd6b49c88e38f4bb79d32002c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9bddd6b49c88e38f4bb79d32002c3c">&#9670;&#160;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Control Register. </p>
<p>Offset: 0xE04 (R/W) Control Register.</p>
<p>Offset: 0xE04 (R/W) </p>

</div>
</div>
<a id="a439c7a309f02c41a6581d0819e896fdc" name="a439c7a309f02c41a6581d0819e896fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439c7a309f02c41a6581d0819e896fdc">&#9670;&#160;</a></span>DEVARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::DEVARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Device Architecture Register. </p>
<p>Offset: 0xFBC (R/W) Device Architecture Register.</p>
<p>Offset: 0xFBC (R/W) </p>

</div>
</div>
<a id="aac8b7bca579afd4969d8bfffa61afbed" name="aac8b7bca579afd4969d8bfffa61afbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8b7bca579afd4969d8bfffa61afbed">&#9670;&#160;</a></span>DEVTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Device Type Register. </p>
<p>Offset: 0xFCC (R/W) Device Type Register.</p>
<p>Offset: 0xFCC (R/W) </p>

</div>
</div>
<a id="a285b0f016db518bb7666832db116d89f" name="a285b0f016db518bb7666832db116d89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285b0f016db518bb7666832db116d89f">&#9670;&#160;</a></span>EVCNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::EVCNTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Event Counter Registers. </p>
<p>Offset: 0x0 (R/W) Event Counter Registers.</p>
<p>Offset: 0x0 (R/W)</p>
<p>Two up to 31 event counters, see device specific <a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a> </p>

</div>
</div>
<a id="a26e42ed55178b2bfcd2ef0b38dd16105" name="a26e42ed55178b2bfcd2ef0b38dd16105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e42ed55178b2bfcd2ef0b38dd16105">&#9670;&#160;</a></span>EVTYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::EVTYPER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Event Type and Filter Registers. </p>
<p>Offset: 0x400 (R/W) Event Type and Filter Registers.</p>
<p>Offset: 0x400 (R/W)</p>
<p>Two up to 31 event counters, see device specific <a class="el" href="group__device__config.html#ga9d4c51d9ca3eae58635d1040a3fb5fd2">__PMU_NUM_EVENTCNT</a> </p>

</div>
</div>
<a id="aaff7d5f3246c641d1f503d74a5adb0ee" name="aaff7d5f3246c641d1f503d74a5adb0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff7d5f3246c641d1f503d74a5adb0ee">&#9670;&#160;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Interrupt Enable Clear Register. </p>
<p>Offset: 0xC60 (R/W) Interrupt Enable Clear Register.</p>
<p>Offset: 0xC60 (R/W) </p>

</div>
</div>
<a id="a3f5a5872105d9056145e9095bc1c63ac" name="a3f5a5872105d9056145e9095bc1c63ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5a5872105d9056145e9095bc1c63ac">&#9670;&#160;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Interrupt Enable Set Register. </p>
<p>Offset: 0xC40 (R/W) Interrupt Enable Set Register.</p>
<p>Offset: 0xC40 (R/W) </p>

</div>
</div>
<a id="a2acdf96dc7f60ad5a384d1f47e0bb8e0" name="a2acdf96dc7f60ad5a384d1f47e0bb8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2acdf96dc7f60ad5a384d1f47e0bb8e0">&#9670;&#160;</a></span>OVSCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::OVSCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Overflow Flag Status Clear Register. </p>
<p>Offset: 0xC80 (R/W) Overflow Flag Status Clear Register.</p>
<p>Offset: 0xC80 (R/W) </p>

</div>
</div>
<a id="a153e694a19f845e65a3d2abd4d64faa7" name="a153e694a19f845e65a3d2abd4d64faa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153e694a19f845e65a3d2abd4d64faa7">&#9670;&#160;</a></span>OVSSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::OVSSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Overflow Flag Status Set Register. </p>
<p>Offset: 0xCC0 (R/W) Overflow Flag Status Set Register.</p>
<p>Offset: 0xCC0 (R/W) </p>

</div>
</div>
<a id="afe7c3069b9a30d54e5e30166a2281bd7" name="afe7c3069b9a30d54e5e30166a2281bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7c3069b9a30d54e5e30166a2281bd7">&#9670;&#160;</a></span>PIDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 0. </p>
<p>Offset: 0xFE0 (R/W) </p>

</div>
</div>
<a id="a8a764266e9b41e7c100a9853889d94ab" name="a8a764266e9b41e7c100a9853889d94ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a764266e9b41e7c100a9853889d94ab">&#9670;&#160;</a></span>PIDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 1. </p>
<p>Offset: 0xFE4 (R/W) </p>

</div>
</div>
<a id="a2f7053542f392f435ad51930d0504622" name="a2f7053542f392f435ad51930d0504622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7053542f392f435ad51930d0504622">&#9670;&#160;</a></span>PIDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 2. </p>
<p>Offset: 0xFE8 (R/W) </p>

</div>
</div>
<a id="a831a9b4e2e07eef0b93713beb26a6516" name="a831a9b4e2e07eef0b93713beb26a6516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831a9b4e2e07eef0b93713beb26a6516">&#9670;&#160;</a></span>PIDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 3. </p>
<p>Offset: 0xFEC (R/W) </p>

</div>
</div>
<a id="abe4612a6387c5be0e56898bfa6b16902" name="abe4612a6387c5be0e56898bfa6b16902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4612a6387c5be0e56898bfa6b16902">&#9670;&#160;</a></span>PIDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::PIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Peripheral Identification Register 4. </p>
<p>Offset: 0xFD0 (R/W) </p>

</div>
</div>
<a id="a2add0abae68f27801299d6dd4bfcde66" name="a2add0abae68f27801299d6dd4bfcde66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2add0abae68f27801299d6dd4bfcde66">&#9670;&#160;</a></span>SWINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::SWINC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Software Increment Register. </p>
<p>Offset: 0xCA0 (R/W) Software Increment Register.</p>
<p>Offset: 0xCA0 (R/W) </p>

</div>
</div>
<a id="a1f2e763ceeeff8ff15c0bd3520b683e8" name="a1f2e763ceeeff8ff15c0bd3520b683e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2e763ceeeff8ff15c0bd3520b683e8">&#9670;&#160;</a></span>TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PMU_Type::TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMU Type Register. </p>
<p>Offset: 0xE00 (R/W) Type Register.</p>
<p>Offset: 0xE00 (R/W) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structPMU__Type.html">PMU_Type</a></li>
    <li class="footer">
      <script type="text/javascript">
        <!--
        writeFooter.call(this);
        //-->
      </script> 
    </li>
  </ul>
</div>
</body>
</html>
