// Seed: 2545527955
module module_0 (
    output wor id_0,
    input tri id_1,
    output wand id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    output wire id_17
);
  logic id_19;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9,
    input supply1 id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14
);
  always @(posedge -1'h0 == id_7 or posedge id_6) begin : LABEL_0
    disable id_16;
  end
  module_0 modCall_1 (
      id_3,
      id_11,
      id_14,
      id_3,
      id_9,
      id_4,
      id_2,
      id_14,
      id_1,
      id_12,
      id_14,
      id_7,
      id_7,
      id_12,
      id_8,
      id_14,
      id_4,
      id_3
  );
endmodule
