<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFixSGPRCopies.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFixSGPRCopies.cpp.html'>SIFixSGPRCopies.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIFixSGPRCopies.cpp - Remove potential VGPR =&gt; SGPR copies ---------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Copies from VGPR to SGPR registers are illegal and the register coalescer</i></td></tr>
<tr><th id="11">11</th><td><i>/// will sometimes generate these illegal copies in situations like this:</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>///  Register Class &lt;vsrc&gt; is the union of &lt;vgpr&gt; and &lt;sgpr&gt;</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// BB0:</i></td></tr>
<tr><th id="16">16</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="17">17</th><td><i>///   %1 &lt;vsrc&gt; = COPY %0 &lt;sgpr&gt;</i></td></tr>
<tr><th id="18">18</th><td><i>///    ...</i></td></tr>
<tr><th id="19">19</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="20">20</th><td><i>///  BB1:</i></td></tr>
<tr><th id="21">21</th><td><i>///    %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="22">22</th><td><i>///    %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="23">23</th><td><i>///  BB2:</i></td></tr>
<tr><th id="24">24</th><td><i>///    %4 &lt;vsrc&gt; = PHI %1 &lt;vsrc&gt;, &lt;%bb.0&gt;, %3 &lt;vrsc&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="25">25</th><td><i>///    %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;vsrc&gt;</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>///</i></td></tr>
<tr><th id="28">28</th><td><i>/// The coalescer will begin at BB0 and eliminate its copy, then the resulting</i></td></tr>
<tr><th id="29">29</th><td><i>/// code will look like this:</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>/// BB0:</i></td></tr>
<tr><th id="32">32</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="33">33</th><td><i>///    ...</i></td></tr>
<tr><th id="34">34</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="35">35</th><td><i>/// BB1:</i></td></tr>
<tr><th id="36">36</th><td><i>///   %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="37">37</th><td><i>///   %3 &lt;vsrc&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="38">38</th><td><i>/// BB2:</i></td></tr>
<tr><th id="39">39</th><td><i>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;vsrc&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="40">40</th><td><i>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</i></td></tr>
<tr><th id="41">41</th><td><i>///</i></td></tr>
<tr><th id="42">42</th><td><i>/// Now that the result of the PHI instruction is an SGPR, the register</i></td></tr>
<tr><th id="43">43</th><td><i>/// allocator is now forced to constrain the register class of %3 to</i></td></tr>
<tr><th id="44">44</th><td><i>/// &lt;sgpr&gt; so we end up with final code like this:</i></td></tr>
<tr><th id="45">45</th><td><i>///</i></td></tr>
<tr><th id="46">46</th><td><i>/// BB0:</i></td></tr>
<tr><th id="47">47</th><td><i>///   %0 &lt;sgpr&gt; = SCALAR_INST</i></td></tr>
<tr><th id="48">48</th><td><i>///    ...</i></td></tr>
<tr><th id="49">49</th><td><i>///    BRANCH %cond BB1, BB2</i></td></tr>
<tr><th id="50">50</th><td><i>/// BB1:</i></td></tr>
<tr><th id="51">51</th><td><i>///   %2 &lt;vgpr&gt; = VECTOR_INST</i></td></tr>
<tr><th id="52">52</th><td><i>///   %3 &lt;sgpr&gt; = COPY %2 &lt;vgpr&gt;</i></td></tr>
<tr><th id="53">53</th><td><i>/// BB2:</i></td></tr>
<tr><th id="54">54</th><td><i>///   %4 &lt;sgpr&gt; = PHI %0 &lt;sgpr&gt;, &lt;%bb.0&gt;, %3 &lt;sgpr&gt;, &lt;%bb.1&gt;</i></td></tr>
<tr><th id="55">55</th><td><i>///   %5 &lt;vgpr&gt; = VECTOR_INST %4 &lt;sgpr&gt;</i></td></tr>
<tr><th id="56">56</th><td><i>///</i></td></tr>
<tr><th id="57">57</th><td><i>/// Now this code contains an illegal copy from a VGPR to an SGPR.</i></td></tr>
<tr><th id="58">58</th><td><i>///</i></td></tr>
<tr><th id="59">59</th><td><i>/// In order to avoid this problem, this pass searches for PHI instructions</i></td></tr>
<tr><th id="60">60</th><td><i>/// which define a &lt;vsrc&gt; register and constrains its definition class to</i></td></tr>
<tr><th id="61">61</th><td><i>/// &lt;vgpr&gt; if the user of the PHI's definition register is a vector instruction.</i></td></tr>
<tr><th id="62">62</th><td><i>/// If the PHI's definition class is constrained to &lt;vgpr&gt; then the coalescer</i></td></tr>
<tr><th id="63">63</th><td><i>/// will be unable to perform the COPY removal from the above example  which</i></td></tr>
<tr><th id="64">64</th><td><i>/// ultimately led to the creation of an illegal COPY.</i></td></tr>
<tr><th id="65">65</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="90">90</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="91">91</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="92">92</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="93">93</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="94">94</th><td><u>#include <a href="../../../../../include/c++/7/list.html">&lt;list&gt;</a></u></td></tr>
<tr><th id="95">95</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="96">96</th><td><u>#include <a href="../../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="97">97</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-fix-sgpr-copies"</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableM0Merge" title='EnableM0Merge' data-type='cl::opt&lt;bool&gt;' data-ref="EnableM0Merge">EnableM0Merge</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="104">104</th><td>  <q>"amdgpu-enable-merge-m0"</q>,</td></tr>
<tr><th id="105">105</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Merge and hoist M0 initializations"</q>),</td></tr>
<tr><th id="106">106</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>namespace</b> {</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><b>public</b>:</td></tr>
<tr><th id="114">114</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID">ID</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" title='(anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies' data-type='void (anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies()' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev">SIFixSGPRCopies</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-use='a' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID">ID</a>) {}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIFixSGPRCopies11getPassNameEv" title='(anonymous namespace)::SIFixSGPRCopies::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIFixSGPRCopies::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SIFixSGPRCopies11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fix SGPR copies"</q>; }</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIFixSGPRCopies16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIFixSGPRCopies::getAnalysisUsage' data-type='void (anonymous namespace)::SIFixSGPRCopies::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SIFixSGPRCopies16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="123">123</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="124">124</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="125">125</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>};</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIFixSGPRCopiesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIFixSGPRCopies, DEBUG_TYPE,</td></tr>
<tr><th id="133">133</th><td>                     <q>"SI Fix SGPR copies"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="134">134</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="135">135</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Fix SGPR copies&quot;, &quot;si-fix-sgpr-copies&quot;, &amp;SIFixSGPRCopies::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIFixSGPRCopies&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIFixSGPRCopiesPassFlag; void llvm::initializeSIFixSGPRCopiesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIFixSGPRCopiesPassFlag, initializeSIFixSGPRCopiesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</a>, <a class="macro" href="#101" title="&quot;si-fix-sgpr-copies&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="136">136</th><td>                     <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fix SGPR copies"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-type='char' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIFixSGPRCopiesID" title='llvm::SIFixSGPRCopiesID' data-ref="llvm::SIFixSGPRCopiesID">SIFixSGPRCopiesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</a>::<a class="tu ref" href="#(anonymousnamespace)::SIFixSGPRCopies::ID" title='(anonymous namespace)::SIFixSGPRCopies::ID' data-ref="(anonymousnamespace)::SIFixSGPRCopies::ID">ID</a>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createSIFixSGPRCopiesPassEv" title='llvm::createSIFixSGPRCopiesPass' data-ref="_ZN4llvm25createSIFixSGPRCopiesPassEv">createSIFixSGPRCopiesPass</dfn>() {</td></tr>
<tr><th id="143">143</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev" title='(anonymous namespace)::SIFixSGPRCopies::SIFixSGPRCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev">(</a>);</td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15hasVGPROperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='hasVGPROperands' data-type='bool hasVGPROperands(const llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI)' data-ref="_ZL15hasVGPROperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">hasVGPROperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>, <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col4 decl" id="4TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="4TRI">TRI</dfn>) {</td></tr>
<tr><th id="147">147</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="5MRI">MRI</dfn> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="148">148</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6i" title='i' data-type='unsigned int' data-ref="6i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="7e" title='e' data-type='unsigned int' data-ref="7e">e</dfn> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> != <a class="local col7 ref" href="#7e" title='e' data-ref="7e">e</a>; ++<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>) {</td></tr>
<tr><th id="149">149</th><td>    <b>if</b> (!<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="150">150</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="151">151</th><td>      <b>continue</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <b>if</b> (<a class="local col4 ref" href="#4TRI" title='TRI' data-ref="4TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="154">154</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="160">160</th><td><dfn class="tu decl def" id="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-type='std::pair&lt;const TargetRegisterClass *, const TargetRegisterClass *&gt; getCopyRegClasses(const llvm::MachineInstr &amp; Copy, const llvm::SIRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8Copy" title='Copy' data-type='const llvm::MachineInstr &amp;' data-ref="8Copy">Copy</dfn>,</td></tr>
<tr><th id="161">161</th><td>                  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="9TRI">TRI</dfn>,</td></tr>
<tr><th id="162">162</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="10MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="10MRI">MRI</dfn>) {</td></tr>
<tr><th id="163">163</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="11DstReg" title='DstReg' data-type='unsigned int' data-ref="11DstReg">DstReg</dfn> = <a class="local col8 ref" href="#8Copy" title='Copy' data-ref="8Copy">Copy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="164">164</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12SrcReg" title='SrcReg' data-type='unsigned int' data-ref="12SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#8Copy" title='Copy' data-ref="8Copy">Copy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="13SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="13SrcRC">SrcRC</dfn> =</td></tr>
<tr><th id="167">167</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#12SrcReg" title='SrcReg' data-ref="12SrcReg">SrcReg</a>) ?</td></tr>
<tr><th id="168">168</th><td>    <a class="local col0 ref" href="#10MRI" title='MRI' data-ref="10MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#12SrcReg" title='SrcReg' data-ref="12SrcReg">SrcReg</a>) :</td></tr>
<tr><th id="169">169</th><td>    <a class="local col9 ref" href="#9TRI" title='TRI' data-ref="9TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col2 ref" href="#12SrcReg" title='SrcReg' data-ref="12SrcReg">SrcReg</a>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// We don't really care about the subregister here.</i></td></tr>
<tr><th id="172">172</th><td><i>  // SrcRC = TRI.getSubRegClass(SrcRC, Copy.getOperand(1).getSubReg());</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="14DstRC">DstRC</dfn> =</td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#11DstReg" title='DstReg' data-ref="11DstReg">DstReg</a>) ?</td></tr>
<tr><th id="176">176</th><td>    <a class="local col0 ref" href="#10MRI" title='MRI' data-ref="10MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#11DstReg" title='DstReg' data-ref="11DstReg">DstReg</a>) :</td></tr>
<tr><th id="177">177</th><td>    <a class="local col9 ref" href="#9TRI" title='TRI' data-ref="9TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col1 ref" href="#11DstReg" title='DstReg' data-ref="11DstReg">DstReg</a>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#13SrcRC" title='SrcRC' data-ref="13SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col4 ref" href="#14DstRC" title='DstRC' data-ref="14DstRC">DstRC</a></span>);</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isVGPRToSGPRCopy' data-type='bool isVGPRToSGPRCopy(const llvm::TargetRegisterClass * SrcRC, const llvm::TargetRegisterClass * DstRC, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isVGPRToSGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="15SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="15SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="183">183</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="16DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="16DstRC">DstRC</dfn>,</td></tr>
<tr><th id="184">184</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="17TRI">TRI</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> SrcRC != &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span> &amp;&amp; TRI.isSGPRClass(DstRC) &amp;&amp;</td></tr>
<tr><th id="186">186</th><td>         TRI.hasVGPRs(SrcRC);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-type='bool isSGPRToVGPRCopy(const llvm::TargetRegisterClass * SrcRC, const llvm::TargetRegisterClass * DstRC, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="18SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="18SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="190">190</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="19DstRC">DstRC</dfn>,</td></tr>
<tr><th id="191">191</th><td>                             <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col0 decl" id="20TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="20TRI">TRI</dfn>) {</td></tr>
<tr><th id="192">192</th><td>  <b>return</b> DstRC != &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_1RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_1RegClass</span> &amp;&amp; TRI.isSGPRClass(SrcRC) &amp;&amp;</td></tr>
<tr><th id="193">193</th><td>         TRI.hasVGPRs(DstRC);</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-type='bool tryChangeVGPRtoSGPRinCopy(llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI, const llvm::SIInstrInfo * TII)' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col2 decl" id="22TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="22TRI">TRI</dfn>,</td></tr>
<tr><th id="198">198</th><td>                                      <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="23TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="23TII">TII</dfn>) {</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="24MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="24MRI">MRI</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="200">200</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="25Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="25Src">Src</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26DstReg" title='DstReg' data-type='unsigned int' data-ref="26DstReg">DstReg</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27SrcReg" title='SrcReg' data-type='unsigned int' data-ref="27SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#25Src" title='Src' data-ref="25Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#27SrcReg" title='SrcReg' data-ref="27SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="204">204</th><td>      !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#26DstReg" title='DstReg' data-ref="26DstReg">DstReg</a>))</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="28MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="28MO">MO</dfn> : <a class="local col4 ref" href="#24MRI" title='MRI' data-ref="24MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj">reg_nodbg_operands</a>(<a class="local col6 ref" href="#26DstReg" title='DstReg' data-ref="26DstReg">DstReg</a>)) {</td></tr>
<tr><th id="208">208</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="29UseMI" title='UseMI' data-type='const llvm::MachineInstr *' data-ref="29UseMI">UseMI</dfn> = <a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="local col9 ref" href="#29UseMI" title='UseMI' data-ref="29UseMI">UseMI</a> == &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>)</td></tr>
<tr><th id="210">210</th><td>      <b>continue</b>;</td></tr>
<tr><th id="211">211</th><td>    <b>if</b> (<a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col9 ref" href="#29UseMI" title='UseMI' data-ref="29UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() ||</td></tr>
<tr><th id="212">212</th><td>        <a class="local col9 ref" href="#29UseMI" title='UseMI' data-ref="29UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() &lt;= <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#581" title='llvm::TargetOpcode::GENERIC_OP_END' data-ref="llvm::TargetOpcode::GENERIC_OP_END">GENERIC_OP_END</a> ||</td></tr>
<tr><th id="213">213</th><td>        !<a class="local col3 ref" href="#23TII" title='TII' data-ref="23TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col9 ref" href="#29UseMI" title='UseMI' data-ref="29UseMI">UseMI</a>, <a class="local col9 ref" href="#29UseMI" title='UseMI' data-ref="29UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>), &amp;<a class="local col5 ref" href="#25Src" title='Src' data-ref="25Src">Src</a>))</td></tr>
<tr><th id="214">214</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td>  <i>// Change VGPR to SGPR destination.</i></td></tr>
<tr><th id="217">217</th><td>  <a class="local col4 ref" href="#24MRI" title='MRI' data-ref="24MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col6 ref" href="#26DstReg" title='DstReg' data-ref="26DstReg">DstReg</a>, <a class="local col2 ref" href="#22TRI" title='TRI' data-ref="22TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</a>(<a class="local col4 ref" href="#24MRI" title='MRI' data-ref="24MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#26DstReg" title='DstReg' data-ref="26DstReg">DstReg</a>)));</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// Distribute an SGPR-&gt;VGPR copy of a REG_SEQUENCE into a VGPR REG_SEQUENCE.</i></td></tr>
<tr><th id="222">222</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="223">223</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// SGPRx = ...</i></td></tr>
<tr><th id="224">224</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// SGPRy = REG_SEQUENCE SGPRx, sub0 ...</i></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRz = COPY SGPRy</i></td></tr>
<tr><th id="226">226</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="227">227</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// ==&gt;</i></td></tr>
<tr><th id="228">228</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRx = COPY SGPRx</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// VGPRz = REG_SEQUENCE VGPRx, sub0</i></td></tr>
<tr><th id="231">231</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">//</i></td></tr>
<tr><th id="232">232</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// This exposes immediate folding opportunities when materializing 64-bit</i></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">// immediates.</i></td></tr>
<tr><th id="234">234</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" title='foldVGPRCopyIntoRegSequence' data-type='bool foldVGPRCopyIntoRegSequence(llvm::MachineInstr &amp; MI, const llvm::SIRegisterInfo * TRI, const llvm::SIInstrInfo * TII, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">foldVGPRCopyIntoRegSequence</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                        <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="31TRI">TRI</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                        <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="32TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="32TII">TII</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="33MRI">MRI</dfn>) {</td></tr>
<tr><th id="238">238</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isRegSequence()) ? void (0) : __assert_fail (&quot;MI.isRegSequence()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp&quot;, 238, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>());</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34DstReg" title='DstReg' data-type='unsigned int' data-ref="34DstReg">DstReg</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (!<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a>)))</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a>))</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35CopyUse" title='CopyUse' data-type='llvm::MachineInstr &amp;' data-ref="35CopyUse">CopyUse</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a>);</td></tr>
<tr><th id="248">248</th><td>  <b>if</b> (!<a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// It is illegal to have vreg inputs to a physreg defining reg_sequence.</i></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="36SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="36SrcRC">SrcRC</dfn>, *<dfn class="local col7 decl" id="37DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="37DstRC">DstRC</dfn>;</td></tr>
<tr><th id="256">256</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col6 ref" href="#36SrcRC" title='SrcRC' data-ref="36SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col7 ref" href="#37DstRC" title='DstRC' data-ref="37DstRC">DstRC</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-use='c' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</a>(<a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>, *<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>, <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-use='c' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</a>(<a class="local col6 ref" href="#36SrcRC" title='SrcRC' data-ref="36SrcRC">SrcRC</a>, <a class="local col7 ref" href="#37DstRC" title='DstRC' data-ref="37DstRC">DstRC</a>, *<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>))</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-use='c' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</a>(<span class='refarg'><a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a></span>, <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>, <a class="local col2 ref" href="#32TII" title='TII' data-ref="32TII">TII</a>))</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i>// TODO: Could have multiple extracts?</i></td></tr>
<tr><th id="265">265</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38SubReg" title='SubReg' data-type='unsigned int' data-ref="38SubReg">SubReg</dfn> = <a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (SubReg != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a>, <a class="local col7 ref" href="#37DstRC" title='DstRC' data-ref="37DstRC">DstRC</a>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// SGPRx = ...</i></td></tr>
<tr><th id="272">272</th><td><i>  // SGPRy = REG_SEQUENCE SGPRx, sub0 ...</i></td></tr>
<tr><th id="273">273</th><td><i>  // VGPRz = COPY SGPRy</i></td></tr>
<tr><th id="274">274</th><td><i></i></td></tr>
<tr><th id="275">275</th><td><i>  // =&gt;</i></td></tr>
<tr><th id="276">276</th><td><i>  // VGPRx = COPY SGPRx</i></td></tr>
<tr><th id="277">277</th><td><i>  // VGPRz = REG_SEQUENCE VGPRx, sub0</i></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="39I" title='I' data-type='unsigned int' data-ref="39I">I</dfn> = <var>1</var>, <dfn class="local col0 decl" id="40N" title='N' data-type='unsigned int' data-ref="40N">N</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a> != <a class="local col0 ref" href="#40N" title='N' data-ref="40N">N</a>; <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="282">282</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41SrcReg" title='SrcReg' data-type='unsigned int' data-ref="41SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="283">283</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="42SrcSubReg">SrcSubReg</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="43SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="43SrcRC">SrcRC</dfn> = <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg">SrcReg</a>);</td></tr>
<tr><th id="286">286</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI-&gt;isSGPRClass(SrcRC) &amp;&amp; &quot;Expected SGPR REG_SEQUENCE to only have SGPR inputs&quot;) ? void (0) : __assert_fail (&quot;TRI-&gt;isSGPRClass(SrcRC) &amp;&amp; \&quot;Expected SGPR REG_SEQUENCE to only have SGPR inputs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp&quot;, 287, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col3 ref" href="#43SrcRC" title='SrcRC' data-ref="43SrcRC">SrcRC</a>) &amp;&amp;</td></tr>
<tr><th id="287">287</th><td>           <q>"Expected SGPR REG_SEQUENCE to only have SGPR inputs"</q>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    <a class="local col3 ref" href="#43SrcRC" title='SrcRC' data-ref="43SrcRC">SrcRC</a> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col3 ref" href="#43SrcRC" title='SrcRC' data-ref="43SrcRC">SrcRC</a>, <a class="local col2 ref" href="#42SrcSubReg" title='SrcSubReg' data-ref="42SrcSubReg">SrcSubReg</a>);</td></tr>
<tr><th id="290">290</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="44NewSrcRC" title='NewSrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="44NewSrcRC">NewSrcRC</dfn> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</a>(<a class="local col3 ref" href="#43SrcRC" title='SrcRC' data-ref="43SrcRC">SrcRC</a>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45TmpReg" title='TmpReg' data-type='unsigned int' data-ref="45TmpReg">TmpReg</dfn> = <a class="local col3 ref" href="#33MRI" title='MRI' data-ref="33MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#44NewSrcRC" title='NewSrcRC' data-ref="44NewSrcRC">NewSrcRC</a>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    BuildMI(*MI.getParent(), &amp;MI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY),</td></tr>
<tr><th id="295">295</th><td>            TmpReg)</td></tr>
<tr><th id="296">296</th><td>        .add(MI.getOperand(I));</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#45TmpReg" title='TmpReg' data-ref="45TmpReg">TmpReg</a>);</td></tr>
<tr><th id="299">299</th><td>  }</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="local col5 ref" href="#35CopyUse" title='CopyUse' data-ref="35CopyUse">CopyUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18phiHasVGPROperandsRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='phiHasVGPROperands' data-type='bool phiHasVGPROperands(const llvm::MachineInstr &amp; PHI, const llvm::MachineRegisterInfo &amp; MRI, const llvm::SIRegisterInfo * TRI, const llvm::SIInstrInfo * TII)' data-ref="_ZL18phiHasVGPROperandsRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">phiHasVGPROperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46PHI" title='PHI' data-type='const llvm::MachineInstr &amp;' data-ref="46PHI">PHI</dfn>,</td></tr>
<tr><th id="306">306</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="47MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="47MRI">MRI</dfn>,</td></tr>
<tr><th id="307">307</th><td>                               <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col8 decl" id="48TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="48TRI">TRI</dfn>,</td></tr>
<tr><th id="308">308</th><td>                               <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="49TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="49TII">TII</dfn>) {</td></tr>
<tr><th id="309">309</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="50i" title='i' data-type='unsigned int' data-ref="50i">i</dfn> = <var>1</var>; <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a> &lt; <a class="local col6 ref" href="#46PHI" title='PHI' data-ref="46PHI">PHI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="310">310</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51Reg" title='Reg' data-type='unsigned int' data-ref="51Reg">Reg</dfn> = <a class="local col6 ref" href="#46PHI" title='PHI' data-ref="46PHI">PHI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="311">311</th><td>    <b>if</b> (<a class="local col8 ref" href="#48TRI" title='TRI' data-ref="48TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col7 ref" href="#47MRI" title='MRI' data-ref="47MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#51Reg" title='Reg' data-ref="51Reg">Reg</a>)))</td></tr>
<tr><th id="312">312</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14phiHasBreakDefRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_8SmallSetIjLj8ESt4lessIjEEE" title='phiHasBreakDef' data-type='bool phiHasBreakDef(const llvm::MachineInstr &amp; PHI, const llvm::MachineRegisterInfo &amp; MRI, SmallSet&lt;unsigned int, 8&gt; &amp; Visited)' data-ref="_ZL14phiHasBreakDefRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_8SmallSetIjLj8ESt4lessIjEEE">phiHasBreakDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52PHI" title='PHI' data-type='const llvm::MachineInstr &amp;' data-ref="52PHI">PHI</dfn>,</td></tr>
<tr><th id="318">318</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="53MRI">MRI</dfn>,</td></tr>
<tr><th id="319">319</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col4 decl" id="54Visited" title='Visited' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="54Visited">Visited</dfn>) {</td></tr>
<tr><th id="320">320</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="55i" title='i' data-type='unsigned int' data-ref="55i">i</dfn> = <var>1</var>; <a class="local col5 ref" href="#55i" title='i' data-ref="55i">i</a> &lt; <a class="local col2 ref" href="#52PHI" title='PHI' data-ref="52PHI">PHI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#55i" title='i' data-ref="55i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="321">321</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='unsigned int' data-ref="56Reg">Reg</dfn> = <a class="local col2 ref" href="#52PHI" title='PHI' data-ref="52PHI">PHI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55i" title='i' data-ref="55i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (<a class="local col4 ref" href="#54Visited" title='Visited' data-ref="54Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>))</td></tr>
<tr><th id="323">323</th><td>      <b>continue</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>    <a class="local col4 ref" href="#54Visited" title='Visited' data-ref="54Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57DefInstr" title='DefInstr' data-type='llvm::MachineInstr *' data-ref="57DefInstr">DefInstr</dfn> = <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>);</td></tr>
<tr><th id="328">328</th><td>    <b>switch</b> (DefInstr-&gt;getOpcode()) {</td></tr>
<tr><th id="329">329</th><td>    <b>default</b>:</td></tr>
<tr><th id="330">330</th><td>      <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_IF_BREAK&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_IF_BREAK</span>:</td></tr>
<tr><th id="332">332</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="333">333</th><td>    <b>case</b> <span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean simply &apos;PHI&apos;?">AMDGPU</span>::<span class='error' title="value of type &apos;const llvm::MachineInstr&apos; is not implicitly convertible to &apos;unsigned int&apos;">PHI</span>:</td></tr>
<tr><th id="334">334</th><td>      <b>if</b> (phiHasBreakDef(*DefInstr, MRI, Visited))</td></tr>
<tr><th id="335">335</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="336">336</th><td>    }</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="339">339</th><td>}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL29hasTerminatorThatModifiesExecRKN4llvm17MachineBasicBlockERKNS_18TargetRegisterInfoE" title='hasTerminatorThatModifiesExec' data-type='bool hasTerminatorThatModifiesExec(const llvm::MachineBasicBlock &amp; MBB, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL29hasTerminatorThatModifiesExecRKN4llvm17MachineBasicBlockERKNS_18TargetRegisterInfoE">hasTerminatorThatModifiesExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="58MBB">MBB</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="59TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="59TRI">TRI</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="60I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="60I">I</dfn> = <a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(),</td></tr>
<tr><th id="344">344</th><td>       <dfn class="local col1 decl" id="61E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="61E">E</dfn> = <a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#61E" title='E' data-ref="61E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#60I" title='I' data-ref="60I">I</a>) {</td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (I-&gt;modifiesRegister(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>, &amp;TRI))</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" title='isSafeToFoldImmIntoCopy' data-type='bool isSafeToFoldImmIntoCopy(const llvm::MachineInstr * Copy, const llvm::MachineInstr * MoveImm, const llvm::SIInstrInfo * TII, unsigned int &amp; SMovOp, int64_t &amp; Imm)' data-ref="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl">isSafeToFoldImmIntoCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62Copy" title='Copy' data-type='const llvm::MachineInstr *' data-ref="62Copy">Copy</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MoveImm" title='MoveImm' data-type='const llvm::MachineInstr *' data-ref="63MoveImm">MoveImm</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                    <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="64TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="64TII">TII</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col5 decl" id="65SMovOp" title='SMovOp' data-type='unsigned int &amp;' data-ref="65SMovOp">SMovOp</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="66Imm" title='Imm' data-type='int64_t &amp;' data-ref="66Imm">Imm</dfn>) {</td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Copy" title='Copy' data-ref="62Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>)</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (!<a class="local col3 ref" href="#63MoveImm" title='MoveImm' data-ref="63MoveImm">MoveImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="67ImmOp" title='ImmOp' data-type='const llvm::MachineOperand *' data-ref="67ImmOp">ImmOp</dfn> =</td></tr>
<tr><th id="363">363</th><td>      TII-&gt;getNamedOperand(*MoveImm, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (!<a class="local col7 ref" href="#67ImmOp" title='ImmOp' data-ref="67ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// FIXME: Handle copies with sub-regs.</i></td></tr>
<tr><th id="368">368</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Copy" title='Copy' data-ref="62Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <b>switch</b> (<a class="local col3 ref" href="#63MoveImm" title='MoveImm' data-ref="63MoveImm">MoveImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="372">372</th><td>  <b>default</b>:</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>:</td></tr>
<tr><th id="375">375</th><td>    SMovOp = AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>;</td></tr>
<tr><th id="376">376</th><td>    <b>break</b>;</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MOV_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B64_PSEUDO</span>:</td></tr>
<tr><th id="378">378</th><td>    SMovOp = AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64</span>;</td></tr>
<tr><th id="379">379</th><td>    <b>break</b>;</td></tr>
<tr><th id="380">380</th><td>  }</td></tr>
<tr><th id="381">381</th><td>  <a class="local col6 ref" href="#66Imm" title='Imm' data-ref="66Imm">Imm</a> = <a class="local col7 ref" href="#67ImmOp" title='ImmOp' data-ref="67ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="382">382</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><b>template</b> &lt;<b>class</b> UnaryPredicate&gt;</td></tr>
<tr><th id="386">386</th><td><em>bool</em> <dfn class="decl def" id="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" title='searchPredecessors' data-ref="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_">searchPredecessors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="68MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="68MBB">MBB</dfn>,</td></tr>
<tr><th id="387">387</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="69CutOff" title='CutOff' data-type='const llvm::MachineBasicBlock *' data-ref="69CutOff">CutOff</dfn>,</td></tr>
<tr><th id="388">388</th><td>                        UnaryPredicate <dfn class="local col0 decl" id="70Predicate" title='Predicate' data-type='UnaryPredicate' data-ref="70Predicate">Predicate</dfn>) {</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a> == <a class="local col9 ref" href="#69CutOff" title='CutOff' data-ref="69CutOff">CutOff</a>)</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;const llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col1 decl" id="71Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt;' data-ref="71Visited">Visited</dfn>;</td></tr>
<tr><th id="393">393</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="local col2 decl" id="72Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="72Worklist">Worklist</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="394">394</th><td>                                               <a class="local col8 ref" href="#68MBB" title='MBB' data-ref="68MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>while</b> (!<a class="local col2 ref" href="#72Worklist" title='Worklist' data-ref="72Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="397">397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="73MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="73MBB">MBB</dfn> = <a class="local col2 ref" href="#72Worklist" title='Worklist' data-ref="72Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (!<a class="local col1 ref" href="#71Visited" title='Visited' data-ref="71Visited">Visited</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;const llvm::MachineBasicBlock *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineBasicBlock *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="400">400</th><td>      <b>continue</b>;</td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a> == <a class="local col9 ref" href="#69CutOff" title='CutOff' data-ref="69CutOff">CutOff</a>)</td></tr>
<tr><th id="402">402</th><td>      <b>continue</b>;</td></tr>
<tr><th id="403">403</th><td>    <b>if</b> (<a class="local col0 ref" href="#70Predicate" title='Predicate' data-ref="70Predicate">Predicate</a>(<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>))</td></tr>
<tr><th id="404">404</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>    <a class="local col2 ref" href="#72Worklist" title='Worklist' data-ref="72Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="410">410</th><td>}</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL27predsHasDivergentTerminatorPN4llvm17MachineBasicBlockEPKNS_18TargetRegisterInfoE" title='predsHasDivergentTerminator' data-type='bool predsHasDivergentTerminator(llvm::MachineBasicBlock * MBB, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL27predsHasDivergentTerminatorPN4llvm17MachineBasicBlockEPKNS_18TargetRegisterInfoE">predsHasDivergentTerminator</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="74MBB">MBB</dfn>,</td></tr>
<tr><th id="413">413</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="75TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="75TRI">TRI</dfn>) {</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <a class="tu ref" href="#_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" title='searchPredecessors' data-use='c' data-ref="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_">searchPredecessors</a>(<a class="local col4 ref" href="#74MBB" title='MBB' data-ref="74MBB">MBB</a>, <b>nullptr</b>, [TRI](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="76MBB">MBB</dfn>) {</td></tr>
<tr><th id="415">415</th><td>           <b>return</b> <a class="tu ref" href="#_ZL29hasTerminatorThatModifiesExecRKN4llvm17MachineBasicBlockERKNS_18TargetRegisterInfoE" title='hasTerminatorThatModifiesExec' data-use='c' data-ref="_ZL29hasTerminatorThatModifiesExecRKN4llvm17MachineBasicBlockERKNS_18TargetRegisterInfoE">hasTerminatorThatModifiesExec</a>(*<a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB">MBB</a>, *<a class="local col5 ref" href="#75TRI" title='TRI' data-ref="75TRI">TRI</a>); });</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// Checks if there is potential path From instruction To instruction.</i></td></tr>
<tr><th id="419">419</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// If CutOff is specified and it sits in between of that path we ignore</i></td></tr>
<tr><th id="420">420</th><td><i  data-doc="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">// a higher portion of the path and report it is not reachable.</i></td></tr>
<tr><th id="421">421</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-type='bool isReachable(const llvm::MachineInstr * From, const llvm::MachineInstr * To, const llvm::MachineBasicBlock * CutOff, llvm::MachineDominatorTree &amp; MDT)' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="77From" title='From' data-type='const llvm::MachineInstr *' data-ref="77From">From</dfn>,</td></tr>
<tr><th id="422">422</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78To" title='To' data-type='const llvm::MachineInstr *' data-ref="78To">To</dfn>,</td></tr>
<tr><th id="423">423</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="79CutOff" title='CutOff' data-type='const llvm::MachineBasicBlock *' data-ref="79CutOff">CutOff</dfn>,</td></tr>
<tr><th id="424">424</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col0 decl" id="80MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="80MDT">MDT</dfn>) {</td></tr>
<tr><th id="425">425</th><td>  <i>// If either From block dominates To block or instructions are in the same</i></td></tr>
<tr><th id="426">426</th><td><i>  // block and From is higher.</i></td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (<a class="local col0 ref" href="#80MDT" title='MDT' data-ref="80MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col7 ref" href="#77From" title='From' data-ref="77From">From</a>, <a class="local col8 ref" href="#78To" title='To' data-ref="78To">To</a>))</td></tr>
<tr><th id="428">428</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="81MBBFrom" title='MBBFrom' data-type='const llvm::MachineBasicBlock *' data-ref="81MBBFrom">MBBFrom</dfn> = <a class="local col7 ref" href="#77From" title='From' data-ref="77From">From</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="82MBBTo" title='MBBTo' data-type='const llvm::MachineBasicBlock *' data-ref="82MBBTo">MBBTo</dfn> = <a class="local col8 ref" href="#78To" title='To' data-ref="78To">To</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (<a class="local col1 ref" href="#81MBBFrom" title='MBBFrom' data-ref="81MBBFrom">MBBFrom</a> == <a class="local col2 ref" href="#82MBBTo" title='MBBTo' data-ref="82MBBTo">MBBTo</a>)</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// Instructions are in different blocks, do predecessor search.</i></td></tr>
<tr><th id="436">436</th><td><i>  // We should almost never get here since we do not usually produce M0 stores</i></td></tr>
<tr><th id="437">437</th><td><i>  // other than -1.</i></td></tr>
<tr><th id="438">438</th><td>  <b>return</b> <a class="tu ref" href="#_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_" title='searchPredecessors' data-use='c' data-ref="_Z18searchPredecessorsPKN4llvm17MachineBasicBlockES2_T_">searchPredecessors</a>(<a class="local col2 ref" href="#82MBBTo" title='MBBTo' data-ref="82MBBTo">MBBTo</a>, <a class="local col9 ref" href="#79CutOff" title='CutOff' data-ref="79CutOff">CutOff</a>, [MBBFrom]</td></tr>
<tr><th id="439">439</th><td>           (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="83MBB">MBB</dfn>) { <b>return</b> <a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a> == <a class="local col1 ref" href="#81MBBFrom" title='MBBFrom' data-ref="81MBBFrom">MBBFrom</a>; });</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE">// Hoist and merge identical SGPR initializations into a common predecessor.</i></td></tr>
<tr><th id="443">443</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE">// This is intended to combine M0 initializations, but can work with any</i></td></tr>
<tr><th id="444">444</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE">// SGPR. A VGPR cannot be processed since we cannot guarantee vector</i></td></tr>
<tr><th id="445">445</th><td><i  data-doc="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE">// executioon.</i></td></tr>
<tr><th id="446">446</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE" title='hoistAndMergeSGPRInits' data-type='bool hoistAndMergeSGPRInits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI, llvm::MachineDominatorTree &amp; MDT)' data-ref="_ZL22hoistAndMergeSGPRInitsjRKN4llvm19MachineRegisterInfoERNS_20MachineDominatorTreeE">hoistAndMergeSGPRInits</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='unsigned int' data-ref="84Reg">Reg</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="85MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="85MRI">MRI</dfn>,</td></tr>
<tr><th id="448">448</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col6 decl" id="86MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="86MDT">MDT</dfn>) {</td></tr>
<tr><th id="449">449</th><td>  <i>// List of inits by immediate value.</i></td></tr>
<tr><th id="450">450</th><td>  <b>using</b> <dfn class="local col7 typedef" id="87InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="87InitListMap">InitListMap</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_list.h.html#std::__cxx11::list" title='std::__cxx11::list' data-ref="std::__cxx11::list">list</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;;</td></tr>
<tr><th id="451">451</th><td>  <a class="local col7 typedef" href="#87InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="87InitListMap">InitListMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col8 decl" id="88Inits" title='Inits' data-type='InitListMap' data-ref="88Inits">Inits</dfn>;</td></tr>
<tr><th id="452">452</th><td>  <i>// List of clobbering instructions.</i></td></tr>
<tr><th id="453">453</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="89Clobbers" title='Clobbers' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="89Clobbers">Clobbers</dfn>;</td></tr>
<tr><th id="454">454</th><td>  <em>bool</em> <dfn class="local col0 decl" id="90Changed" title='Changed' data-type='bool' data-ref="90Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn> : <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>)) {</td></tr>
<tr><th id="457">457</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="92Imm" title='Imm' data-type='llvm::MachineOperand *' data-ref="92Imm">Imm</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="458">458</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="93MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="93MO">MO</dfn>: <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="459">459</th><td>      <b>if</b> ((<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; ((<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>) || !<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())) ||</td></tr>
<tr><th id="460">460</th><td>          (!<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) || (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col2 ref" href="#92Imm" title='Imm' data-ref="92Imm">Imm</a>)) {</td></tr>
<tr><th id="461">461</th><td>        <a class="local col2 ref" href="#92Imm" title='Imm' data-ref="92Imm">Imm</a> = <b>nullptr</b>;</td></tr>
<tr><th id="462">462</th><td>        <b>break</b>;</td></tr>
<tr><th id="463">463</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="464">464</th><td>        <a class="local col2 ref" href="#92Imm" title='Imm' data-ref="92Imm">Imm</a> = &amp;<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>;</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Imm" title='Imm' data-ref="92Imm">Imm</a>)</td></tr>
<tr><th id="467">467</th><td>      <a class="local col8 ref" href="#88Inits" title='Inits' data-ref="88Inits">Inits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<a class="local col2 ref" href="#92Imm" title='Imm' data-ref="92Imm">Imm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list10push_frontEOT_" title='std::__cxx11::list::push_front' data-ref="_ZNSt7__cxx114list10push_frontEOT_">push_front</a>(&amp;<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>);</td></tr>
<tr><th id="468">468</th><td>    <b>else</b></td></tr>
<tr><th id="469">469</th><td>      <a class="local col9 ref" href="#89Clobbers" title='Clobbers' data-ref="89Clobbers">Clobbers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI">MI</a>);</td></tr>
<tr><th id="470">470</th><td>  }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="94Init" title='Init' data-type='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &amp;' data-ref="94Init">Init</dfn> : <a class="local col8 ref" href="#88Inits" title='Inits' data-ref="88Inits">Inits</a>) {</td></tr>
<tr><th id="473">473</th><td>    <em>auto</em> &amp;<dfn class="local col5 decl" id="95Defs" title='Defs' data-type='std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &amp;' data-ref="95Defs">Defs</dfn> = <a class="local col4 ref" href="#94Init" title='Init' data-ref="94Init">Init</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="96I1" title='I1' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="96I1">I1</dfn> = <a class="local col5 ref" href="#95Defs" title='Defs' data-ref="95Defs">Defs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5beginEv" title='std::__cxx11::list::begin' data-ref="_ZNSt7__cxx114list5beginEv">begin</a>(), <dfn class="local col7 decl" id="97E" title='E' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="97E">E</dfn> = <a class="local col5 ref" href="#95Defs" title='Defs' data-ref="95Defs">Defs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list3endEv" title='std::__cxx11::list::end' data-ref="_ZNSt7__cxx114list3endEv">end</a>(); <a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col7 ref" href="#97E" title='E' data-ref="97E">E</a>; ) {</td></tr>
<tr><th id="476">476</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="98MI1" title='MI1' data-type='llvm::MachineInstr *' data-ref="98MI1">MI1</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="99I2" title='I2' data-type='std::_List_iterator&lt;llvm::MachineInstr *&gt;' data-ref="99I2">I2</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_list.h.html#128" title='std::_List_iterator&lt;llvm::MachineInstr *&gt;::_List_iterator' data-ref="_ZNSt14_List_iteratorIPN4llvm12MachineInstrEEC1ERKS3_"></a><a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a>); <a class="local col9 ref" href="#99I2" title='I2' data-ref="99I2">I2</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E" title='std::_List_iterator::operator!=' data-ref="_ZNKSt14_List_iteratorneERKSt14_List_iteratorIT_E">!=</a> <a class="local col7 ref" href="#97E" title='E' data-ref="97E">E</a>; ) {</td></tr>
<tr><th id="479">479</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="100MI2" title='MI2' data-type='llvm::MachineInstr *' data-ref="100MI2">MI2</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNKSt14_List_iteratordeEv" title='std::_List_iterator::operator*' data-ref="_ZNKSt14_List_iteratordeEv">*</a><a class="local col9 ref" href="#99I2" title='I2' data-ref="99I2">I2</a>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>        <i>// Check any possible interference</i></td></tr>
<tr><th id="482">482</th><td>        <em>auto</em> <dfn class="local col1 decl" id="101intereferes" title='intereferes' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp:482:28)' data-ref="101intereferes">intereferes</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="102From" title='From' data-type='MachineBasicBlock::iterator' data-ref="102From">From</dfn>,</td></tr>
<tr><th id="483">483</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="103To" title='To' data-type='MachineBasicBlock::iterator' data-ref="103To">To</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MDT.dominates(&amp;*To, &amp;*From)) ? void (0) : __assert_fail (&quot;MDT.dominates(&amp;*To, &amp;*From)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp&quot;, 485, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#103To" title='To' data-ref="103To">To</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#102From" title='From' data-ref="102From">From</a>));</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>          <em>auto</em> <dfn class="local col4 decl" id="104interferes" title='interferes' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp:487:29)' data-ref="104interferes">interferes</dfn> = [&amp;MDT, From, To](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* &amp;<dfn class="local col5 decl" id="105Clobber" title='Clobber' data-type='llvm::MachineInstr *&amp;' data-ref="105Clobber">Clobber</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="488">488</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="106MBBFrom" title='MBBFrom' data-type='const llvm::MachineBasicBlock *' data-ref="106MBBFrom">MBBFrom</dfn> = <a class="local col2 ref" href="#102From" title='From' data-ref="102From">From</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="489">489</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="107MBBTo" title='MBBTo' data-type='const llvm::MachineBasicBlock *' data-ref="107MBBTo">MBBTo</dfn> = <a class="local col3 ref" href="#103To" title='To' data-ref="103To">To</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="490">490</th><td>            <em>bool</em> <dfn class="local col8 decl" id="108MayClobberFrom" title='MayClobberFrom' data-type='bool' data-ref="108MayClobberFrom">MayClobberFrom</dfn> = <a class="tu ref" href="#_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-use='c' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</a>(<a class="local col5 ref" href="#105Clobber" title='Clobber' data-ref="105Clobber">Clobber</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#102From" title='From' data-ref="102From">From</a>, <a class="local col7 ref" href="#107MBBTo" title='MBBTo' data-ref="107MBBTo">MBBTo</a>, <span class='refarg'><a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a></span>);</td></tr>
<tr><th id="491">491</th><td>            <em>bool</em> <dfn class="local col9 decl" id="109MayClobberTo" title='MayClobberTo' data-type='bool' data-ref="109MayClobberTo">MayClobberTo</dfn> = <a class="tu ref" href="#_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE" title='isReachable' data-use='c' data-ref="_ZL11isReachablePKN4llvm12MachineInstrES2_PKNS_17MachineBasicBlockERNS_20MachineDominatorTreeE">isReachable</a>(<a class="local col5 ref" href="#105Clobber" title='Clobber' data-ref="105Clobber">Clobber</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#103To" title='To' data-ref="103To">To</a>, <a class="local col7 ref" href="#107MBBTo" title='MBBTo' data-ref="107MBBTo">MBBTo</a>, <span class='refarg'><a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a></span>);</td></tr>
<tr><th id="492">492</th><td>            <b>if</b> (!<a class="local col8 ref" href="#108MayClobberFrom" title='MayClobberFrom' data-ref="108MayClobberFrom">MayClobberFrom</a> &amp;&amp; !<a class="local col9 ref" href="#109MayClobberTo" title='MayClobberTo' data-ref="109MayClobberTo">MayClobberTo</a>)</td></tr>
<tr><th id="493">493</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="494">494</th><td>            <b>if</b> ((<a class="local col8 ref" href="#108MayClobberFrom" title='MayClobberFrom' data-ref="108MayClobberFrom">MayClobberFrom</a> &amp;&amp; !<a class="local col9 ref" href="#109MayClobberTo" title='MayClobberTo' data-ref="109MayClobberTo">MayClobberTo</a>) ||</td></tr>
<tr><th id="495">495</th><td>                (!<a class="local col8 ref" href="#108MayClobberFrom" title='MayClobberFrom' data-ref="108MayClobberFrom">MayClobberFrom</a> &amp;&amp; <a class="local col9 ref" href="#109MayClobberTo" title='MayClobberTo' data-ref="109MayClobberTo">MayClobberTo</a>))</td></tr>
<tr><th id="496">496</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="497">497</th><td>            <i>// Both can clobber, this is not an interference only if both are</i></td></tr>
<tr><th id="498">498</th><td><i>            // dominated by Clobber and belong to the same block or if Clobber</i></td></tr>
<tr><th id="499">499</th><td><i>            // properly dominates To, given that To &gt;&gt; From, so it dominates</i></td></tr>
<tr><th id="500">500</th><td><i>            // both and located in a common dominator.</i></td></tr>
<tr><th id="501">501</th><td>            <b>return</b> !((<a class="local col6 ref" href="#106MBBFrom" title='MBBFrom' data-ref="106MBBFrom">MBBFrom</a> == <a class="local col7 ref" href="#107MBBTo" title='MBBTo' data-ref="107MBBTo">MBBTo</a> &amp;&amp;</td></tr>
<tr><th id="502">502</th><td>                      <a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col5 ref" href="#105Clobber" title='Clobber' data-ref="105Clobber">Clobber</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#102From" title='From' data-ref="102From">From</a>) &amp;&amp;</td></tr>
<tr><th id="503">503</th><td>                      <a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col5 ref" href="#105Clobber" title='Clobber' data-ref="105Clobber">Clobber</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#103To" title='To' data-ref="103To">To</a>)) ||</td></tr>
<tr><th id="504">504</th><td>                     <a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(<a class="local col5 ref" href="#105Clobber" title='Clobber' data-ref="105Clobber">Clobber</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col7 ref" href="#107MBBTo" title='MBBTo' data-ref="107MBBTo">MBBTo</a>));</td></tr>
<tr><th id="505">505</th><td>          };</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>          <b>return</b> (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col9 ref" href="#89Clobbers" title='Clobbers' data-ref="89Clobbers">Clobbers</a></span>, <a class="local col4 ref" href="#104interferes" title='interferes' data-ref="104interferes">interferes</a>)) ||</td></tr>
<tr><th id="508">508</th><td>                 (<span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col8 ref" href="#88Inits" title='Inits' data-ref="88Inits">Inits</a></span>, [&amp;](<a class="local col7 typedef" href="#87InitListMap" title='InitListMap' data-type='std::map&lt;unsigned int, std::list&lt;MachineInstr *&gt; &gt;' data-ref="87InitListMap">InitListMap</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,std::__cxx11::list{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},std::less{unsignedint},std::allocator{std::pair{const6045246" title='std::map&lt;unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt; &gt;::value_type' data-type='std::pair&lt;const unsigned int, list&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::map{unsignedint,std::__cxx11::list{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},std::less{unsignedint},std::allocator{std::pair{const6045246">value_type</a> &amp;<dfn class="local col0 decl" id="110C" title='C' data-type='InitListMap::value_type &amp;' data-ref="110C">C</dfn>) {</td></tr>
<tr><th id="509">509</th><td>                    <b>return</b> <a class="local col0 ref" href="#110C" title='C' data-ref="110C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> != <a class="local col4 ref" href="#94Init" title='Init' data-ref="94Init">Init</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> &amp;&amp;</td></tr>
<tr><th id="510">510</th><td>                           <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col0 ref" href="#110C" title='C' data-ref="110C">C</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::__cxx11::list&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>, <a class="local col4 ref" href="#104interferes" title='interferes' data-ref="104interferes">interferes</a>);</td></tr>
<tr><th id="511">511</th><td>                  }));</td></tr>
<tr><th id="512">512</th><td>        };</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>        <b>if</b> (<a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>, <a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>)) {</td></tr>
<tr><th id="515">515</th><td>          <b>if</b> (!<a class="local col1 ref" href="#101intereferes" title='intereferes' data-ref="101intereferes">intereferes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>)) {</td></tr>
<tr><th id="516">516</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Erasing from &quot; &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI2; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="517">517</th><td>                       <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Erasing from "</q></td></tr>
<tr><th id="518">518</th><td>                       <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>);</td></tr>
<tr><th id="519">519</th><td>            <a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="520">520</th><td>            <a class="local col5 ref" href="#95Defs" title='Defs' data-ref="95Defs">Defs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E" title='std::__cxx11::list::erase' data-ref="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></a><a class="local col9 ref" href="#99I2" title='I2' data-ref="99I2">I2</a><a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEi" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEi">++</a>);</td></tr>
<tr><th id="521">521</th><td>            <a class="local col0 ref" href="#90Changed" title='Changed' data-ref="90Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="522">522</th><td>            <b>continue</b>;</td></tr>
<tr><th id="523">523</th><td>          }</td></tr>
<tr><th id="524">524</th><td>        } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>, <a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>)) {</td></tr>
<tr><th id="525">525</th><td>          <b>if</b> (!<a class="local col1 ref" href="#101intereferes" title='intereferes' data-ref="101intereferes">intereferes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>)) {</td></tr>
<tr><th id="526">526</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Erasing from &quot; &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI1; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="527">527</th><td>                       <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Erasing from "</q></td></tr>
<tr><th id="528">528</th><td>                       <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>);</td></tr>
<tr><th id="529">529</th><td>            <a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="530">530</th><td>            <a class="local col5 ref" href="#95Defs" title='Defs' data-ref="95Defs">Defs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E" title='std::__cxx11::list::erase' data-ref="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></a><a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a><a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEi" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEi">++</a>);</td></tr>
<tr><th id="531">531</th><td>            <a class="local col0 ref" href="#90Changed" title='Changed' data-ref="90Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="532">532</th><td>            <b>break</b>;</td></tr>
<tr><th id="533">533</th><td>          }</td></tr>
<tr><th id="534">534</th><td>        } <b>else</b> {</td></tr>
<tr><th id="535">535</th><td>          <em>auto</em> *<dfn class="local col1 decl" id="111MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="111MBB">MBB</dfn> = <a class="local col6 ref" href="#86MDT" title='MDT' data-ref="86MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(),</td></tr>
<tr><th id="536">536</th><td>                                                     <a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="537">537</th><td>          <b>if</b> (!<a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB">MBB</a>) {</td></tr>
<tr><th id="538">538</th><td>            <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col9 ref" href="#99I2" title='I2' data-ref="99I2">I2</a>;</td></tr>
<tr><th id="539">539</th><td>            <b>continue</b>;</td></tr>
<tr><th id="540">540</th><td>          }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="112I" title='I' data-type='MachineBasicBlock::iterator' data-ref="112I">I</dfn> = <a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="543">543</th><td>          <b>if</b> (!<a class="local col1 ref" href="#101intereferes" title='intereferes' data-ref="101intereferes">intereferes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>) &amp;&amp; !<a class="local col1 ref" href="#101intereferes" title='intereferes' data-ref="101intereferes">intereferes</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>)) {</td></tr>
<tr><th id="544">544</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Erasing from &quot; &lt;&lt; printMBBReference(*MI1-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI1 &lt;&lt; &quot;and moving from &quot; &lt;&lt; printMBBReference(*MI2-&gt;getParent()) &lt;&lt; &quot; to &quot; &lt;&lt; printMBBReference(*I-&gt;getParent()) &lt;&lt; &quot; &quot; &lt;&lt; *MI2; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="545">545</th><td>                       <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Erasing from "</q></td></tr>
<tr><th id="546">546</th><td>                       <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a></td></tr>
<tr><th id="547">547</th><td>                       <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"and moving from "</q></td></tr>
<tr><th id="548">548</th><td>                       <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="549">549</th><td>                       <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>);</td></tr>
<tr><th id="550">550</th><td>            <a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>, <a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#100MI2" title='MI2' data-ref="100MI2">MI2</a>);</td></tr>
<tr><th id="551">551</th><td>            <a class="local col8 ref" href="#98MI1" title='MI1' data-ref="98MI1">MI1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="552">552</th><td>            <a class="local col5 ref" href="#95Defs" title='Defs' data-ref="95Defs">Defs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E" title='std::__cxx11::list::erase' data-ref="_ZNSt7__cxx114list5eraseESt20_List_const_iteratorIT_E">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E" title='std::_List_const_iterator::_List_const_iterator&lt;type-parameter-0-0&gt;' data-ref="_ZNSt20_List_const_iteratorC1ERKSt14_List_iteratorIT_E"></a><a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a><a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEi" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEi">++</a>);</td></tr>
<tr><th id="553">553</th><td>            <a class="local col0 ref" href="#90Changed" title='Changed' data-ref="90Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="554">554</th><td>            <b>break</b>;</td></tr>
<tr><th id="555">555</th><td>          }</td></tr>
<tr><th id="556">556</th><td>        }</td></tr>
<tr><th id="557">557</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col9 ref" href="#99I2" title='I2' data-ref="99I2">I2</a>;</td></tr>
<tr><th id="558">558</th><td>      }</td></tr>
<tr><th id="559">559</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_list.h.html#_ZNSt14_List_iteratorppEv" title='std::_List_iterator::operator++' data-ref="_ZNSt14_List_iteratorppEv">++</a><a class="local col6 ref" href="#96I1" title='I1' data-ref="96I1">I1</a>;</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Changed" title='Changed' data-ref="90Changed">Changed</a>)</td></tr>
<tr><th id="564">564</th><td>    <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>);</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <b>return</b> <a class="local col0 ref" href="#90Changed" title='Changed' data-ref="90Changed">Changed</a>;</td></tr>
<tr><th id="567">567</th><td>}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFixSGPRCopies" title='(anonymous namespace)::SIFixSGPRCopies' data-ref="(anonymousnamespace)::SIFixSGPRCopies">SIFixSGPRCopies</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFixSGPRCopies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="113MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="113MF">MF</dfn>) {</td></tr>
<tr><th id="570">570</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="114ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="114ST">ST</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="571">571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="115MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="115MRI">MRI</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="572">572</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col6 decl" id="116TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="116TRI">TRI</dfn> = <a class="local col4 ref" href="#114ST" title='ST' data-ref="114ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="573">573</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="117TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="117TII">TII</dfn> = <a class="local col4 ref" href="#114ST" title='ST' data-ref="114ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="574">574</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='w' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="118Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineInstr *, 16&gt;' data-ref="118Worklist">Worklist</dfn>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="119BI" title='BI' data-type='MachineFunction::iterator' data-ref="119BI">BI</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="120BE" title='BE' data-type='MachineFunction::iterator' data-ref="120BE">BE</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="579">579</th><td>                                                  <a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#120BE" title='BE' data-ref="120BE">BE</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a>) {</td></tr>
<tr><th id="580">580</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="121MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="121MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a>;</td></tr>
<tr><th id="581">581</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="122I" title='I' data-type='MachineBasicBlock::iterator' data-ref="122I">I</dfn> = <a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col3 decl" id="123E" title='E' data-type='MachineBasicBlock::iterator' data-ref="123E">E</dfn> = <a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="582">582</th><td>         <a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#123E" title='E' data-ref="123E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>) {</td></tr>
<tr><th id="583">583</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>      <b>switch</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="586">586</th><td>      <b>default</b>:</td></tr>
<tr><th id="587">587</th><td>        <b>continue</b>;</td></tr>
<tr><th id="588">588</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a></span>:</td></tr>
<tr><th id="589">589</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;WQM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::SIInstrFlags::WQM&apos;?"><span class='error' title="case value evaluates to 34359738368, which cannot be narrowed to type &apos;unsigned int&apos;">AMDGPU</span></span>::<a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM">WQM</a></span>:</td></tr>
<tr><th id="590">590</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">WWM</span>: {</td></tr>
<tr><th id="591">591</th><td>        <i>// If the destination register is a physical register there isn't really</i></td></tr>
<tr><th id="592">592</th><td><i>        // much we can do to fix this.</i></td></tr>
<tr><th id="593">593</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="594">594</th><td>          <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="125SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="125SrcRC">SrcRC</dfn>, *<dfn class="local col6 decl" id="126DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="126DstRC">DstRC</dfn>;</td></tr>
<tr><th id="597">597</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col5 ref" href="#125SrcRC" title='SrcRC' data-ref="125SrcRC">SrcRC</a></span>, <span class='refarg'><a class="local col6 ref" href="#126DstRC" title='DstRC' data-ref="126DstRC">DstRC</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu ref" href="#_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getCopyRegClasses' data-use='c' data-ref="_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE">getCopyRegClasses</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>, *<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>, <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>);</td></tr>
<tr><th id="598">598</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isVGPRToSGPRCopy' data-use='c' data-ref="_ZL16isVGPRToSGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isVGPRToSGPRCopy</a>(<a class="local col5 ref" href="#125SrcRC" title='SrcRC' data-ref="125SrcRC">SrcRC</a>, <a class="local col6 ref" href="#126DstRC" title='DstRC' data-ref="126DstRC">DstRC</a>, *<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>)) {</td></tr>
<tr><th id="599">599</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="127SrcReg" title='SrcReg' data-type='unsigned int' data-ref="127SrcReg">SrcReg</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="600">600</th><td>          <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="601">601</th><td>            <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</a>);</td></tr>
<tr><th id="602">602</th><td>            <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>          }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="128DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="128DefMI">DefMI</dfn> = <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#127SrcReg" title='SrcReg' data-ref="127SrcReg">SrcReg</a>);</td></tr>
<tr><th id="606">606</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="129SMovOp" title='SMovOp' data-type='unsigned int' data-ref="129SMovOp">SMovOp</dfn>;</td></tr>
<tr><th id="607">607</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="130Imm" title='Imm' data-type='int64_t' data-ref="130Imm">Imm</dfn>;</td></tr>
<tr><th id="608">608</th><td>          <i>// If we are just copying an immediate, we can replace the copy with</i></td></tr>
<tr><th id="609">609</th><td><i>          // s_mov_b32.</i></td></tr>
<tr><th id="610">610</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl" title='isSafeToFoldImmIntoCopy' data-use='c' data-ref="_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl">isSafeToFoldImmIntoCopy</a>(&amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>, <a class="local col8 ref" href="#128DefMI" title='DefMI' data-ref="128DefMI">DefMI</a>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <span class='refarg'><a class="local col9 ref" href="#129SMovOp" title='SMovOp' data-ref="129SMovOp">SMovOp</a></span>, <span class='refarg'><a class="local col0 ref" href="#130Imm" title='Imm' data-ref="130Imm">Imm</a></span>)) {</td></tr>
<tr><th id="611">611</th><td>            <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#130Imm" title='Imm' data-ref="130Imm">Imm</a>);</td></tr>
<tr><th id="612">612</th><td>            <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'><a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF">MF</a></span>);</td></tr>
<tr><th id="613">613</th><td>            MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(SMovOp));</td></tr>
<tr><th id="614">614</th><td>            <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>          }</td></tr>
<tr><th id="616">616</th><td>          <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</a>);</td></tr>
<tr><th id="617">617</th><td>        } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE" title='isSGPRToVGPRCopy' data-use='c' data-ref="_ZL16isSGPRToVGPRCopyPKN4llvm19TargetRegisterClassES2_RKNS_14SIRegisterInfoE">isSGPRToVGPRCopy</a>(<a class="local col5 ref" href="#125SrcRC" title='SrcRC' data-ref="125SrcRC">SrcRC</a>, <a class="local col6 ref" href="#126DstRC" title='DstRC' data-ref="126DstRC">DstRC</a>, *<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>)) {</td></tr>
<tr><th id="618">618</th><td>          <a class="tu ref" href="#_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE" title='tryChangeVGPRtoSGPRinCopy' data-use='c' data-ref="_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE">tryChangeVGPRtoSGPRinCopy</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>);</td></tr>
<tr><th id="619">619</th><td>        }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>        <b>break</b>;</td></tr>
<tr><th id="622">622</th><td>      }</td></tr>
<tr><th id="623">623</th><td>      <b>case</b> AMDGPU::<span class='error' title="no member named &apos;PHI&apos; in namespace &apos;llvm::AMDGPU&apos;">PHI</span>: {</td></tr>
<tr><th id="624">624</th><td>        <em>unsigned</em> Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="625">625</th><td>        <b>if</b> (!TRI-&gt;isSGPRClass(MRI.getRegClass(Reg)))</td></tr>
<tr><th id="626">626</th><td>          <b>break</b>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>        <i>// We don't need to fix the PHI if the common dominator of the</i></td></tr>
<tr><th id="629">629</th><td><i>        // two incoming blocks terminates with a uniform branch.</i></td></tr>
<tr><th id="630">630</th><td>        <em>bool</em> HasVGPROperand = phiHasVGPROperands(MI, MRI, TRI, TII);</td></tr>
<tr><th id="631">631</th><td>        <b>if</b> (MI.getNumExplicitOperands() == <var>5</var> &amp;&amp; !HasVGPROperand) {</td></tr>
<tr><th id="632">632</th><td>          MachineBasicBlock *MBB0 = MI.getOperand(<var>2</var>).getMBB();</td></tr>
<tr><th id="633">633</th><td>          MachineBasicBlock *MBB1 = MI.getOperand(<var>4</var>).getMBB();</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>          <b>if</b> (!<span class='error' title="no matching function for call to &apos;predsHasDivergentTerminator&apos;">predsHasDivergentTerminator</span>(MBB0, TRI) &amp;&amp;</td></tr>
<tr><th id="636">636</th><td>              !<span class='error' title="no matching function for call to &apos;predsHasDivergentTerminator&apos;">predsHasDivergentTerminator</span>(MBB1, TRI)) {</td></tr>
<tr><th id="637">637</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Not fixing PHI for uniform branch: &quot; &lt;&lt; MI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="638">638</th><td>                       &lt;&lt; <q>"Not fixing PHI for uniform branch: "</q> &lt;&lt; MI &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="639">639</th><td>            <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>          }</td></tr>
<tr><th id="641">641</th><td>        }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>        <i>// If a PHI node defines an SGPR and any of its operands are VGPRs,</i></td></tr>
<tr><th id="644">644</th><td><i>        // then we need to move it to the VALU.</i></td></tr>
<tr><th id="645">645</th><td><i>        //</i></td></tr>
<tr><th id="646">646</th><td><i>        // Also, if a PHI node defines an SGPR and has all SGPR operands</i></td></tr>
<tr><th id="647">647</th><td><i>        // we must move it to the VALU, because the SGPR operands will</i></td></tr>
<tr><th id="648">648</th><td><i>        // all end up being assigned the same register, which means</i></td></tr>
<tr><th id="649">649</th><td><i>        // there is a potential for a conflict if different threads take</i></td></tr>
<tr><th id="650">650</th><td><i>        // different control flow paths.</i></td></tr>
<tr><th id="651">651</th><td><i>        //</i></td></tr>
<tr><th id="652">652</th><td><i>        // For Example:</i></td></tr>
<tr><th id="653">653</th><td><i>        //</i></td></tr>
<tr><th id="654">654</th><td><i>        // sgpr0 = def;</i></td></tr>
<tr><th id="655">655</th><td><i>        // ...</i></td></tr>
<tr><th id="656">656</th><td><i>        // sgpr1 = def;</i></td></tr>
<tr><th id="657">657</th><td><i>        // ...</i></td></tr>
<tr><th id="658">658</th><td><i>        // sgpr2 = PHI sgpr0, sgpr1</i></td></tr>
<tr><th id="659">659</th><td><i>        // use sgpr2;</i></td></tr>
<tr><th id="660">660</th><td><i>        //</i></td></tr>
<tr><th id="661">661</th><td><i>        // Will Become:</i></td></tr>
<tr><th id="662">662</th><td><i>        //</i></td></tr>
<tr><th id="663">663</th><td><i>        // sgpr2 = def;</i></td></tr>
<tr><th id="664">664</th><td><i>        // ...</i></td></tr>
<tr><th id="665">665</th><td><i>        // sgpr2 = def;</i></td></tr>
<tr><th id="666">666</th><td><i>        // ...</i></td></tr>
<tr><th id="667">667</th><td><i>        // use sgpr2</i></td></tr>
<tr><th id="668">668</th><td><i>        //</i></td></tr>
<tr><th id="669">669</th><td><i>        // The one exception to this rule is when one of the operands</i></td></tr>
<tr><th id="670">670</th><td><i>        // is defined by a SI_BREAK, SI_IF_BREAK, or SI_ELSE_BREAK</i></td></tr>
<tr><th id="671">671</th><td><i>        // instruction.  In this case, there we know the program will</i></td></tr>
<tr><th id="672">672</th><td><i>        // never enter the second block (the loop) without entering</i></td></tr>
<tr><th id="673">673</th><td><i>        // the first block (where the condition is computed), so there</i></td></tr>
<tr><th id="674">674</th><td><i>        // is no chance for values to be over-written.</i></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>        SmallSet&lt;<em>unsigned</em>, <var>8</var>&gt; Visited;</td></tr>
<tr><th id="677">677</th><td>        <b>if</b> (HasVGPROperand || !phiHasBreakDef(MI, MRI, Visited)) {</td></tr>
<tr><th id="678">678</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Fixing PHI: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fixing PHI: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="679">679</th><td>          TII-&gt;moveToVALU(MI, MDT);</td></tr>
<tr><th id="680">680</th><td>        }</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>        <b>break</b>;</td></tr>
<tr><th id="683">683</th><td>      }</td></tr>
<tr><th id="684">684</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::REG_SEQUENCE&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a></span>:</td></tr>
<tr><th id="685">685</th><td>        <b>if</b> (<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>, <var>0</var>)) ||</td></tr>
<tr><th id="686">686</th><td>            !<a class="tu ref" href="#_ZL15hasVGPROperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE" title='hasVGPROperands' data-use='c' data-ref="_ZL15hasVGPROperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE">hasVGPROperands</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>, <a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>)) {</td></tr>
<tr><th id="687">687</th><td>          <a class="tu ref" href="#_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE" title='foldVGPRCopyIntoRegSequence' data-use='c' data-ref="_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE">foldVGPRCopyIntoRegSequence</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a></span>);</td></tr>
<tr><th id="688">688</th><td>          <b>continue</b>;</td></tr>
<tr><th id="689">689</th><td>        }</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot;Fixing REG_SEQUENCE: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fixing REG_SEQUENCE: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>        <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</a>);</td></tr>
<tr><th id="694">694</th><td>        <b>break</b>;</td></tr>
<tr><th id="695">695</th><td>      <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::INSERT_SUBREG&apos;?">AMDGPU</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a></span>: {</td></tr>
<tr><th id="696">696</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="131DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="131DstRC">DstRC</dfn>, *<dfn class="local col2 decl" id="132Src0RC" title='Src0RC' data-type='const llvm::TargetRegisterClass *' data-ref="132Src0RC">Src0RC</dfn>, *<dfn class="local col3 decl" id="133Src1RC" title='Src1RC' data-type='const llvm::TargetRegisterClass *' data-ref="133Src1RC">Src1RC</dfn>;</td></tr>
<tr><th id="697">697</th><td>        <a class="local col1 ref" href="#131DstRC" title='DstRC' data-ref="131DstRC">DstRC</a> = <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="698">698</th><td>        <a class="local col2 ref" href="#132Src0RC" title='Src0RC' data-ref="132Src0RC">Src0RC</a> = <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="699">699</th><td>        <a class="local col3 ref" href="#133Src1RC" title='Src1RC' data-ref="133Src1RC">Src1RC</a> = <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="700">700</th><td>        <b>if</b> (<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#131DstRC" title='DstRC' data-ref="131DstRC">DstRC</a>) &amp;&amp;</td></tr>
<tr><th id="701">701</th><td>            (<a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col2 ref" href="#132Src0RC" title='Src0RC' data-ref="132Src0RC">Src0RC</a>) || <a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col3 ref" href="#133Src1RC" title='Src1RC' data-ref="133Src1RC">Src1RC</a>))) {</td></tr>
<tr><th id="702">702</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fix-sgpr-copies&quot;)) { dbgs() &lt;&lt; &quot; Fixing INSERT_SUBREG: &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Fixing INSERT_SUBREG: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="703">703</th><td>          <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIFixSGPRCopies::MDT" title='(anonymous namespace)::SIFixSGPRCopies::MDT' data-use='r' data-ref="(anonymousnamespace)::SIFixSGPRCopies::MDT">MDT</a>);</td></tr>
<tr><th id="704">704</th><td>        }</td></tr>
<tr><th id="705">705</th><td>        <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>      }</td></tr>
<tr><th id="707">707</th><td>      }</td></tr>
<tr><th id="708">708</th><td>    }</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <b>if</b> (MF.getTarget().getOptLevel() &gt; CodeGenOpt::None &amp;&amp; EnableM0Merge)</td></tr>
<tr><th id="712">712</th><td>    hoistAndMergeSGPRInits(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, MRI, *MDT);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="715">715</th><td>}</td></tr>
<tr><th id="716">716</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
