<!DOCTYPE HTML>
<html xmlns="http://www.w3.org/1999/xhtml" lang="nl">
    <head>
        <meta charset="UTF-8">
        <meta name="author" content="Pieter P">
        <link rel="stylesheet" type="text/css" href="css/main.css">
        <link href='css/roboto.css' rel='stylesheet' type='text/css'>
        <link href='css/icon.css' rel='stylesheet' type='text/css'>
        <meta content='width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=0' name='viewport' />
        <meta name="theme-color" content="#ccc">
        <title>Erwin's Pages</title>
    </head>
    <body>	
        <article>
			<h2>Erwin Setiawan, S.T., M.T.</h2>

			üñ•Ô∏è <i>FPGA Engineer</i><br>
			üìß erwin.setiawan789[at]gmail.com<br>
			üåè <a href="https://weenslab.gitbook.io" target="_blank">weenslab.gitbook.io</a><br><br>
			
			<a href="https://github.com/yohanes-erwin" target="_blank">GitHub</a> ‚Ä¢
			<a href="https://www.linkedin.com/in/yohaneserwinsetiawan/" target="_blank">LinkedIn</a>

			<p>
				Hi, my name's Erwin and I'm a senior FPGA/SoC engineer (5y+ experience). As well as programming FPGA/SoC I also have experience programming microcontroller and embedded Linux.
			</p>
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Experience</h2>
			<ul>
				<li>
					<u><b>FPGA Engineer</b></u><br>
					<a href="https://www.pme.itb.ac.id/" target="_blank"><i>Microelectronics Center ITB, Bandung, Indonesia</i></a><br>
					Nov 2017 - present
					<p>
						I designed OFDM-based baseband processor for LiFi (VLC) and RF transceiver system on FPGA. I also designed Linux kernel module/driver for OFDM PHY. I gained hands-on experience with ZYNQ FPGA, AXI4 bus, embedded Linux, Verilog, C/C++, MATLAB. I also gained hands-on experience with signal generator, oscilloscope, spectrum analyzer.
					</p>
				</li>
				<li>
					<u><b>Research Intern</b></u><br>
					<a href="https://www.eng.ed.ac.uk/research/institutes/idcom" target="_blank"><i>Institute for Digital Communications, The University of Edinburgh, U.K.</i></a><br>
					Jun 2019 (1 mo)
					<p>
						The research intern is done in Li-Fi Research and Development Centre under the supervision of Dr. Wasiu O. Popoola. The research topic is about system integration between baseband processor and Li-Fi analog and optical front-end.
					</p>
				</li>
				<li>
					<u><b>R&D Engineer</b></u><br>
					<a href="https://www.inovamedika.com/" target="_blank"><i>Inova Medika Solusindo, Bandung, Indonesia</i></a><br>
					Dec 2014 - Feb 2016 (1 yr. 2 mos)
					<p>
						I designed a digital nurse call system for hospital and a clinical lab. instruments interfacing software. I gained hands-on experience with AVR, Arduino, ESP8266, Raspberry Pi, RS232, TCP/IP, C/C++, C#
					</p>
				</li>
			</ul>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Education</h2>
			<ul>
				<li>
					<u><b>M.Sc in Electrical Engineering</b></u><br>
					<a href="https://itb.ac.id/" target="_blank"><i>Institut Teknologi Bandung</i></a><br>
					Jan 2017 - Jun 2018 (1 yr. 6 mos)<br>
					Thesis: Design of System-on-Chip for OFDM-based Visible Light Communication
				</li>
				<br>
				<li>
					<u><b>B.Eng in Computer Engineering</b></u><br>
					<a href="http://www.maranatha.edu/" target="_blank"><i>Maranatha Christian University</i></a><br>
					Aug 2011 - Aug 2014 (3 yr.)<br>
					Thesis: Maze Solving Robot using Flood Fill Algorithm
				</li>
			</ul>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Publications</h2>
			<h3>Journals</h3>
			<ol>
				<li>
					<b>E. Setiawan</b>, T. Adiono, R. Mulyawan, N. Sutisna, I. Syafalni, and W. O. Popoola, <a href="https://www.hindawi.com/journals/wcmc/2022/6154495/" target="_blank">‚Äú<u>A Real-Time Baseband Processor for Li-Fi Internet Access,</u>‚Äù</a> <i>Hindawi, Wireless Communications and Mobile Computing</i>, vol. 2022, Nov 2022, DOI: 10.1155/2022/6154495.
				</li>
				<li>
					S. Fuada, <b>E. Setiawan</b>, T. Adiono, and W. O. Popoola, <a href="https://www.sciencedirect.com/science/article/abs/pii/S0030402622002601" target="_blank">‚Äú<u>Design and Verification of SoC for OFDM-based Visible Light Communication transceiver systems and integration with off-the-shelf analog front-end,</u>‚Äù</a> <i>Optik, International Journal for Light and Electron Optics</i>, vol. 258(1), May 2022, DOI: 10.1016/j.ijleo.2022.168867.
				</li>
				<li>
					<b>E. Setiawan</b> and T. Adiono, <a href="https://online-journals.org/index.php/i-jes/article/view/10695" target="_blank">‚Äú<u>Modelling the OFDM-Based PHY Layer in SoC for Visible Light Communication,</u>‚Äù</a> <i>International Journal of Recent Contributions from Engineering, Science & IT (iJES)</i>, vol. 7(3), Sep 2019, DOI: 10.3991/ijes.v7i3.10695.
				</li>
				<li>
					<b>E. Setiawan</b> and T. Adiono, <a href="https://ejournal.ittelkom-pwt.ac.id/index.php/infotel/article/view/367" target="_blank">‚Äú<u>Design of AXI4-Stream based Modulator IP Core for Visible Light Communication System-on-Chip,</u>‚Äù</a> <i>Informatics, Telecommunication, and Electronics (INFOTEL)</i>, vol. 10(2), May 2018, DOI: 10.20895/infotel.v10i2.367.
				</li>
				<li>
					S. Tjiharjadi, M. C. Wijaya, and <b>E. Setiawan</b>, <a href="https://www.ijmerr.com/show-151-868-1.html" target="_blank">‚Äú<u>Optimization Maze Robot using A* and Flood Fill Algorithm,</u>‚Äù</a> <i>International Journal of Mechanical Engineering and Robotics Research (IJMERR)</i>, vol. 6(5), Sep 2017, DOI: 10.18178/ijmerr.6.5.366-372.
				</li>
				<li>
					S. Tjiharjadi and <b>E. Setiawan</b>, <a href="https://www.ijmerr.com/show-142-747-1.html" target="_blank">‚Äú<u>Design and Implementation of a Path Finding Robot Using Flood Fill Algorithm,</u>‚Äù</a> <i>International Journal of Mechanical Engineering and Robotics Research (IJMERR)</i>, vol. 5(3), Jul 2016, DOI: 10.18178/ijmerr.5.3.180-185.
				</li>
			</ol>
			<h3>Conference Proceedings</h3>
			<ol>
				<li>
					T. Adiono, M. Jonathan, <b>E. Setiawan</b>, N. Sutisna, R. Mulyawan, and I. Syafalni, <a href="https://ieeexplore.ieee.org/document/10317290" target="_blank">‚Äú<u>A QoS Throughput Performance Measurement Comparison between UGS and BE Services of a Real-time FPGA Based OFDM Multi-user System Design Implementation,</u>‚Äù</a> in <i>Proceedings of the 2023 Asia Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)</i>, Taiwan, Oct 2023.
				</li>
				<li>
					M. A. Ramadhan, G. H. Tanudjaja, <b>E. Setiawan</b>, T. Adiono, N. Sutisna, R. Mulyawan, and I. Syafalni, <a href="https://ieeexplore.ieee.org/document/9651066" target="_blank">‚Äú<u>Design and Implementation of a Pre-Equalizer for Visible Light Communication,</u>‚Äù</a> in <i>Proceedings of the 2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)</i>, Taiwan, Nov 2021.
				</li>
				<li>
					T. Adiono, M. Jonathan, <b>E. Setiawan</b>, N. Sutisna, R. Mulyawan, and I. Syafalni, <a href="https://ieeexplore.ieee.org/document/9611121" target="_blank">‚Äú<u>Performance Measurement of Real-time FPGA based OFDM System Implementation,</u>‚Äù</a> in <i>Proceedings of The 8th International Conference on Electrical Engineering and Informatics (ICEEI)</i>, Malaysia, Oct 2021.
				</li>
				<li>
					<b>E. Setiawan</b>, T. Adiono, I. N. O. Osahon, and W. O. Popoola, <a href="https://ieeexplore.ieee.org/document/8909625" target="_blank">‚Äú<u>Experimental Demonstration of Visible Light Communication using White LED, Blue Filter and SoC based Test-Bed,</u>‚Äù</a> in <i>Proceedings of the 4th International Symposium on Electronics and Smart Devices (ISESD)</i>, Indonesia, Oct 2019.
				</li>
				<li>
					<b>E. Setiawan</b> and T. Adiono, <a href="https://ieeexplore.ieee.org/document/9078499" target="_blank">‚Äú<u>Throughput Improvement of an Autocorrelation Block for Time Synchronization OFDM-based LiFi System using Pipeline Architecture,</u>‚Äù</a> in <i>Proceedings of the 16th International SoC Design Conference (ISOCC)</i>, South Korea, Oct 2019.
				</li>
				<li>
					<b>E. Setiawan</b>, T. Adiono, and S. Fuada, <a href="https://www.researchgate.net/publication/333046067_Demodulator_IP_Cores_Design_for_OFDM-based_Visible_Light_Communication_System-on-Chip" target="_blank">‚Äú<u>Demodulator IP Cores Design for OFDM-based Visible Light Communication System-on-Chip,</u>‚Äù</a> in <i>Proceedings of the 3rd International Conference and Exhibition on Visible Light Communication (ICEVLC)</i>, South Korea, Mar 2019, pp. 54-57.
				</li>
				<li>				
					<b>E. Setiawan</b>, T. Adiono, and S. Fuada, <a href="https://ieeexplore.ieee.org/document/8649904" target="_blank">‚Äú<u>PHY Layer Design of OFDM-VLC System based on SoC using Reuse Methodology,</u>‚Äù</a> in <i>Proceedings of the 15th International SoC Design Conference (ISOCC)</i>, South Korea, Nov 2018, pp. 115-116.
				</li>
				<li>
					<b>E. Setiawan</b> and T. Adiono, <a href="https://ieeexplore.ieee.org/document/8649920" target="_blank">‚Äú<u>Implementation of Systolic Co-processor for Deep Neural Network Inference based on SoC,</u>‚Äù</a> in <i>Proceedings of the 15th International SoC Design Conference (ISOCC)</i>, South Korea, Nov 2018, pp. 36-37.
				</li>
				<li>
					<b>E. Setiawan</b>, S. Fuada, and T. Adiono, <a href="https://ieeexplore.ieee.org/document/8605466" target="_blank">‚Äú<u>Experimental Demonstration of OFDM Visible Light Communications based on System-on-Chip,</u>‚Äù</a> in <i>Proceedings of the 3rd International Symposium on Electronics and Smart Devices (ISESD)</i>, Indonesia, Oct 2018.
				</li>
				<li>
					T. Adiono, G. Meliolla, <b>E. Setiawan</b>, and S. Harimurti, <a href="https://ieeexplore.ieee.org/document/8605478/" target="_blank">‚Äú<u>Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code,</u>‚Äù</a> in <i>Proceedings of the 3rd International Symposium on Electronics and Smart Devices (ISESD)</i>, Indonesia, Oct 2018.
				</li>
				<li>
					<b>E. Setiawan</b>, M. M. Latin, V. A. Mardiana, and T. Adiono, <a href="https://ieeexplore.ieee.org/document/8253320" target="_blank">‚Äú<u>Implementation of Baseband Transmitter Design based on QPSK Modulation on Zynq-7000 All-Programmable System-on-Chip,</u>‚Äù</a> in <i>Proceedings of the 2nd International Symposium on Electronics and Smart Devices (ISESD)</i>, Indonesia, Oct 2017.
				</li>
				<li>
					<b>E. Setiawan</b>, M. M. Latin, and B. R. Alam, <a href="https://ieeexplore.ieee.org/document/8253356" target="_blank">‚Äú<u>Design and Simulation of Front-End Broadband RF Power Amplifier for LTE TDD 2.3 GHz,</u>‚Äù</a>  in <i>Proceedings of the 2nd International Symposium on Electronics and Smart Devices (ISESD)</i>, Indonesia, Oct 2017.
				</li>
			</ol>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Projects</h2>
			<p>Underwater wireless optical communication (UWOC) OFDM baseband transceiver using FPGA RFSoC 4x2 (Microelectronics Center ITB's project):</p>
			<img src="images/uowc_ofdm.jpg" style="">
			<p>Li-Fi OFDM baseband transceiver v3 using FPGA Eclypse Z7 (Microelectronics Center ITB's project):</p>
			<img src="images/lifi_ofdm_3.jpg" style="">
			<p>RF OFDM baseband transceiver v1 using FPGA ADRV9361-Z7035 (Microelectronics Center ITB's project):</p>
			<img src="images/rf_ofdm.jpeg" style="">
			<p>Li-Fi OFDM baseband transceiver v2 using FPGA Red Pitaya STEMlab 125-14 (Microelectronics Center ITB's project):</p>
			<img src="images/lifi_ofdm_2.jpg" style="">
			<p>Li-Fi OFDM baseband transceiver v1 using FPGA Zybo (Master's Thesis):</p>
			<img src="images/lifi_ofdm_1.jpg" style="">
			<p>Digital nurse call system using microncotroller ATmega328p (Inova Medika Solusindo's Project):</p>
			<img src="images/nurse_call.jpg" style="">
			<p>Maze solving robot using microncotroller ATmega644 (Undergraduate Thesis):</p>
			<img src="images/maze_robot.jpg" style="">
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Tutorials</h2>
			<ul>
				<li><a href="https://www.udemy.com/course/artificial-intelligence-and-iot-naive-bayes/?referralCode=57E6AB22B7087D2B807A" target="_blank">Artificial Intelligence and IoT: Naive Bayes</a></li>
				<li><a href="fpga_and_embedded_linux/index.html" target="_blank">Easy FPGA and Embedded Linux on ZYBO</a></li>
				<li><a href="hands_on_esp8266_basic/index.html" target="_blank">Hands-On ESP8266: Mastering Basic Peripherals</a></li>
				<li><a href="hands_on_iot_wifi_web/index.html" target="_blank">Hands-On IoT: Wi-Fi and Embedded Web Development</a></li>
				<li><a href="https://www.udemy.com/course/hands-on-stm32-basic-peripherals-with-hal/?referralCode=52006C2FFE2817DFE702" target="_blank">Hands-On STM32: Basic Peripherals with HAL</a></li>
				<li><a href="https://www.udemy.com/course/hands-on-zynq-mastering-axi4-bus-protocol/?referralCode=9636E9CDB33313D45C72" target="_blank">Hands-On ZYNQ: Mastering AXI4 Bus Protocol</a></li>
				<li><a href="https://weenslab.gitbook.io/pages/proyek-arduino/pelatihan-mikrokontroler-arduino-esp32" target="_blank">Pemrograman Arduino</a></li>
				<li><a href="pemrograman_zynq/index.html" target="_blank">Pemrograman Zynq</a></li>
				<li><a href="https://www.udemy.com/course/project-iot-kontrol-led-dari-embedded-web/?referralCode=65CD4E9F2455B23FDBD4" target="_blank">Project IoT: Kontrol LED dari Embedded Web</a></li>
				<li><a href="stm32f103_spl/index.html" target="_blank">STM32F103 SPL Tutorial</a></li>
			</ul>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Skills</h2>
			<ul>
				<li>FPGA design in Verilog</li>
				<li>Programming in C, Python, and MATLAB</li>
				<li>Hands-on skill with Arduino, Raspberry Pi, and Xilinx FPGA</li>
				<li>Hands-on skill with oscilloscope, signal generator, spectrum analyzer, etc.</li>
				<li>Document processing with HTML, Markdown, and LaTeX</li>
			</ul>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">A Little More About Me</h2>
			<p>Alongside my interests in computer technology, some of my other interests and hobbies are:</p>
			<ul>
				<li>Stock and cryptocurrency investingüìàüöÄ. <b>Kamu ini bangun pagi, mandi, pamit kerja, pake seragam, kaki dibungkus sepatu, berangkat pagi pulang malam, bayaran ga seberapa. Itu kerja apa dikerjain?‚úåüèª</b> - Bob Sadino</li>
				<li>Gaming. <b>Life is free to play, but it's also pay to winüí™üèª</b></li>
			</ul>
			<!----------------------------------------------------------------->
			
			<!----------------------------------------------------------------->
			<h2 style="border-bottom: #888 1px solid">Favorite Quotes</h2>
			<ul>
				<li><b>"If you don't find a way to make money while you sleep, you will work until you die."</b> - Warren Buffett</li>
				<li><b>"Why do I need all those expensive things? To impress people with less money than me?"</b> - N. N.</li>
				<li><b>"Find joy in saving rather than in spending."</b> - N. N.</li>
			</ul>
			<!----------------------------------------------------------------->
			
			<hr>
        </article>
    </body>
</html>
