

================================================================
== Vivado HLS Report for 'power'
================================================================
* Date:           Wed Jun 14 15:32:25 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  188|    2|  188|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- power_loop  |    0|  186|         6|          6|          1| 0 ~ 31 |    yes   |
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     317|    578|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|      90|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|     407|    673|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |sin_taylor_seriesbkb_U1  |sin_taylor_seriesbkb  |        0|     11|  317|  578|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     11|  317|  578|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_91_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp_2_fu_80_p2     |     +    |      0|  0|  15|           6|           1|
    |exitcond_fu_86_p2  |   icmp   |      0|  0|   3|           6|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  33|          18|           8|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_reg_60           |   9|          2|    6|         12|
    |result_int_reg_48  |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|   71|        149|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_1_reg_110        |   6|   0|    6|          0|
    |i_reg_60           |   6|   0|    6|          0|
    |result_int_reg_48  |  64|   0|   64|          0|
    |tmp_2_reg_102      |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  90|   0|   90|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     power    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     power    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     power    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     power    | return value |
|ap_return  | out |   64| ap_ctrl_hs |     power    | return value |
|x          |  in |   64|   ap_none  |       x      |    scalar    |
|y          |  in |    5|   ap_none  |       y      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: y_read (3)  [1/1] 0.00ns
:0  %y_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %y)

ST_1: x_read (4)  [1/1] 0.00ns
:1  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x)

ST_1: tmp_cast (5)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:2  %tmp_cast = zext i5 %y_read to i6

ST_1: tmp_2 (6)  [1/1] 2.66ns  loc: ../source_files/src/dut.cpp:16
:3  %tmp_2 = add i6 %tmp_cast, 1

ST_1: StgValue_13 (7)  [1/1] 1.77ns  loc: ../source_files/src/dut.cpp:16
:4  br label %1


 <State 2>: 7.79ns
ST_2: result_int (9)  [1/1] 0.00ns
:0  %result_int = phi double [ 1.000000e+00, %0 ], [ %result_int_1, %2 ]

ST_2: i (10)  [1/1] 0.00ns
:1  %i = phi i6 [ 1, %0 ], [ %i_1, %2 ]

ST_2: exitcond (11)  [1/1] 3.88ns  loc: ../source_files/src/dut.cpp:16
:2  %exitcond = icmp eq i6 %i, %tmp_2

ST_2: StgValue_17 (12)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:3  br i1 %exitcond, label %3, label %2

ST_2: result_int_1 (18)  [6/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read

ST_2: i_1 (20)  [1/1] 2.71ns  loc: ../source_files/src/dut.cpp:16
:6  %i_1 = add i6 %i, 1


 <State 3>: 7.79ns
ST_3: result_int_1 (18)  [5/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 4>: 7.79ns
ST_4: result_int_1 (18)  [4/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 5>: 7.79ns
ST_5: result_int_1 (18)  [3/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 6>: 7.79ns
ST_6: result_int_1 (18)  [2/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 7>: 7.79ns
ST_7: empty (14)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 31, i64 0)

ST_7: StgValue_25 (15)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_7: tmp_1 (16)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind

ST_7: StgValue_27 (17)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:17
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: result_int_1 (18)  [1/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read

ST_7: empty_2 (19)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:19
:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_7: StgValue_30 (21)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:7  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_31 (23)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:20
:0  ret double %result_int



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read       (read             ) [ 000000000]
x_read       (read             ) [ 001111110]
tmp_cast     (zext             ) [ 000000000]
tmp_2        (add              ) [ 001111110]
StgValue_13  (br               ) [ 011111110]
result_int   (phi              ) [ 001111111]
i            (phi              ) [ 001000000]
exitcond     (icmp             ) [ 001111110]
StgValue_17  (br               ) [ 000000000]
i_1          (add              ) [ 011111110]
empty        (speclooptripcount) [ 000000000]
StgValue_25  (specloopname     ) [ 000000000]
tmp_1        (specregionbegin  ) [ 000000000]
StgValue_27  (specpipeline     ) [ 000000000]
result_int_1 (dmul             ) [ 011111110]
empty_2      (specregionend    ) [ 000000000]
StgValue_30  (br               ) [ 011111110]
StgValue_31  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="y_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="5" slack="0"/>
<pin id="38" dir="0" index="1" bw="5" slack="0"/>
<pin id="39" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1005" name="result_int_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="1"/>
<pin id="50" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_int (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="result_int_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="64" slack="1"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_int/2 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="1"/>
<pin id="62" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="1"/>
<pin id="74" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="result_int_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exitcond_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="1"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="x_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="1"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="tmp_2_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="result_int_1_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_int_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="52" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="52" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="36" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="64" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="64" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="42" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="105"><net_src comp="80" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="113"><net_src comp="91" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="118"><net_src comp="71" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: power : x | {1 }
	Port: power : y | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
	State 2
		exitcond : 1
		StgValue_17 : 2
		result_int_1 : 1
		i_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		empty_2 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_71     |    11   |   317   |   578   |
|----------|-------------------|---------|---------|---------|
|    add   |    tmp_2_fu_80    |    0    |    0    |    15   |
|          |     i_1_fu_91     |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_86  |    0    |    0    |    3    |
|----------|-------------------|---------|---------|---------|
|   read   | y_read_read_fu_36 |    0    |    0    |    0    |
|          | x_read_read_fu_42 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |   tmp_cast_fu_76  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    11   |   317   |   611   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_110    |    6   |
|      i_reg_60      |    6   |
|result_int_1_reg_115|   64   |
|  result_int_reg_48 |   64   |
|    tmp_2_reg_102   |    6   |
|    x_read_reg_97   |   64   |
+--------------------+--------+
|        Total       |   210  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| result_int_reg_48 |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   317  |   611  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |   527  |   620  |
+-----------+--------+--------+--------+--------+
