SOURCE=/home/VLSI/new/synthesis/test_scripts/dff.test_netlist.v
TECHLIB=../lib/slow_vdd1v0_basiccells.v
RUNDIR=/home/VLSI/new/synthesis/
