14:29:13 INFO  : Registering command handlers for SDK TCF services
14:29:14 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/zynq-dna/zynq-dna.sdk/temp_xsdb_launch_script.tcl
14:29:16 INFO  : XSCT server has started successfully.
14:29:16 INFO  : Successfully done setting XSCT server connection channel  
14:29:16 INFO  : Successfully done setting SDK workspace  
14:29:16 INFO  : Processing command line option -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf.
14:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:33:04 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:35:57 INFO  : 'jtag frequency' command is executed.
14:35:57 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:35:57 INFO  : Context for 'APU' is selected.
14:35:57 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:57 INFO  : Context for 'APU' is selected.
14:35:57 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:35:58 INFO  : 'psu_init' command is executed.
14:35:59 INFO  : 'after 1000' command is executed.
14:35:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:36:00 INFO  : 'after 1000' command is executed.
14:36:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:36:00 INFO  : 'catch {psu_protection}' command is executed.
14:36:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:36:00 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
14:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:36:00 INFO  : 'con' command is executed.
14:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

14:36:00 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
14:36:19 INFO  : Disconnected from the channel tcfchan#1.
14:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:36:24 INFO  : 'jtag frequency' command is executed.
14:36:24 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:36:24 INFO  : Context for 'APU' is selected.
14:36:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:24 INFO  : Context for 'APU' is selected.
14:36:24 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
14:40:23 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/zynq-dna/zynq-dna.sdk/temp_xsdb_launch_script.tcl
14:40:24 INFO  : XSCT server has started successfully.
14:40:24 INFO  : Successfully done setting XSCT server connection channel  
14:40:29 INFO  : Successfully done setting SDK workspace  
14:40:32 INFO  : Registering command handlers for SDK TCF services
14:40:33 INFO  : Processing command line option -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf.
14:40:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
14:40:55 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
14:41:54 INFO  : 'jtag frequency' command is executed.
14:41:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:05:36 INFO  : Registering command handlers for SDK TCF services
15:05:37 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/zynq-dna/zynq-dna.sdk/temp_xsdb_launch_script.tcl
15:05:39 INFO  : XSCT server has started successfully.
15:05:39 INFO  : Successfully done setting XSCT server connection channel  
15:05:39 INFO  : Successfully done setting SDK workspace  
15:05:39 INFO  : Processing command line option -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf.
15:05:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:07:26 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:42 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:07:42 INFO  : 'jtag frequency' command is executed.
15:07:42 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:07:42 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:42 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:07:42 INFO  : 'psu_init' command is executed.
15:07:43 INFO  : 'after 1000' command is executed.
15:07:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:44 INFO  : 'after 1000' command is executed.
15:07:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:45 INFO  : 'catch {psu_protection}' command is executed.
15:07:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:45 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:45 INFO  : 'con' command is executed.
15:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:07:45 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:08:09 INFO  : Disconnected from the channel tcfchan#1.
15:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:14 INFO  : 'jtag frequency' command is executed.
15:08:14 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:14 INFO  : Context for 'APU' is selected.
15:08:14 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:14 INFO  : Context for 'APU' is selected.
15:08:14 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:08:29 ERROR : 'psu_init' is cancelled.
15:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

15:08:29 INFO  : Issued abort command to xsdb.
15:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:49 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:08:49 INFO  : 'jtag frequency' command is executed.
15:08:49 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:49 INFO  : Context for 'APU' is selected.
15:08:49 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:08:50 INFO  : 'psu_init' command is executed.
15:08:51 INFO  : 'after 1000' command is executed.
15:08:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:08:52 INFO  : 'after 1000' command is executed.
15:08:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:08:52 INFO  : 'catch {psu_protection}' command is executed.
15:08:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:08:52 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:08:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:08:52 INFO  : 'con' command is executed.
15:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:08:52 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:09:02 INFO  : Disconnected from the channel tcfchan#2.
15:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:09:07 INFO  : 'jtag frequency' command is executed.
15:09:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:09:07 INFO  : Context for 'APU' is selected.
15:09:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:08 INFO  : Context for 'APU' is selected.
15:09:08 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:09:08 INFO  : 'psu_init' command is executed.
15:09:09 INFO  : 'after 1000' command is executed.
15:09:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:09:10 INFO  : 'after 1000' command is executed.
15:09:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:09:10 INFO  : 'catch {psu_protection}' command is executed.
15:09:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:11 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:11 INFO  : 'con' command is executed.
15:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:09:11 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:09:36 INFO  : Disconnected from the channel tcfchan#3.
15:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:09:41 INFO  : 'jtag frequency' command is executed.
15:09:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:09:41 INFO  : Context for 'APU' is selected.
15:09:41 INFO  : Cleared APU and A53 resets
15:09:41 INFO  : Context for 'RPU' is selected.
15:09:41 INFO  : Cleared RPU and R5 resets
15:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:09:48 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:09:48 INFO  : Context for 'APU' is selected.
15:09:48 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:48 INFO  : Context for 'APU' is selected.
15:09:48 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:09:49 INFO  : 'psu_init' command is executed.
15:09:50 INFO  : 'after 1000' command is executed.
15:09:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:09:51 INFO  : 'after 1000' command is executed.
15:09:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:09:51 INFO  : 'catch {psu_protection}' command is executed.
15:09:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:51 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:51 INFO  : 'con' command is executed.
15:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:09:51 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:14:20 INFO  : Disconnected from the channel tcfchan#4.
15:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:25 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:14:25 INFO  : 'jtag frequency' command is executed.
15:14:25 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:14:25 INFO  : Context for 'APU' is selected.
15:14:25 INFO  : Cleared APU and A53 resets
15:14:25 INFO  : Context for 'RPU' is selected.
15:14:25 INFO  : Cleared RPU and R5 resets
15:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:14:33 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:14:33 INFO  : Context for 'APU' is selected.
15:14:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:33 INFO  : Context for 'APU' is selected.
15:14:33 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:15:13 ERROR : 'psu_init' is cancelled.
15:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

15:15:13 INFO  : Issued abort command to xsdb.
15:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:15:33 INFO  : 'jtag frequency' command is executed.
15:15:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:15:33 INFO  : Context for 'APU' is selected.
15:15:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:33 INFO  : Context for 'APU' is selected.
15:15:33 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:15:34 INFO  : 'psu_init' command is executed.
15:15:35 INFO  : 'after 1000' command is executed.
15:15:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:15:36 INFO  : 'after 1000' command is executed.
15:15:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:15:36 INFO  : 'catch {psu_protection}' command is executed.
15:15:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:37 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:37 INFO  : 'con' command is executed.
15:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:15:37 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:29:34 INFO  : Refreshed build settings on project hello_dna
15:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:36:41 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:59 INFO  : Disconnected from the channel tcfchan#5.
15:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:05 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:37:05 INFO  : 'jtag frequency' command is executed.
15:37:05 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:37:05 INFO  : Context for 'APU' is selected.
15:37:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:05 INFO  : Context for 'APU' is selected.
15:37:05 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:37:06 INFO  : 'psu_init' command is executed.
15:37:07 INFO  : 'after 1000' command is executed.
15:37:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:37:08 INFO  : 'after 1000' command is executed.
15:37:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:37:08 INFO  : 'catch {psu_protection}' command is executed.
15:37:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:09 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:09 INFO  : 'con' command is executed.
15:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:37:09 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
15:47:38 INFO  : Disconnected from the channel tcfchan#6.
15:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:47:43 INFO  : 'jtag frequency' command is executed.
15:47:43 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:47:43 INFO  : Context for 'APU' is selected.
15:47:44 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:44 INFO  : Context for 'APU' is selected.
15:47:44 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:47:44 INFO  : 'psu_init' command is executed.
15:47:45 INFO  : 'after 1000' command is executed.
15:47:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:47:47 INFO  : 'after 1000' command is executed.
15:47:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:47:47 INFO  : 'catch {psu_protection}' command is executed.
15:47:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:47 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:47 INFO  : 'con' command is executed.
15:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:47:47 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
16:57:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1568649381000,  Project:1568640509000
16:57:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:57:26 INFO  : Copied contents of /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:57:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:57:35 INFO  : 
16:57:36 INFO  : Updating hardware inferred compiler options for hello_dna.
16:57:36 INFO  : Clearing existing target manager status.
16:57:36 INFO  : Closing and re-opening the MSS file of ther project hello_dna_bsp
16:57:38 INFO  : Closing and re-opening the MSS file of ther project hello_dna_bsp
16:57:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:57:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
16:58:29 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:36 INFO  : Disconnected from the channel tcfchan#7.
16:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:58:37 INFO  : 'jtag frequency' command is executed.
16:58:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:58:37 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:59:14 ERROR : 'psu_init' is cancelled.
16:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

16:59:14 INFO  : Issued abort command to xsdb.
16:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
16:59:37 INFO  : 'jtag frequency' command is executed.
16:59:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
16:59:37 INFO  : Context for 'APU' is selected.
16:59:37 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:37 INFO  : Context for 'APU' is selected.
16:59:37 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
16:59:38 INFO  : 'psu_init' command is executed.
16:59:39 INFO  : 'after 1000' command is executed.
16:59:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:59:40 INFO  : 'after 1000' command is executed.
16:59:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:59:40 INFO  : 'catch {psu_protection}' command is executed.
16:59:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:41 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:41 INFO  : 'con' command is executed.
16:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

16:59:41 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
17:03:34 INFO  : Disconnected from the channel tcfchan#8.
17:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:03:39 INFO  : 'jtag frequency' command is executed.
17:03:39 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:03:39 INFO  : Context for 'APU' is selected.
17:03:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:40 INFO  : Context for 'APU' is selected.
17:03:40 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:03:40 INFO  : 'psu_init' command is executed.
17:03:41 INFO  : 'after 1000' command is executed.
17:03:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:03:42 INFO  : 'after 1000' command is executed.
17:03:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:03:43 INFO  : 'catch {psu_protection}' command is executed.
17:03:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:43 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:43 INFO  : 'con' command is executed.
17:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:03:43 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
17:07:45 INFO  : Disconnected from the channel tcfchan#9.
17:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:47 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:07:47 INFO  : 'jtag frequency' command is executed.
17:07:47 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:07:47 INFO  : Context for 'APU' is selected.
17:07:47 INFO  : Hardware design information is loaded from '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:47 INFO  : Context for 'APU' is selected.
17:07:47 INFO  : Sourcing of '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:07:48 INFO  : 'psu_init' command is executed.
17:07:49 INFO  : 'after 1000' command is executed.
17:07:49 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:07:50 INFO  : 'after 1000' command is executed.
17:07:50 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:07:50 INFO  : 'catch {psu_protection}' command is executed.
17:07:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:50 INFO  : The application '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/alex/GitHub/zynq-dna/zynq-dna.sdk/hello_dna/Debug/hello_dna.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:50 INFO  : 'con' command is executed.
17:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:07:50 INFO  : Launch script is exported to file '/home/alex/GitHub/zynq-dna/zynq-dna.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_dna.elf_on_local.tcl'
