xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../ipstatic"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,C:/Users/Nhan Nguyen/Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../ipstatic"
clk_wiz_0.v,verilog,xil_defaultlib,C:/Users/Nhan Nguyen/Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="../../ipstatic"
delay.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/delay.v,incdir="../../ipstatic"
pulse.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/pulse.v,incdir="../../ipstatic"
top.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/top.v,incdir="../../ipstatic"
trigger.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/trigger.v,incdir="../../ipstatic"
uart_rx.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/uart_rx.v,incdir="../../ipstatic"
uart_tx.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/uart_tx.v,incdir="../../ipstatic"
uint32_receiver.v,verilog,xil_defaultlib,../../../../Downloads/chipfail-glitcher-master/chipfail-glitcher.srcs/sources_1/new/uint32_receiver.v,incdir="../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
