Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jan 14 16:29:11 2019

drc -z vga_test.ncd vga_test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   m1/mode[3]_PWR_4_o_equal_1_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
