-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\VSD_6ph_30deg_HDL\VSD_6ph_ip_dut.vhd
-- Created: 2022-08-10 09:37:26
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: VSD_6ph_ip_dut
-- Source Path: VSD_6ph_ip/VSD_6ph_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY VSD_6ph_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        a1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        b1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        c1                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        a2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        b2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        c2                                :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        pu_conv_valid                     :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        alpha                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        beta                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        x1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        y1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z1                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z2                                :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        vsd_done                          :   OUT   std_logic;  -- ufix1
        alpha_AXI                         :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        beta_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        x_AXI                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        y_AXI                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z1_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        z2_AXI                            :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
        );
END VSD_6ph_ip_dut;


ARCHITECTURE rtl OF VSD_6ph_ip_dut IS

  -- Component Declarations
  COMPONENT VSD_6ph_ip_src_uz_vsd_6ph_30deg
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          a1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          b1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c1                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          a2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          b2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          c2                              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          pu_conv_valid                   :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          alpha                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          beta                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          x1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          y1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z2                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          vsd_done                        :   OUT   std_logic;  -- ufix1
          alpha_AXI                       :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          beta_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          x_AXI                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          y_AXI                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z1_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          z2_AXI                          :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : VSD_6ph_ip_src_uz_vsd_6ph_30deg
    USE ENTITY work.VSD_6ph_ip_src_uz_vsd_6ph_30deg(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL pu_conv_valid_sig                : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL alpha_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL beta_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL x1_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL y1_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z1_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z2_sig                           : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL vsd_done_sig                     : std_logic;  -- ufix1
  SIGNAL alpha_AXI_sig                    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL beta_AXI_sig                     : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL x_AXI_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL y_AXI_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z1_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z2_AXI_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18

BEGIN
  u_VSD_6ph_ip_src_uz_vsd_6ph_30deg : VSD_6ph_ip_src_uz_vsd_6ph_30deg
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              a1 => a1,  -- sfix18_En15
              b1 => b1,  -- sfix18_En15
              c1 => c1,  -- sfix18_En15
              a2 => a2,  -- sfix18_En15
              b2 => b2,  -- sfix18_En15
              c2 => c2,  -- sfix18_En15
              pu_conv_valid => pu_conv_valid_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              alpha => alpha_sig,  -- sfix18_En11
              beta => beta_sig,  -- sfix18_En11
              x1 => x1_sig,  -- sfix18_En11
              y1 => y1_sig,  -- sfix18_En11
              z1 => z1_sig,  -- sfix18_En11
              z2 => z2_sig,  -- sfix18_En11
              vsd_done => vsd_done_sig,  -- ufix1
              alpha_AXI => alpha_AXI_sig,  -- sfix18_En11
              beta_AXI => beta_AXI_sig,  -- sfix18_En11
              x_AXI => x_AXI_sig,  -- sfix18_En11
              y_AXI => y_AXI_sig,  -- sfix18_En11
              z1_AXI => z1_AXI_sig,  -- sfix18_En11
              z2_AXI => z2_AXI_sig  -- sfix18_En11
              );

  pu_conv_valid_sig <= pu_conv_valid;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  alpha <= alpha_sig;

  beta <= beta_sig;

  x1 <= x1_sig;

  y1 <= y1_sig;

  z1 <= z1_sig;

  z2 <= z2_sig;

  vsd_done <= vsd_done_sig;

  alpha_AXI <= alpha_AXI_sig;

  beta_AXI <= beta_AXI_sig;

  x_AXI <= x_AXI_sig;

  y_AXI <= y_AXI_sig;

  z1_AXI <= z1_AXI_sig;

  z2_AXI <= z2_AXI_sig;

END rtl;

