module Memory (
    input clk,          
    input [11:0] addr, 
    output [31:0] data_out 
);

    reg [31:0] memory [0:4095];
    merrory[32'h0000_0000] <=32'd1;
	 merrory[32'h0000_0004] <=32'd2;
	 merrory[32'h0000_0008] <=32'd3;
    always @(posedge clk) begin
            memory[addr] <= data_in;
        end
    end

    always @* begin
        // 根据地址信号读取数据
        data_out = memory[addr];
    end

endmodule
