// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fake_trigger_fake_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.242000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=714,HLS_SYN_LUT=703,HLS_VERSION=2022_1}" *)

module fake_trigger (
        ap_clk,
        ap_rst_n,
        timestamp_TDATA,
        timestamp_TVALID,
        timestamp_TREADY,
        photons_lane_0_TDATA,
        photons_lane_0_TVALID,
        photons_lane_0_TREADY,
        photons_lane_1_TDATA,
        photons_lane_1_TVALID,
        photons_lane_1_TREADY,
        photons_lane_2_TDATA,
        photons_lane_2_TVALID,
        photons_lane_2_TREADY,
        photons_lane_3_TDATA,
        photons_lane_3_TVALID,
        photons_lane_3_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 13;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [39:0] timestamp_TDATA;
input   timestamp_TVALID;
output   timestamp_TREADY;
output  [63:0] photons_lane_0_TDATA;
output   photons_lane_0_TVALID;
input   photons_lane_0_TREADY;
output  [63:0] photons_lane_1_TDATA;
output   photons_lane_1_TVALID;
input   photons_lane_1_TREADY;
output  [63:0] photons_lane_2_TDATA;
output   photons_lane_2_TVALID;
input   photons_lane_2_TREADY;
output  [63:0] photons_lane_3_TDATA;
output   photons_lane_3_TVALID;
input   photons_lane_3_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [8:0] threshoffs_address0;
reg    threshoffs_ce0;
wire   [63:0] threshoffs_q0;
reg   [8:0] group_V;
reg   [7:0] since_cache_since_3;
reg   [7:0] since_cache_since_2;
reg   [7:0] since_cache_since_1;
reg   [7:0] since_cache_since;
wire   [8:0] since_data_address0;
reg    since_data_ce0;
reg    since_data_we0;
wire   [31:0] since_data_d0;
wire   [8:0] since_data_address1;
reg    since_data_ce1;
wire   [31:0] since_data_q1;
reg   [7:0] photon_cache_lane_time_3;
reg   [15:0] photon_cache_lane_phase_2;
reg   [7:0] photon_cache_lane_time_2;
reg   [15:0] photon_cache_lane_phase_1;
reg   [7:0] photon_cache_lane_time_1;
reg   [15:0] photon_cache_lane_phase;
reg   [7:0] photon_cache_lane_time;
reg   [15:0] photon_cache_lane_phase_3;
wire   [8:0] photon_data_address0;
reg    photon_data_ce0;
reg    photon_data_we0;
wire   [95:0] photon_data_d0;
wire   [8:0] photon_data_address1;
reg    photon_data_ce1;
wire   [95:0] photon_data_q1;
reg   [15:0] phase;
reg    timestamp_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    photons_lane_0_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] emit_reg_977;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] emit_reg_977_pp0_iter3_reg;
reg    photons_lane_1_TDATA_blk_n;
reg   [0:0] emit_1_reg_981;
reg   [0:0] emit_1_reg_981_pp0_iter3_reg;
reg    photons_lane_2_TDATA_blk_n;
reg   [0:0] emit_2_reg_985;
reg   [0:0] emit_2_reg_985_pp0_iter3_reg;
reg    photons_lane_3_TDATA_blk_n;
reg   [0:0] emit_3_reg_989;
reg   [0:0] emit_3_reg_989_pp0_iter3_reg;
wire   [35:0] tmp_fu_265_p1;
reg   [35:0] tmp_reg_842;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
wire    regslice_both_photons_lane_0_U_apdone_blk;
wire    regslice_both_photons_lane_1_U_apdone_blk;
wire    regslice_both_photons_lane_2_U_apdone_blk;
wire    regslice_both_photons_lane_3_U_apdone_blk;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
reg   [35:0] tmp_reg_842_pp0_iter1_reg;
reg   [35:0] tmp_reg_842_pp0_iter2_reg;
reg   [8:0] p_Val2_s_reg_850;
reg   [8:0] p_Val2_s_reg_850_pp0_iter1_reg;
reg   [8:0] p_Val2_s_reg_850_pp0_iter2_reg;
wire   [8:0] last_group_fu_308_p2;
reg   [8:0] last_group_reg_872;
wire   [7:0] sinces_since_fu_313_p1;
reg   [7:0] sinces_since_reg_877;
reg   [7:0] sinces_since_1_reg_884;
reg   [7:0] sinces_since_2_reg_891;
reg   [7:0] sinces_since_3_reg_898;
wire   [7:0] photons_lane_time_4_fu_347_p1;
reg   [7:0] photons_lane_time_4_reg_905;
reg   [7:0] photons_lane_time_4_reg_905_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_6_reg_911;
reg   [15:0] photons_lane_phase_6_reg_911_pp0_iter2_reg;
reg   [7:0] photons_lane_time_1_reg_917;
reg   [7:0] photons_lane_time_1_reg_917_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_reg_923;
reg   [15:0] photons_lane_phase_reg_923_pp0_iter2_reg;
reg   [7:0] photons_lane_time_2_reg_929;
reg   [7:0] photons_lane_time_2_reg_929_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_4_reg_935;
reg   [15:0] photons_lane_phase_4_reg_935_pp0_iter2_reg;
reg   [7:0] photons_lane_time_3_reg_941;
reg   [7:0] photons_lane_time_3_reg_941_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_5_reg_947;
reg   [15:0] photons_lane_phase_5_reg_947_pp0_iter2_reg;
reg   [7:0] hoffs_reg_953;
reg   [7:0] hoffs_1_reg_959;
reg   [7:0] hoffs_2_reg_965;
reg   [7:0] hoffs_3_reg_971;
wire   [0:0] emit_fu_553_p2;
wire   [0:0] emit_1_fu_581_p2;
wire   [0:0] emit_2_fu_609_p2;
wire   [0:0] emit_3_fu_637_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
wire   [63:0] zext_ln587_1_fu_273_p1;
wire   [63:0] zext_ln587_fu_461_p1;
wire   [8:0] add_ln886_fu_280_p2;
wire   [7:0] sinces_since_5_fu_563_p3;
wire   [7:0] sinces_since_7_fu_591_p3;
wire   [7:0] sinces_since_9_fu_619_p3;
wire   [7:0] sinces_since_11_fu_647_p3;
wire   [7:0] photons_lane_time_fu_570_p3;
wire   [7:0] photons_lane_time_5_fu_598_p3;
wire   [7:0] photons_lane_time_6_fu_626_p3;
wire   [7:0] photons_lane_time_7_fu_654_p3;
wire   [15:0] add_ln265_fu_296_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] trig_fu_548_p2;
wire   [7:0] new_since_fu_558_p2;
wire   [0:0] trig_1_fu_576_p2;
wire   [7:0] new_since_1_fu_586_p2;
wire   [0:0] trig_2_fu_604_p2;
wire   [7:0] new_since_2_fu_614_p2;
wire   [0:0] trig_3_fu_632_p2;
wire   [7:0] new_since_3_fu_642_p2;
wire   [35:0] zext_ln232_fu_735_p1;
wire   [35:0] photon_out_time_V_fu_738_p2;
wire   [62:0] tmp_1_fu_743_p5;
wire   [10:0] photon_out_id_V_fu_728_p3;
wire   [35:0] zext_ln232_1_fu_764_p1;
wire   [10:0] photon_out_id_V_1_fu_758_p2;
wire   [35:0] photon_out_time_V_1_fu_767_p2;
wire   [62:0] tmp_3_fu_772_p4;
wire   [35:0] zext_ln232_2_fu_792_p1;
wire   [10:0] photon_out_id_V_2_fu_786_p2;
wire   [35:0] photon_out_time_V_2_fu_795_p2;
wire   [62:0] tmp_5_fu_800_p4;
wire   [35:0] zext_ln232_3_fu_820_p1;
wire   [10:0] photon_out_id_V_3_fu_814_p2;
wire   [35:0] photon_out_time_V_3_fu_823_p2;
wire   [62:0] tmp_7_fu_828_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_timestamp_U_apdone_blk;
wire   [39:0] timestamp_TDATA_int_regslice;
wire    timestamp_TVALID_int_regslice;
reg    timestamp_TREADY_int_regslice;
wire    regslice_both_timestamp_U_ack_in;
wire   [63:0] photons_lane_0_TDATA_int_regslice;
reg    photons_lane_0_TVALID_int_regslice;
wire    photons_lane_0_TREADY_int_regslice;
wire    regslice_both_photons_lane_0_U_vld_out;
wire   [63:0] photons_lane_1_TDATA_int_regslice;
reg    photons_lane_1_TVALID_int_regslice;
wire    photons_lane_1_TREADY_int_regslice;
wire    regslice_both_photons_lane_1_U_vld_out;
wire   [63:0] photons_lane_2_TDATA_int_regslice;
reg    photons_lane_2_TVALID_int_regslice;
wire    photons_lane_2_TREADY_int_regslice;
wire    regslice_both_photons_lane_2_U_vld_out;
wire   [63:0] photons_lane_3_TDATA_int_regslice;
reg    photons_lane_3_TVALID_int_regslice;
wire    photons_lane_3_TREADY_int_regslice;
wire    regslice_both_photons_lane_3_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 group_V = 9'd0;
#0 since_cache_since_3 = 8'd0;
#0 since_cache_since_2 = 8'd0;
#0 since_cache_since_1 = 8'd0;
#0 since_cache_since = 8'd0;
#0 photon_cache_lane_time_3 = 8'd0;
#0 photon_cache_lane_phase_2 = 16'd0;
#0 photon_cache_lane_time_2 = 8'd0;
#0 photon_cache_lane_phase_1 = 16'd0;
#0 photon_cache_lane_time_1 = 8'd0;
#0 photon_cache_lane_phase = 16'd0;
#0 photon_cache_lane_time = 8'd0;
#0 photon_cache_lane_phase_3 = 16'd0;
#0 phase = 16'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

fake_trigger_since_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
since_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(since_data_address0),
    .ce0(since_data_ce0),
    .we0(since_data_we0),
    .d0(since_data_d0),
    .address1(since_data_address1),
    .ce1(since_data_ce1),
    .q1(since_data_q1)
);

fake_trigger_photon_data_RAM_AUTO_1R1W #(
    .DataWidth( 96 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
photon_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(photon_data_address0),
    .ce0(photon_data_ce0),
    .we0(photon_data_we0),
    .d0(photon_data_d0),
    .address1(photon_data_address1),
    .ce1(photon_data_ce1),
    .q1(photon_data_q1)
);

fake_trigger_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .threshoffs_address0(threshoffs_address0),
    .threshoffs_ce0(threshoffs_ce0),
    .threshoffs_q0(threshoffs_q0)
);

fake_trigger_regslice_both #(
    .DataWidth( 40 ))
regslice_both_timestamp_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(timestamp_TDATA),
    .vld_in(timestamp_TVALID),
    .ack_in(regslice_both_timestamp_U_ack_in),
    .data_out(timestamp_TDATA_int_regslice),
    .vld_out(timestamp_TVALID_int_regslice),
    .ack_out(timestamp_TREADY_int_regslice),
    .apdone_blk(regslice_both_timestamp_U_apdone_blk)
);

fake_trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_0_TDATA_int_regslice),
    .vld_in(photons_lane_0_TVALID_int_regslice),
    .ack_in(photons_lane_0_TREADY_int_regslice),
    .data_out(photons_lane_0_TDATA),
    .vld_out(regslice_both_photons_lane_0_U_vld_out),
    .ack_out(photons_lane_0_TREADY),
    .apdone_blk(regslice_both_photons_lane_0_U_apdone_blk)
);

fake_trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_1_TDATA_int_regslice),
    .vld_in(photons_lane_1_TVALID_int_regslice),
    .ack_in(photons_lane_1_TREADY_int_regslice),
    .data_out(photons_lane_1_TDATA),
    .vld_out(regslice_both_photons_lane_1_U_vld_out),
    .ack_out(photons_lane_1_TREADY),
    .apdone_blk(regslice_both_photons_lane_1_U_apdone_blk)
);

fake_trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_2_TDATA_int_regslice),
    .vld_in(photons_lane_2_TVALID_int_regslice),
    .ack_in(photons_lane_2_TREADY_int_regslice),
    .data_out(photons_lane_2_TDATA),
    .vld_out(regslice_both_photons_lane_2_U_vld_out),
    .ack_out(photons_lane_2_TREADY),
    .apdone_blk(regslice_both_photons_lane_2_U_apdone_blk)
);

fake_trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photons_lane_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photons_lane_3_TDATA_int_regslice),
    .vld_in(photons_lane_3_TVALID_int_regslice),
    .ack_in(photons_lane_3_TREADY_int_regslice),
    .data_out(photons_lane_3_TDATA),
    .vld_out(regslice_both_photons_lane_3_U_vld_out),
    .ack_out(photons_lane_3_TREADY),
    .apdone_blk(regslice_both_photons_lane_3_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        emit_1_reg_981 <= emit_1_fu_581_p2;
        emit_1_reg_981_pp0_iter3_reg <= emit_1_reg_981;
        emit_2_reg_985 <= emit_2_fu_609_p2;
        emit_2_reg_985_pp0_iter3_reg <= emit_2_reg_985;
        emit_3_reg_989 <= emit_3_fu_637_p2;
        emit_3_reg_989_pp0_iter3_reg <= emit_3_reg_989;
        emit_reg_977 <= emit_fu_553_p2;
        emit_reg_977_pp0_iter3_reg <= emit_reg_977;
        p_Val2_s_reg_850_pp0_iter2_reg <= p_Val2_s_reg_850_pp0_iter1_reg;
        photons_lane_phase_4_reg_935_pp0_iter2_reg <= photons_lane_phase_4_reg_935;
        photons_lane_phase_5_reg_947_pp0_iter2_reg <= photons_lane_phase_5_reg_947;
        photons_lane_phase_6_reg_911_pp0_iter2_reg <= photons_lane_phase_6_reg_911;
        photons_lane_phase_reg_923_pp0_iter2_reg <= photons_lane_phase_reg_923;
        photons_lane_time_1_reg_917_pp0_iter2_reg <= photons_lane_time_1_reg_917;
        photons_lane_time_2_reg_929_pp0_iter2_reg <= photons_lane_time_2_reg_929;
        photons_lane_time_3_reg_941_pp0_iter2_reg <= photons_lane_time_3_reg_941;
        photons_lane_time_4_reg_905_pp0_iter2_reg <= photons_lane_time_4_reg_905;
        tmp_reg_842_pp0_iter2_reg <= tmp_reg_842_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        group_V <= add_ln886_fu_280_p2;
        phase <= add_ln265_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hoffs_1_reg_959 <= {{threshoffs_q0[31:24]}};
        hoffs_2_reg_965 <= {{threshoffs_q0[47:40]}};
        hoffs_3_reg_971 <= {{threshoffs_q0[63:56]}};
        hoffs_reg_953 <= {{threshoffs_q0[15:8]}};
        last_group_reg_872 <= last_group_fu_308_p2;
        p_Val2_s_reg_850 <= group_V;
        p_Val2_s_reg_850_pp0_iter1_reg <= p_Val2_s_reg_850;
        photons_lane_phase_4_reg_935 <= {{photon_data_q1[71:56]}};
        photons_lane_phase_5_reg_947 <= {{photon_data_q1[95:80]}};
        photons_lane_phase_6_reg_911 <= {{photon_data_q1[23:8]}};
        photons_lane_phase_reg_923 <= {{photon_data_q1[47:32]}};
        photons_lane_time_1_reg_917 <= {{photon_data_q1[31:24]}};
        photons_lane_time_2_reg_929 <= {{photon_data_q1[55:48]}};
        photons_lane_time_3_reg_941 <= {{photon_data_q1[79:72]}};
        photons_lane_time_4_reg_905 <= photons_lane_time_4_fu_347_p1;
        sinces_since_1_reg_884 <= {{since_data_q1[15:8]}};
        sinces_since_2_reg_891 <= {{since_data_q1[23:16]}};
        sinces_since_3_reg_898 <= {{since_data_q1[31:24]}};
        sinces_since_reg_877 <= sinces_since_fu_313_p1;
        tmp_reg_842 <= tmp_fu_265_p1;
        tmp_reg_842_pp0_iter1_reg <= tmp_reg_842;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        photon_cache_lane_phase <= photons_lane_phase_4_reg_935;
        photon_cache_lane_phase_1 <= photons_lane_phase_reg_923;
        photon_cache_lane_phase_2 <= photons_lane_phase_6_reg_911;
        photon_cache_lane_phase_3 <= photons_lane_phase_5_reg_947;
        photon_cache_lane_time <= photons_lane_time_7_fu_654_p3;
        photon_cache_lane_time_1 <= photons_lane_time_6_fu_626_p3;
        photon_cache_lane_time_2 <= photons_lane_time_5_fu_598_p3;
        photon_cache_lane_time_3 <= photons_lane_time_fu_570_p3;
        since_cache_since <= sinces_since_11_fu_647_p3;
        since_cache_since_1 <= sinces_since_9_fu_619_p3;
        since_cache_since_2 <= sinces_since_7_fu_591_p3;
        since_cache_since_3 <= sinces_since_5_fu_563_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        photon_data_ce0 = 1'b1;
    end else begin
        photon_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        photon_data_ce1 = 1'b1;
    end else begin
        photon_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        photon_data_we0 = 1'b1;
    end else begin
        photon_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((emit_reg_977_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((emit_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        photons_lane_0_TDATA_blk_n = photons_lane_0_TREADY_int_regslice;
    end else begin
        photons_lane_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((emit_reg_977 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photons_lane_0_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_0_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_1_reg_981 == 1'd1)))) begin
        photons_lane_1_TDATA_blk_n = photons_lane_1_TREADY_int_regslice;
    end else begin
        photons_lane_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (emit_1_reg_981 == 1'd1))) begin
        photons_lane_1_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_1_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_2_reg_985 == 1'd1)))) begin
        photons_lane_2_TDATA_blk_n = photons_lane_2_TREADY_int_regslice;
    end else begin
        photons_lane_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (emit_2_reg_985 == 1'd1))) begin
        photons_lane_2_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_2_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (emit_3_reg_989 == 1'd1)))) begin
        photons_lane_3_TDATA_blk_n = photons_lane_3_TREADY_int_regslice;
    end else begin
        photons_lane_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (emit_3_reg_989 == 1'd1))) begin
        photons_lane_3_TVALID_int_regslice = 1'b1;
    end else begin
        photons_lane_3_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        since_data_ce0 = 1'b1;
    end else begin
        since_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        since_data_ce1 = 1'b1;
    end else begin
        since_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        since_data_we0 = 1'b1;
    end else begin
        since_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshoffs_ce0 = 1'b1;
    end else begin
        threshoffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timestamp_TDATA_blk_n = timestamp_TVALID_int_regslice;
    end else begin
        timestamp_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timestamp_TREADY_int_regslice = 1'b1;
    end else begin
        timestamp_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln265_fu_296_p2 = (phase + 16'd1);

assign add_ln886_fu_280_p2 = (group_V + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & ((regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | ((emit_reg_977_pp0_iter3_reg == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((emit_reg_977 == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989 == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985 == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981 == 1'd1)))) | ((1'b1 == 1'b1) & (timestamp_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | ((emit_reg_977_pp0_iter3_reg == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((emit_reg_977 == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989 == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985 == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981 == 1'd1)))) | ((1'b1 == 1'b1) & (timestamp_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | ((emit_reg_977_pp0_iter3_reg == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((emit_reg_977 == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989 == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985 == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981 == 1'd1)))) | ((1'b1 == 1'b1) & (timestamp_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (timestamp_TVALID_int_regslice == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((emit_reg_977 == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989 == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985 == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981 == 1'd1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((emit_reg_977 == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989 == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985 == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981 == 1'd1)));
end

always @ (*) begin
    ap_block_state5_io = (((emit_reg_977_pp0_iter3_reg == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((regslice_both_photons_lane_3_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_2_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_1_U_apdone_blk == 1'b1) | (regslice_both_photons_lane_0_U_apdone_blk == 1'b1) | ((emit_reg_977_pp0_iter3_reg == 1'd1) & (photons_lane_0_TREADY_int_regslice == 1'b0)) | ((photons_lane_3_TREADY_int_regslice == 1'b0) & (emit_3_reg_989_pp0_iter3_reg == 1'd1)) | ((photons_lane_2_TREADY_int_regslice == 1'b0) & (emit_2_reg_985_pp0_iter3_reg == 1'd1)) | ((photons_lane_1_TREADY_int_regslice == 1'b0) & (emit_1_reg_981_pp0_iter3_reg == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign emit_1_fu_581_p2 = ((sinces_since_1_reg_884 == 8'd1) ? 1'b1 : 1'b0);

assign emit_2_fu_609_p2 = ((sinces_since_2_reg_891 == 8'd1) ? 1'b1 : 1'b0);

assign emit_3_fu_637_p2 = ((sinces_since_3_reg_898 == 8'd1) ? 1'b1 : 1'b0);

assign emit_fu_553_p2 = ((sinces_since_reg_877 == 8'd1) ? 1'b1 : 1'b0);

assign last_group_fu_308_p2 = ($signed(p_Val2_s_reg_850) + $signed(9'd511));

assign new_since_1_fu_586_p2 = ($signed(sinces_since_1_reg_884) + $signed(8'd255));

assign new_since_2_fu_614_p2 = ($signed(sinces_since_2_reg_891) + $signed(8'd255));

assign new_since_3_fu_642_p2 = ($signed(sinces_since_3_reg_898) + $signed(8'd255));

assign new_since_fu_558_p2 = ($signed(sinces_since_reg_877) + $signed(8'd255));

assign photon_data_address0 = zext_ln587_fu_461_p1;

assign photon_data_address1 = zext_ln587_1_fu_273_p1;

assign photon_data_d0 = {{{{{{{{photon_cache_lane_phase_3}, {photon_cache_lane_time}}, {photon_cache_lane_phase}}, {photon_cache_lane_time_1}}, {photon_cache_lane_phase_1}}, {photon_cache_lane_time_2}}, {photon_cache_lane_phase_2}}, {photon_cache_lane_time_3}};

assign photon_out_id_V_1_fu_758_p2 = (photon_out_id_V_fu_728_p3 | 11'd1);

assign photon_out_id_V_2_fu_786_p2 = (photon_out_id_V_fu_728_p3 | 11'd2);

assign photon_out_id_V_3_fu_814_p2 = (photon_out_id_V_fu_728_p3 | 11'd3);

assign photon_out_id_V_fu_728_p3 = {{p_Val2_s_reg_850_pp0_iter2_reg}, {2'd0}};

assign photon_out_time_V_1_fu_767_p2 = (tmp_reg_842_pp0_iter2_reg - zext_ln232_1_fu_764_p1);

assign photon_out_time_V_2_fu_795_p2 = (tmp_reg_842_pp0_iter2_reg - zext_ln232_2_fu_792_p1);

assign photon_out_time_V_3_fu_823_p2 = (tmp_reg_842_pp0_iter2_reg - zext_ln232_3_fu_820_p1);

assign photon_out_time_V_fu_738_p2 = (tmp_reg_842_pp0_iter2_reg - zext_ln232_fu_735_p1);

assign photons_lane_0_TDATA_int_regslice = tmp_1_fu_743_p5;

assign photons_lane_0_TVALID = regslice_both_photons_lane_0_U_vld_out;

assign photons_lane_1_TDATA_int_regslice = tmp_3_fu_772_p4;

assign photons_lane_1_TVALID = regslice_both_photons_lane_1_U_vld_out;

assign photons_lane_2_TDATA_int_regslice = tmp_5_fu_800_p4;

assign photons_lane_2_TVALID = regslice_both_photons_lane_2_U_vld_out;

assign photons_lane_3_TDATA_int_regslice = tmp_7_fu_828_p4;

assign photons_lane_3_TVALID = regslice_both_photons_lane_3_U_vld_out;

assign photons_lane_time_4_fu_347_p1 = photon_data_q1[7:0];

assign photons_lane_time_5_fu_598_p3 = ((trig_1_fu_576_p2[0:0] == 1'b1) ? hoffs_1_reg_959 : photons_lane_time_1_reg_917);

assign photons_lane_time_6_fu_626_p3 = ((trig_2_fu_604_p2[0:0] == 1'b1) ? hoffs_2_reg_965 : photons_lane_time_2_reg_929);

assign photons_lane_time_7_fu_654_p3 = ((trig_3_fu_632_p2[0:0] == 1'b1) ? hoffs_3_reg_971 : photons_lane_time_3_reg_941);

assign photons_lane_time_fu_570_p3 = ((trig_fu_548_p2[0:0] == 1'b1) ? hoffs_reg_953 : photons_lane_time_4_reg_905);

assign since_data_address0 = zext_ln587_fu_461_p1;

assign since_data_address1 = zext_ln587_1_fu_273_p1;

assign since_data_d0 = {{{{since_cache_since}, {since_cache_since_1}}, {since_cache_since_2}}, {since_cache_since_3}};

assign sinces_since_11_fu_647_p3 = ((trig_3_fu_632_p2[0:0] == 1'b1) ? hoffs_3_reg_971 : new_since_3_fu_642_p2);

assign sinces_since_5_fu_563_p3 = ((trig_fu_548_p2[0:0] == 1'b1) ? hoffs_reg_953 : new_since_fu_558_p2);

assign sinces_since_7_fu_591_p3 = ((trig_1_fu_576_p2[0:0] == 1'b1) ? hoffs_1_reg_959 : new_since_1_fu_586_p2);

assign sinces_since_9_fu_619_p3 = ((trig_2_fu_604_p2[0:0] == 1'b1) ? hoffs_2_reg_965 : new_since_2_fu_614_p2);

assign sinces_since_fu_313_p1 = since_data_q1[7:0];

assign threshoffs_address0 = zext_ln587_1_fu_273_p1;

assign timestamp_TREADY = regslice_both_timestamp_U_ack_in;

assign tmp_1_fu_743_p5 = {{{{p_Val2_s_reg_850_pp0_iter2_reg}, {2'd0}}, {photons_lane_phase_6_reg_911_pp0_iter2_reg}}, {photon_out_time_V_fu_738_p2}};

assign tmp_3_fu_772_p4 = {{{photon_out_id_V_1_fu_758_p2}, {photons_lane_phase_reg_923_pp0_iter2_reg}}, {photon_out_time_V_1_fu_767_p2}};

assign tmp_5_fu_800_p4 = {{{photon_out_id_V_2_fu_786_p2}, {photons_lane_phase_4_reg_935_pp0_iter2_reg}}, {photon_out_time_V_2_fu_795_p2}};

assign tmp_7_fu_828_p4 = {{{photon_out_id_V_3_fu_814_p2}, {photons_lane_phase_5_reg_947_pp0_iter2_reg}}, {photon_out_time_V_3_fu_823_p2}};

assign tmp_fu_265_p1 = timestamp_TDATA_int_regslice[35:0];

assign trig_1_fu_576_p2 = ((sinces_since_1_reg_884 == 8'd0) ? 1'b1 : 1'b0);

assign trig_2_fu_604_p2 = ((sinces_since_2_reg_891 == 8'd0) ? 1'b1 : 1'b0);

assign trig_3_fu_632_p2 = ((sinces_since_3_reg_898 == 8'd0) ? 1'b1 : 1'b0);

assign trig_fu_548_p2 = ((sinces_since_reg_877 == 8'd0) ? 1'b1 : 1'b0);

assign zext_ln232_1_fu_764_p1 = photons_lane_time_1_reg_917_pp0_iter2_reg;

assign zext_ln232_2_fu_792_p1 = photons_lane_time_2_reg_929_pp0_iter2_reg;

assign zext_ln232_3_fu_820_p1 = photons_lane_time_3_reg_941_pp0_iter2_reg;

assign zext_ln232_fu_735_p1 = photons_lane_time_4_reg_905_pp0_iter2_reg;

assign zext_ln587_1_fu_273_p1 = group_V;

assign zext_ln587_fu_461_p1 = last_group_reg_872;


reg find_kernel_block = 0;
// synthesis translate_off
`include "fake_trigger_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //fake_trigger

