// Seed: 1431310293
module module_0 (
    input supply1 id_0,
    input wor id_1
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    input  wand id_3,
    input  wire id_4,
    output wor  id_5
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7,
    input tri1 id_8
);
  reg id_10;
  always @(negedge ~{-1'b0} or posedge id_6)
    if (-1) begin : LABEL_0
      id_10 = id_3;
    end else $unsigned(26);
  ;
  final $clog2(65);
  ;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
