Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:12:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b/post_route_timing.rpt
| Design       : SizedFIFO_b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
D_IN[0]                        fifo_1/ram1/ram_reg/DIADI[0]   inf           
D_IN[10]                       fifo_1/ram1/ram_reg/DIADI[10]  inf           
D_IN[11]                       fifo_1/ram1/ram_reg/DIADI[11]  inf           
D_IN[12]                       fifo_1/ram1/ram_reg/DIADI[12]  inf           
D_IN[13]                       fifo_1/ram1/ram_reg/DIADI[13]  inf           
D_IN[14]                       fifo_1/ram1/ram_reg/DIADI[14]  inf           
D_IN[15]                       fifo_1/ram1/ram_reg/DIADI[15]  inf           
D_IN[16]                       fifo_1/ram1/ram_reg/DIADI[16]  inf           
D_IN[17]                       fifo_1/ram1/ram_reg/DIADI[17]  inf           
D_IN[18]                       fifo_1/ram1/ram_reg/DIADI[18]  inf           
D_IN[19]                       fifo_1/ram1/ram_reg/DIADI[19]  inf           
D_IN[1]                        fifo_1/ram1/ram_reg/DIADI[1]   inf           
D_IN[20]                       fifo_1/ram1/ram_reg/DIADI[20]  inf           
D_IN[21]                       fifo_1/ram1/ram_reg/DIADI[21]  inf           
D_IN[22]                       fifo_1/ram1/ram_reg/DIADI[22]  inf           
D_IN[23]                       fifo_1/ram1/ram_reg/DIADI[23]  inf           
D_IN[24]                       fifo_1/ram1/ram_reg/DIADI[24]  inf           
D_IN[25]                       fifo_1/ram1/ram_reg/DIADI[25]  inf           
D_IN[26]                       fifo_1/ram1/ram_reg/DIADI[26]  inf           
D_IN[27]                       fifo_1/ram1/ram_reg/DIADI[27]  inf           
D_IN[28]                       fifo_1/ram1/ram_reg/DIADI[28]  inf           
D_IN[29]                       fifo_1/ram1/ram_reg/DIADI[29]  inf           
D_IN[2]                        fifo_1/ram1/ram_reg/DIADI[2]   inf           
D_IN[30]                       fifo_1/ram1/ram_reg/DIADI[30]  inf           
D_IN[31]                       fifo_1/ram1/ram_reg/DIADI[31]  inf           
D_IN[3]                        fifo_1/ram1/ram_reg/DIADI[3]   inf           
D_IN[4]                        fifo_1/ram1/ram_reg/DIADI[4]   inf           
D_IN[5]                        fifo_1/ram1/ram_reg/DIADI[5]   inf           
D_IN[6]                        fifo_1/ram1/ram_reg/DIADI[6]   inf           
D_IN[7]                        fifo_1/ram1/ram_reg/DIADI[7]   inf           
D_IN[8]                        fifo_1/ram1/ram_reg/DIADI[8]   inf           
D_IN[9]                        fifo_1/ram1/ram_reg/DIADI[9]   inf           
ENQ                            fifo_1/ram1/ram_reg/WEA[0]     inf           
ENQ                            fifo_1/ram1/ram_reg/WEA[1]     inf           
ENQ                            fifo_1/ram1/ram_reg/WEA[2]     inf           
ENQ                            fifo_1/ram1/ram_reg/WEA[3]     inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[0]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[10]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[11]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[12]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[13]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[14]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[15]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[16]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[17]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[18]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[19]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[1]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[20]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[21]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[22]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[23]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[24]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[25]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[26]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[27]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[28]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[29]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[2]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[30]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[31]                      inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[3]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[4]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[5]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[6]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[7]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[8]                       inf           
fifo_1/ram1/ram_reg/CLKARDCLK  D_OUT[9]                       inf           



