`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:46 CST (Jun  9 2025 08:46:46 UTC)

module dut_GreaterThanEQ_1U_58_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire gte_15_26_n_1, gte_15_26_n_4, gte_15_26_n_5, n_16, n_17;
  OAI21X2 gte_15_26_g120(.A0 (gte_15_26_n_5), .A1 (n_17), .B0
       (gte_15_26_n_4), .Y (out1));
  NAND2BX1 gte_15_26_g122(.AN (in1[7]), .B (gte_15_26_n_1), .Y
       (gte_15_26_n_5));
  OR2XL gte_15_26_g123(.A (in1[7]), .B (in1[6]), .Y (gte_15_26_n_4));
  NOR2X2 gte_15_26_g126(.A (in1[5]), .B (in1[4]), .Y (gte_15_26_n_1));
  NAND2BX4 g2(.AN (in1[3]), .B (n_16), .Y (n_17));
  NAND3X8 g3(.A (in1[1]), .B (in1[0]), .C (in1[2]), .Y (n_16));
endmodule


