0.7
2020.2
Feb  8 2024
23:58:30
/home/psw/testcordicip/testcordicip.gen/sources_1/ip/cordic/sim/cordic.vhd,1719957442,vhdl,,,,cordic,,,,,,,,
/home/psw/testcordicip/testcordicip.gen/sources_1/ip/divider/sim/divider.v,1719955417,verilog,,/home/psw/testcordicip/testcordicip.gen/sources_1/ip/subtractor/sim/subtractor.v,,divider,,uvm,,,,,,
/home/psw/testcordicip/testcordicip.gen/sources_1/ip/multiplier/sim/multiplier.v,1719955457,verilog,,/home/psw/testcordicip/testcordicip.srcs/sources_1/new/cos.v,,multiplier,,uvm,,,,,,
/home/psw/testcordicip/testcordicip.gen/sources_1/ip/subtractor/sim/subtractor.v,1719963664,verilog,,/home/psw/testcordicip/testcordicip.gen/sources_1/ip/multiplier/sim/multiplier.v,,subtractor,,uvm,,,,,,
/home/psw/testcordicip/testcordicip.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/psw/testcordicip/testcordicip.srcs/sim_1/new/cos_tb.v,1720012694,systemVerilog,,,,example_sim,,uvm,,,,,,
/home/psw/testcordicip/testcordicip.srcs/sources_1/new/cos.v,1720015100,verilog,,,,FP_extract;Q2_VFixedToFloat32;Q2_VFloatToFixed32;Q3_VFixedToFloat32;Q3_VFloatToFixed32;RangeReducer;RegChain;Register;VCLZ32;VFixedToFloat32;VFloatToFixed32;cos;leadingOneDetector;sub,,uvm,,,,,,
