
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035433                       # Number of seconds simulated
sim_ticks                                 35433498723                       # Number of ticks simulated
final_tick                               563349755382                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 305943                       # Simulator instruction rate (inst/s)
host_op_rate                                   396112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3368970                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907200                       # Number of bytes of host memory used
host_seconds                                 10517.61                       # Real time elapsed on the host
sim_insts                                  3217790748                       # Number of instructions simulated
sim_ops                                    4166153086                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1180416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2048896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1851264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5085824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1610624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1610624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9222                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16007                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14463                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12583                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12583                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33313560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57823700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52246153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143531522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54186                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             148108                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45454840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45454840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45454840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33313560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57823700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52246153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188986362                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84972420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31069740                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25270562                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076638                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13131322                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12242120                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3189903                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91123                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34357517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169665274                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31069740                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15432023                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35641043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10656612                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5296314                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16786062                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       820708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83839529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48198486     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910231      2.28%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2487185      2.97%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3784821      4.51%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3670574      4.38%     71.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794390      3.33%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1648405      1.97%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494336      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16851101     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83839529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365645                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996710                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35499919                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5181125                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34346677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267386                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8544416                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5272521                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202978090                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8544416                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37366349                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1006546                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1441674                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32703919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2776620                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197097776                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          787                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198161                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       872517                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274600170                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917928698                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917928698                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103851123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        42011                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7853527                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18269225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9690258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186839                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3286855                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183198563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147569227                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       270717                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59587376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181180424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6548                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83839529                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896975                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29014828     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18458735     22.02%     56.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966282     14.27%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8113657      9.68%     80.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7603136      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058294      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2984594      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       894645      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745358      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83839529                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725712     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        150627     14.37%     83.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172209     16.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122808841     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084133      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14553595      9.86%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8105989      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147569227                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736672                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048552                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380297246                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242826640                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143421065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148617779                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499535                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7001294                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          852                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2467812                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8544416                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         583883                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97444                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183238447                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1189216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18269225                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9690258                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23216                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          852                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1171417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441932                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144731893                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13701187                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2837328                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21624135                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20271667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7922948                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703281                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143458374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143421065                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92135397                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258777404                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687854                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356041                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60334228                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2111025                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75295113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.152696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28923551     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21689864     28.81%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7981160     10.60%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4570436      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3821002      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1899337      2.52%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1858845      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800176      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3750742      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75295113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3750742                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254783022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375026150                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1132891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849724                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849724                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176852                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176852                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651275104                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198098945                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187469921                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84972420                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30720214                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24966712                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095704                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12827718                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11991527                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3242333                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88640                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30825551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170342263                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30720214                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15233860                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37472292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11252274                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6193742                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15098845                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       902312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83601771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46129479     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3293284      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2657427      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6471419      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1751983      2.10%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2255073      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1629809      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912375      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18500922     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83601771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361532                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004677                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32249827                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6006103                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36033956                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243289                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9068592                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5247767                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41931                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203682237                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81061                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9068592                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34612699                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1336748                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1185056                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33858348                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3540324                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196488224                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30968                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466597                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1100425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1356                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275101808                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917268728                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917268728                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168665866                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106435853                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40015                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22403                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9706927                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18325975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9325235                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3055129                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185826393                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147615890                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284284                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64186723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196066324                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83601771                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887217                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28903527     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18032683     21.57%     56.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11824936     14.14%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8740279     10.45%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7522028      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3899189      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3339210      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       626171      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713748      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83601771                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         863721     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177334     14.58%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175453     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122998852     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2101050      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16338      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14649748      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7849902      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147615890                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737221                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1216519                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380334350                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250052243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143861810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148832409                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553612                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7225448                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2798                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2382879                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9068592                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541280                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80325                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185864875                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       405827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18325975                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9325235                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432079                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145271864                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13746268                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2344022                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21390395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20493843                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7644127                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709635                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143957191                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143861810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93752967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264723069                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693041                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98811217                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121349734                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64515853                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2100117                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74533178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28855790     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20709031     27.78%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8424405     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4733451      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3874488      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1571240      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1870786      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939224      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3554763      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74533178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98811217                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121349734                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18042873                       # Number of memory references committed
system.switch_cpus1.commit.loads             11100520                       # Number of loads committed
system.switch_cpus1.commit.membars              16338                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17435738                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109340417                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3554763                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256844002                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380805667                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1370649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98811217                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121349734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98811217                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859947                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162862                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162862                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653523960                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198837012                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187923053                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84972420                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31004657                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27114739                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1962887                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15515219                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14911175                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2227243                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61680                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36569898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172539522                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31004657                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17138418                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35509338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9632756                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4119488                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18028095                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       779285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83857456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.367934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48348118     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1756786      2.09%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3212357      3.83%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3019293      3.60%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4976137      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5185873      6.18%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1226996      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          921517      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15210379     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83857456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364879                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.030536                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37722428                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3979390                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34364982                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137571                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7653081                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3365153                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5645                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     192994988                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7653081                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39302058                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1349012                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       454243                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32908570                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2190482                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187935542                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        751562                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       881400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249503304                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855368665                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855368665                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162442765                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87060539                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22103                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10818                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5865322                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28955401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6276742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       102866                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1719145                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177866649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21620                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150194002                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       199743                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53273320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146182561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83857456                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791063                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.842830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28957372     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15773583     18.81%     53.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13462023     16.05%     69.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8381982     10.00%     79.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8814617     10.51%     89.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5157101      6.15%     96.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2287335      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605100      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       418343      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83857456                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         589116     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189520     21.29%     87.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       111485     12.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117755609     78.40%     78.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1181659      0.79%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10802      0.01%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25891899     17.24%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5354033      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150194002                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767562                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             890121                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005926                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385335324                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231162042                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145298919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151084123                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       367722                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8252183                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1532431                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7653081                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         714555                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63028                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177888272                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       207293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28955401                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6276742                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10818                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1046706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1155072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2201778                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147391476                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24889079                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2802526                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30109060                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22279261                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5219981                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734580                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145461255                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145298919                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89260939                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217696594                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709954                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.410025                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109170723                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123989083                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53899916                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1968082                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76204375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322819                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34969555     45.89%     45.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16186001     21.24%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9070607     11.90%     79.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3067187      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2930140      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1206480      1.58%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3268323      4.29%     92.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       951247      1.25%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4554835      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76204375                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109170723                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123989083                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25447529                       # Number of memory references committed
system.switch_cpus2.commit.loads             20703218                       # Number of loads committed
system.switch_cpus2.commit.membars              10802                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19419040                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108227876                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1673947                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4554835                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249538539                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          363437631                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1114964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109170723                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123989083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109170723                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778344                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778344                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284778                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284778                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       681905663                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190385889                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199036735                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21604                       # number of misc regfile writes
system.l2.replacements                          39737                       # number of replacements
system.l2.tagsinuse                      32767.985158                       # Cycle average of tags in use
system.l2.total_refs                          1082827                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72505                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.934515                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           857.002428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.629824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3892.601125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.474431                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5289.133203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.931350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6067.752039                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5313.960193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5176.252992                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6141.247574                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026154                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.118793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161412                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.185173                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.162169                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.157967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.187416                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43019                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39614                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  138431                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55294                       # number of Writeback hits
system.l2.Writeback_hits::total                 55294                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39614                       # number of demand (read+write) hits
system.l2.demand_hits::total                   138431                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43019                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55798                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39614                       # number of overall hits
system.l2.overall_hits::total                  138431                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16007                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14463                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39731                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9222                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16007                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14463                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39733                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9222                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16007                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14463                       # number of overall misses
system.l2.overall_misses::total                 39733                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       529340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    481904694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       588531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    826050706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       708894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    768484856                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2078267021                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       132496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        132496                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       529340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    482037190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       588531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    826050706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       708894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    768484856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2078399517                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       529340                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    482037190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       588531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    826050706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       708894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    768484856                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2078399517                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              178162                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55294                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55294                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71805                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178164                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71805                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178164                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.176496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.222923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.267452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.223005                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.176528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.222923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.267452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223014                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.176528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.222923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.267452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223014                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52267.320390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45271.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51605.591679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47259.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53134.540275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52308.449850                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        66248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        66248                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52270.352418                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45271.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51605.591679                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47259.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53134.540275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52309.151511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52270.352418                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45271.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51605.591679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47259.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53134.540275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52309.151511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12583                       # number of writebacks
system.l2.writebacks::total                     12583                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14463                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39731                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       452603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    428329302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       512274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    733386219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       621774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    684704440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1848006612                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       121017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       121017                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       452603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    428450319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       512274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    733386219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       621774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    684704440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1848127629                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       452603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    428450319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       512274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    733386219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       621774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    684704440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1848127629                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.222923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.223005                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.176528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.222923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.176528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.222923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.267452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223014                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46456.540347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39405.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45816.593928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41451.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47341.799073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46512.964990                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 60508.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60508.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46459.587833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39405.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45816.593928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41451.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47341.799073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46513.669469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46459.587833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39405.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45816.593928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41451.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47341.799073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46513.669469                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016793661                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049987.219758                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786044                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786044                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786044                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786044                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786044                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786044                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       800638                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       800638                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       800638                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       800638                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       800638                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       800638                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786062                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786062                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786062                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786062                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786062                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44479.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44479.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44479.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577010                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577010                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44385.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52241                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173614575                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52497                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.133265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.269347                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.730653                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911208                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088792                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10421945                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10421945                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185139                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17607084                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17607084                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17607084                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17607084                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133186                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133186                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2963                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2963                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136149                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136149                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4465081741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4465081741                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    167067919                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    167067919                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4632149660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4632149660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4632149660                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4632149660                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17743233                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17743233                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17743233                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17743233                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012618                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33525.158357                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33525.158357                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56384.717854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56384.717854                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34022.649156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34022.649156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34022.649156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34022.649156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       371630                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 30969.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23909                       # number of writebacks
system.cpu0.dcache.writebacks::total            23909                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80947                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80947                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2961                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2961                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83908                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52239                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52239                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52241                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52241                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    880457577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    880457577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       134496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       134496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    880592073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    880592073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    880592073                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    880592073                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16854.411015                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16854.411015                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        67248                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        67248                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16856.340288                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16856.340288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16856.340288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16856.340288                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996555                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016961445                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050325.493952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996555                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15098828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15098828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15098828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15098828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15098828                       # number of overall hits
system.cpu1.icache.overall_hits::total       15098828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       782678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       782678                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       782678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       782678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       782678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       782678                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15098845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15098845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15098845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15098845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15098845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15098845                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46039.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46039.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46039.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46039.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46039.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46039.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       602874                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       602874                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       602874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       602874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       602874                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       602874                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46374.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46374.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46374.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46374.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46374.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46374.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71805                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180633901                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72061                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2506.680465                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.474244                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.525756                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900290                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099710                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10443166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10443166                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6909677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6909677                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21710                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16338                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17352843                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17352843                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17352843                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17352843                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       151661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       151661                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151661                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151661                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151661                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151661                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4739204803                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4739204803                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4739204803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4739204803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4739204803                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4739204803                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10594827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10594827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6909677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6909677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17504504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17504504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17504504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17504504                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014315                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008664                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008664                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008664                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008664                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31248.671728                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31248.671728                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31248.671728                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31248.671728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31248.671728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31248.671728                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19933                       # number of writebacks
system.cpu1.dcache.writebacks::total            19933                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79856                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79856                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79856                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71805                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71805                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71805                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1330086891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1330086891                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1330086891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1330086891                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1330086891                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1330086891                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18523.597117                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18523.597117                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18523.597117                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18523.597117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18523.597117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18523.597117                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996548                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926014001                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708512.916974                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996548                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18028079                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18028079                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18028079                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18028079                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18028079                       # number of overall hits
system.cpu2.icache.overall_hits::total       18028079                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       798703                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       798703                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       798703                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       798703                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       798703                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       798703                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18028095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18028095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18028095                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18028095                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18028095                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18028095                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49918.937500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49918.937500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49918.937500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49918.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49918.937500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49918.937500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       725472                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       725472                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       725472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       725472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       725472                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       725472                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48364.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48364.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48364.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48364.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48364.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48364.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54077                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231652024                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54333                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4263.560341                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.638378                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.361622                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22605263                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22605263                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4722687                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4722687                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10819                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10819                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10802                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10802                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27327950                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27327950                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27327950                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27327950                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169677                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169677                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169677                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169677                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169677                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169677                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6766605014                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6766605014                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6766605014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6766605014                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6766605014                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6766605014                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22774940                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22774940                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4722687                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4722687                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27497627                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27497627                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27497627                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27497627                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007450                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007450                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006171                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006171                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006171                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006171                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39879.329632                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39879.329632                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39879.329632                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39879.329632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39879.329632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39879.329632                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11452                       # number of writebacks
system.cpu2.dcache.writebacks::total            11452                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115600                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115600                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115600                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115600                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115600                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54077                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54077                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54077                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54077                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54077                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54077                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1100131951                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1100131951                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1100131951                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1100131951                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1100131951                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1100131951                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20343.805148                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20343.805148                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20343.805148                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20343.805148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20343.805148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20343.805148                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
