#
# Copyright (C) 2024, Advanced Micro Devices, Inc. All rights reserved.
# SPDX-License-Identifier: MIT
#

[0.050]Xilinx Versal Platform Loader and Manager
[0.085]Release 2024.1   Mar 11 2024  -  03:02:08
[0.121]Platform Version: v2.0 PMC: v2.0, PS: v2.0
[0.164]BOOTMODE: 0xE, MULTIBOOT: 0xF0000000
[0.199]****************************************
[0.404]Non Secure Boot
[3.561]PLM Initialization Time
[3.590]***********Boot PDI Load: Started***********
[3.630]Loading PDI from SD1_LS
[3.659]Monolithic/Master Device
[402.015]398.376 ms: PDI initialization time
[402.056]+++Loading Image#: 0x1, Name: lpd, Id: 0x04210002
[402.106]---Loading Partition#: 0x1, Id: 0xC
[459.538] 57.384 ms for Partition#: 0x1, Size: 10496 Bytes
[464.617]---Loading Partition#: 0x2, Id: 0xB
[507.918] 39.352 ms for Partition#: 0x2, Size: 63936 Bytes
[510.418]+++Loading Image#: 0x2, Name: pl_cfi, Id: 0x18700000
[515.637]---Loading Partition#: 0x3, Id: 0x3
[0.016]****************************************
[0.050]Xilinx Versal Platform Loader and Manager
[0.085]Release 2024.1   Mar 11 2024  -  03:02:08
[0.121]Platform Version: v2.0 PMC: v2.0, PS: v2.0
[0.164]BOOTMODE: 0xE, MULTIBOOT: 0xF0000000
[0.199]****************************************
[0.404]Non Secure Boot
[3.561]PLM Initialization Time
[3.590]***********Boot PDI Load: Started***********
[3.630]Loading PDI from SD1_LS
[3.659]Monolithic/Master Device
[401.978]398.339 ms: PDI initialization time
[402.019]+++Loading Image#: 0x1, Name: lpd, Id: 0x04210002
[402.069]---Loading Partition#: 0x1, Id: 0xC
[459.423] 57.306 ms for Partition#: 0x1, Size: 10496 Bytes
[464.500]---Loading Partition#: 0x2, Id: 0xB
[507.963] 39.515 ms for Partition#: 0x2, Size: 63936 Bytes
[510.462]+++Loading Image#: 0x2, Name: pl_cfi, Id: 0x18700000
[515.679]---Loading Partition#: 0x3, Id: 0x3
[6869.123] 6349.492 ms for Partition#: 0x3, Size: 10997072 Bytes
[6871.955]---Loading Partition#: 0x4, Id: 0x5
[7715.951] 839.962 ms for Partition#: 0x4, Size: 1330256 Bytes
[7718.624]+++Loading Image#: 0x3, Name: aie_subsys, Id: 0x0421C005
[7724.440]---Loading Partition#: 0x5, Id: 0x7
[7734.086] 5.612 ms for Partition#: 0x5, Size: 1664 Bytes
[7736.329]+++Loading Image#: 0x4, Name: fpd, Id: 0x0420C003
[7741.546]---Loading Partition#: 0x6, Id: 0x8
[7750.486] 4.907 ms for Partition#: 0x6, Size: 4544 Bytes
[7753.006]+++Loading Image#: 0x5, Name: aie_image, Id: 0x1C000000
[7758.458]---Loading Partition#: 0x7, Id: 0x0
[17648.259] 9885.765 ms for Partition#: 0x7, Size: 17144960 Bytes
[17651.193]+++Loading Image#: 0x6, Name: default_subsys, Id: 0x1C000000
[17657.448]---Loading Partition#: 0x8, Id: 0x0
[17794.183] 132.607 ms for Partition#: 0x8, Size: 229456 Bytes
[17796.895]***********Boot PDI Load: Done***********
[17801.488]459.492 ms: ROM Time
[17804.311]Total PLM Boot Time
-
Beginning test
-------------------------------------------
Test 0 has started
Min IteCnt = 10000
IteCnt = 10000. Stopping the test after 1482630 Read.
Monitor has stopped. (Count = 58)
[0] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22703 cycles
        *********** PASS ***********

[1] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22709 cycles
        *********** PASS ***********

[2] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22712 cycles
        *********** PASS ***********

[3] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22711 cycles
        *********** PASS ***********

[4] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22726 cycles
        *********** PASS ***********

[5] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22730 cycles
        *********** PASS ***********

[6] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795564
        Initial Latency    =22731 cycles
        *********** PASS ***********

[7] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22735 cycles
        *********** PASS ***********

[8] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795558
        Initial Latency    =22720 cycles
        *********** PASS ***********

[9] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22715 cycles
        *********** PASS ***********

[10] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22727 cycles
        *********** PASS ***********

[11] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22723 cycles
        *********** PASS ***********

[12] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22736 cycles
        *********** PASS ***********

[13] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22739 cycles
        *********** PASS ***********

[14] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22744 cycles
        *********** PASS ***********

[15] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22743 cycles
        *********** PASS ***********

[16] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22709 cycles
        *********** PASS ***********

[17] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22713 cycles
        *********** PASS ***********

[18] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22715 cycles
        *********** PASS ***********

[19] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22721 cycles
        *********** PASS ***********

[20] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22734 cycles
        *********** PASS ***********

[21] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22737 cycles
        *********** PASS ***********

[22] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22738 cycles
        *********** PASS ***********

[23] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22743 cycles
        *********** PASS ***********

[24] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22721 cycles
        *********** PASS ***********

[25] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22722 cycles
        *********** PASS ***********

[26] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22731 cycles
        *********** PASS ***********

[27] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22727 cycles
        *********** PASS ***********

[28] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22742 cycles
        *********** PASS ***********

[29] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22747 cycles
        *********** PASS ***********

[30] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795565
        Initial Latency    =22747 cycles
        *********** PASS ***********

[31] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22750 cycles
        *********** PASS ***********

[32] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22705 cycles
        *********** PASS ***********

[33] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22711 cycles
        *********** PASS ***********

[34] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22712 cycles
        *********** PASS ***********

[35] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22714 cycles
        *********** PASS ***********

[36] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22729 cycles
        *********** PASS ***********

[37] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22732 cycles
        *********** PASS ***********

[38] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795564
        Initial Latency    =22733 cycles
        *********** PASS ***********

[39] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22736 cycles
        *********** PASS ***********

[40] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22720 cycles
        *********** PASS ***********

[41] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22716 cycles
        *********** PASS ***********

[42] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22729 cycles
        *********** PASS ***********

[43] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22726 cycles
        *********** PASS ***********

[44] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22737 cycles
        *********** PASS ***********

[45] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22741 cycles
        *********** PASS ***********

[46] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22746 cycles
        *********** PASS ***********

[47] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22746 cycles
        *********** PASS ***********

[48] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22711 cycles
        *********** PASS ***********

[49] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22715 cycles
        *********** PASS ***********

[50] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22716 cycles
        *********** PASS ***********

[51] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22724 cycles
        *********** PASS ***********

[52] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22735 cycles
        *********** PASS ***********

[53] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22739 cycles
        *********** PASS ***********

[54] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22740 cycles
        *********** PASS ***********

[55] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795561
        Initial Latency    =22744 cycles
        *********** PASS ***********

[56] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22723 cycles
        *********** PASS ***********

[57] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795560
        Initial Latency    =22723 cycles
        *********** PASS ***********

[58] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795563
        Initial Latency    =22732 cycles
        *********** PASS ***********

[59] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795559
        Initial Latency    =22729 cycles
        *********** PASS ***********

[60] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22744 cycles
        *********** PASS ***********

[61] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22747 cycles
        *********** PASS ***********

[62] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795565
        Initial Latency    =22749 cycles
        *********** PASS ***********

[63] Test Results:
        Num_of_Vld_Cycles  =656277504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =17795562
        Initial Latency    =22752 cycles
        *********** PASS ***********

-------------------------------------------
Test 1 has started
Min IteCnt = 20000
IteCnt = 20000. Stopping the test after 2971268 Read.
Monitor has stopped. (Count = 58)
[0] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22704 cycles
        *********** PASS ***********

[1] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22711 cycles
        *********** PASS ***********

[2] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22713 cycles
        *********** PASS ***********

[3] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22713 cycles
        *********** PASS ***********

[4] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22730 cycles
        *********** PASS ***********

[5] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22733 cycles
        *********** PASS ***********

[6] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22734 cycles
        *********** PASS ***********

[7] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22739 cycles
        *********** PASS ***********

[8] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22721 cycles
        *********** PASS ***********

[9] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22717 cycles
        *********** PASS ***********

[10] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22729 cycles
        *********** PASS ***********

[11] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22726 cycles
        *********** PASS ***********

[12] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22738 cycles
        *********** PASS ***********

[13] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22741 cycles
        *********** PASS ***********

[14] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22748 cycles
        *********** PASS ***********

[15] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22748 cycles
        *********** PASS ***********

[16] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22712 cycles
        *********** PASS ***********

[17] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22715 cycles
        *********** PASS ***********

[18] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22717 cycles
        *********** PASS ***********

[19] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22724 cycles
        *********** PASS ***********

[20] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22736 cycles
        *********** PASS ***********

[21] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22740 cycles
        *********** PASS ***********

[22] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22741 cycles
        *********** PASS ***********

[23] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22745 cycles
        *********** PASS ***********

[24] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22724 cycles
        *********** PASS ***********

[25] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22724 cycles
        *********** PASS ***********

[26] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22733 cycles
        *********** PASS ***********

[27] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22728 cycles
        *********** PASS ***********

[28] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22745 cycles
        *********** PASS ***********

[29] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22748 cycles
        *********** PASS ***********

[30] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22751 cycles
        *********** PASS ***********

[31] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22754 cycles
        *********** PASS ***********

[32] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22707 cycles
        *********** PASS ***********

[33] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22714 cycles
        *********** PASS ***********

[34] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22716 cycles
        *********** PASS ***********

[35] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22716 cycles
        *********** PASS ***********

[36] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22731 cycles
        *********** PASS ***********

[37] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22735 cycles
        *********** PASS ***********

[38] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22737 cycles
        *********** PASS ***********

[39] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22740 cycles
        *********** PASS ***********

[40] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22722 cycles
        *********** PASS ***********

[41] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22718 cycles
        *********** PASS ***********

[42] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22730 cycles
        *********** PASS ***********

[43] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22727 cycles
        *********** PASS ***********

[44] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22741 cycles
        *********** PASS ***********

[45] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22743 cycles
        *********** PASS ***********

[46] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22748 cycles
        *********** PASS ***********

[47] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22749 cycles
        *********** PASS ***********

[48] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566703
        Initial Latency    =22713 cycles
        *********** PASS ***********

[49] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22718 cycles
        *********** PASS ***********

[50] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22719 cycles
        *********** PASS ***********

[51] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22725 cycles
        *********** PASS ***********

[52] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22739 cycles
        *********** PASS ***********

[53] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22741 cycles
        *********** PASS ***********

[54] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22743 cycles
        *********** PASS ***********

[55] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566699
        Initial Latency    =22748 cycles
        *********** PASS ***********

[56] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22726 cycles
        *********** PASS ***********

[57] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22726 cycles
        *********** PASS ***********

[58] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22734 cycles
        *********** PASS ***********

[59] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22730 cycles
        *********** PASS ***********

[60] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566701
        Initial Latency    =22747 cycles
        *********** PASS ***********

[61] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566700
        Initial Latency    =22751 cycles
        *********** PASS ***********

[62] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566702
        Initial Latency    =22751 cycles
        *********** PASS ***********

[63] Test Results:
        Num_of_Vld_Cycles  =1311637504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =35566704
        Initial Latency    =22755 cycles
        *********** PASS ***********

-------------------------------------------
Test 2 has started
Min IteCnt = 30000
IteCnt = 30000. Stopping the test after 4461229 Read.
Monitor has stopped. (Count = 59)
[0] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22702 cycles
        *********** PASS ***********

[1] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22710 cycles
        *********** PASS ***********

[2] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337850
        Initial Latency    =22712 cycles
        *********** PASS ***********

[3] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22711 cycles
        *********** PASS ***********

[4] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22726 cycles
        *********** PASS ***********

[5] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22730 cycles
        *********** PASS ***********

[6] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22732 cycles
        *********** PASS ***********

[7] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22736 cycles
        *********** PASS ***********

[8] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22719 cycles
        *********** PASS ***********

[9] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22714 cycles
        *********** PASS ***********

[10] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22728 cycles
        *********** PASS ***********

[11] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337850
        Initial Latency    =22723 cycles
        *********** PASS ***********

[12] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22735 cycles
        *********** PASS ***********

[13] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22739 cycles
        *********** PASS ***********

[14] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337850
        Initial Latency    =22743 cycles
        *********** PASS ***********

[15] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22744 cycles
        *********** PASS ***********

[16] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22709 cycles
        *********** PASS ***********

[17] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22713 cycles
        *********** PASS ***********

[18] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22714 cycles
        *********** PASS ***********

[19] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22722 cycles
        *********** PASS ***********

[20] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22734 cycles
        *********** PASS ***********

[21] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22736 cycles
        *********** PASS ***********

[22] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22738 cycles
        *********** PASS ***********

[23] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22742 cycles
        *********** PASS ***********

[24] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22721 cycles
        *********** PASS ***********

[25] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22722 cycles
        *********** PASS ***********

[26] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22731 cycles
        *********** PASS ***********

[27] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22726 cycles
        *********** PASS ***********

[28] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22742 cycles
        *********** PASS ***********

[29] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337850
        Initial Latency    =22745 cycles
        *********** PASS ***********

[30] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22747 cycles
        *********** PASS ***********

[31] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337851
        Initial Latency    =22751 cycles
        *********** PASS ***********

[32] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22704 cycles
        *********** PASS ***********

[33] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22712 cycles
        *********** PASS ***********

[34] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337851
        Initial Latency    =22712 cycles
        *********** PASS ***********

[35] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22713 cycles
        *********** PASS ***********

[36] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22729 cycles
        *********** PASS ***********

[37] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22732 cycles
        *********** PASS ***********

[38] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22733 cycles
        *********** PASS ***********

[39] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22737 cycles
        *********** PASS ***********

[40] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22720 cycles
        *********** PASS ***********

[41] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22717 cycles
        *********** PASS ***********

[42] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22729 cycles
        *********** PASS ***********

[43] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22726 cycles
        *********** PASS ***********

[44] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22737 cycles
        *********** PASS ***********

[45] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22741 cycles
        *********** PASS ***********

[46] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22745 cycles
        *********** PASS ***********

[47] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22745 cycles
        *********** PASS ***********

[48] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22712 cycles
        *********** PASS ***********

[49] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22714 cycles
        *********** PASS ***********

[50] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22717 cycles
        *********** PASS ***********

[51] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22723 cycles
        *********** PASS ***********

[52] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22735 cycles
        *********** PASS ***********

[53] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22739 cycles
        *********** PASS ***********

[54] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22741 cycles
        *********** PASS ***********

[55] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22744 cycles
        *********** PASS ***********

[56] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22723 cycles
        *********** PASS ***********

[57] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22723 cycles
        *********** PASS ***********

[58] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337848
        Initial Latency    =22732 cycles
        *********** PASS ***********

[59] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337847
        Initial Latency    =22729 cycles
        *********** PASS ***********

[60] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22744 cycles
        *********** PASS ***********

[61] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22747 cycles
        *********** PASS ***********

[62] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337849
        Initial Latency    =22749 cycles
        *********** PASS ***********

[63] Test Results:
        Num_of_Vld_Cycles  =1966997504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =53337852
        Initial Latency    =22752 cycles
        *********** PASS ***********

-------------------------------------------
Test 3 has started
Min IteCnt = 40000
IteCnt = 40000. Stopping the test after 5951190 Read.
Monitor has stopped. (Count = 59)
[0] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108996
        Initial Latency    =22701 cycles
        *********** PASS ***********

[1] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22708 cycles
        *********** PASS ***********

[2] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22710 cycles
        *********** PASS ***********

[3] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22710 cycles
        *********** PASS ***********

[4] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22726 cycles
        *********** PASS ***********

[5] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22730 cycles
        *********** PASS ***********

[6] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22733 cycles
        *********** PASS ***********

[7] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22736 cycles
        *********** PASS ***********

[8] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22719 cycles
        *********** PASS ***********

[9] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108996
        Initial Latency    =22713 cycles
        *********** PASS ***********

[10] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22728 cycles
        *********** PASS ***********

[11] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22723 cycles
        *********** PASS ***********

[12] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22736 cycles
        *********** PASS ***********

[13] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22739 cycles
        *********** PASS ***********

[14] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22744 cycles
        *********** PASS ***********

[15] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22743 cycles
        *********** PASS ***********

[16] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22709 cycles
        *********** PASS ***********

[17] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22713 cycles
        *********** PASS ***********

[18] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22713 cycles
        *********** PASS ***********

[19] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108996
        Initial Latency    =22720 cycles
        *********** PASS ***********

[20] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22734 cycles
        *********** PASS ***********

[21] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22738 cycles
        *********** PASS ***********

[22] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22738 cycles
        *********** PASS ***********

[23] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22742 cycles
        *********** PASS ***********

[24] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22720 cycles
        *********** PASS ***********

[25] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108997
        Initial Latency    =22721 cycles
        *********** PASS ***********

[26] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22729 cycles
        *********** PASS ***********

[27] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22726 cycles
        *********** PASS ***********

[28] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22742 cycles
        *********** PASS ***********

[29] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22745 cycles
        *********** PASS ***********

[30] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22747 cycles
        *********** PASS ***********

[31] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22751 cycles
        *********** PASS ***********

[32] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22704 cycles
        *********** PASS ***********

[33] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22711 cycles
        *********** PASS ***********

[34] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22712 cycles
        *********** PASS ***********

[35] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22712 cycles
        *********** PASS ***********

[36] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22729 cycles
        *********** PASS ***********

[37] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22733 cycles
        *********** PASS ***********

[38] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22734 cycles
        *********** PASS ***********

[39] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108991
        Initial Latency    =22738 cycles
        *********** PASS ***********

[40] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22722 cycles
        *********** PASS ***********

[41] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22715 cycles
        *********** PASS ***********

[42] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22729 cycles
        *********** PASS ***********

[43] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22724 cycles
        *********** PASS ***********

[44] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22737 cycles
        *********** PASS ***********

[45] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22740 cycles
        *********** PASS ***********

[46] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22745 cycles
        *********** PASS ***********

[47] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22746 cycles
        *********** PASS ***********

[48] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22710 cycles
        *********** PASS ***********

[49] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22714 cycles
        *********** PASS ***********

[50] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22716 cycles
        *********** PASS ***********

[51] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22723 cycles
        *********** PASS ***********

[52] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22736 cycles
        *********** PASS ***********

[53] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22738 cycles
        *********** PASS ***********

[54] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22740 cycles
        *********** PASS ***********

[55] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22743 cycles
        *********** PASS ***********

[56] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22722 cycles
        *********** PASS ***********

[57] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108998
        Initial Latency    =22722 cycles
        *********** PASS ***********

[58] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108995
        Initial Latency    =22731 cycles
        *********** PASS ***********

[59] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108994
        Initial Latency    =22728 cycles
        *********** PASS ***********

[60] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22744 cycles
        *********** PASS ***********

[61] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22748 cycles
        *********** PASS ***********

[62] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108992
        Initial Latency    =22750 cycles
        *********** PASS ***********

[63] Test Results:
        Num_of_Vld_Cycles  =2622357504
        Num_of_Mismatches  =0
        Num_of_Idle_Cycles =71108993
        Initial Latency    =22752 cycles
        *********** PASS ***********


------------------------------------------------------------------
--             1M-point FP32 FFT TEST SUMMARY                   --
------------------------------------------------------------------
AXI-S  Latency(us)  Throughput   No.Outputs    Mismatch   Result
------------------------------------------------------------------
 0   43.586-43.592  507.1Msps    6557270016           0   PASS
 1   43.599-43.605  507.1Msps    6557270016           0   PASS
 2   43.603-43.609  507.1Msps    6557270016           0   PASS
 3   43.603-43.609  507.1Msps    6557270016           0   PASS
 4   43.634-43.642  507.1Msps    6557270016           0   PASS
 5   43.642-43.647  507.1Msps    6557270016           0   PASS
 6   43.644-43.649  507.1Msps    6557270016           0   PASS
 7   43.651-43.659  507.1Msps    6557270016           0   PASS
 8   43.620-43.624  507.1Msps    6557270016           0   PASS
 9   43.609-43.617  507.1Msps    6557270016           0   PASS
10   43.636-43.640  507.1Msps    6557270016           0   PASS
11   43.628-43.634  507.1Msps    6557270016           0   PASS
12   43.651-43.657  507.1Msps    6557270016           0   PASS
13   43.659-43.663  507.1Msps    6557270016           0   PASS
14   43.667-43.676  507.1Msps    6557270016           0   PASS
15   43.667-43.676  507.1Msps    6557270016           0   PASS
16   43.601-43.607  507.1Msps    6557270016           0   PASS
17   43.609-43.613  507.1Msps    6557270016           0   PASS
18   43.609-43.617  507.1Msps    6557270016           0   PASS
19   43.622-43.630  507.1Msps    6557270016           0   PASS
20   43.649-43.653  507.1Msps    6557270016           0   PASS
21   43.653-43.661  507.1Msps    6557270016           0   PASS
22   43.657-43.663  507.1Msps    6557270016           0   PASS
23   43.665-43.670  507.1Msps    6557270016           0   PASS
24   43.622-43.630  507.1Msps    6557270016           0   PASS
25   43.624-43.630  507.1Msps    6557270016           0   PASS
26   43.640-43.647  507.1Msps    6557270016           0   PASS
27   43.634-43.638  507.1Msps    6557270016           0   PASS
28   43.665-43.670  507.1Msps    6557270016           0   PASS
29   43.670-43.676  507.1Msps    6557270016           0   PASS
30   43.674-43.682  507.1Msps    6557270016           0   PASS
31   43.680-43.688  507.1Msps    6557270016           0   PASS
32   43.592-43.597  507.1Msps    6557270016           0   PASS
33   43.605-43.611  507.1Msps    6557270016           0   PASS
34   43.607-43.615  507.1Msps    6557270016           0   PASS
35   43.607-43.615  507.1Msps    6557270016           0   PASS
36   43.640-43.644  507.1Msps    6557270016           0   PASS
37   43.645-43.651  507.1Msps    6557270016           0   PASS
38   43.647-43.655  507.1Msps    6557270016           0   PASS
39   43.653-43.661  507.1Msps    6557270016           0   PASS
40   43.622-43.626  507.1Msps    6557270016           0   PASS
41   43.613-43.619  507.1Msps    6557270016           0   PASS
42   43.640-43.642  507.1Msps    6557270016           0   PASS
43   43.630-43.636  507.1Msps    6557270016           0   PASS
44   43.655-43.663  507.1Msps    6557270016           0   PASS
45   43.661-43.667  507.1Msps    6557270016           0   PASS
46   43.670-43.676  507.1Msps    6557270016           0   PASS
47   43.670-43.678  507.1Msps    6557270016           0   PASS
48   43.603-43.609  507.1Msps    6557270016           0   PASS
49   43.611-43.619  507.1Msps    6557270016           0   PASS
50   43.615-43.620  507.1Msps    6557270016           0   PASS
51   43.628-43.632  507.1Msps    6557270016           0   PASS
52   43.651-43.659  507.1Msps    6557270016           0   PASS
53   43.657-43.663  507.1Msps    6557270016           0   PASS
54   43.661-43.667  507.1Msps    6557270016           0   PASS
55   43.667-43.676  507.1Msps    6557270016           0   PASS
56   43.626-43.634  507.1Msps    6557270016           0   PASS
57   43.626-43.634  507.1Msps    6557270016           0   PASS
58   43.644-43.649  507.1Msps    6557270016           0   PASS
59   43.638-43.642  507.1Msps    6557270016           0   PASS
60   43.668-43.674  507.1Msps    6557270016           0   PASS
61   43.674-43.682  507.1Msps    6557270016           0   PASS
62   43.678-43.682  507.1Msps    6557270016           0   PASS
63   43.684-43.690  507.1Msps    6557270016           0   PASS
------------------------------------------------------------------

 Measured Throughput = 32.5 Gsps

PASS!

Finished!

(Press CTRL-\ to exit.)
