# GATE-LEVEL-MODELLING-USING-MODEL-SIMULATOR-VERILOG-
GATE LEVEL MODELLING FOR AND GATE, NOT GATE, OR GATE, NAND GATE, NOR GATE, EX-OR GATE, EX-NOR GATE, HALF ADDER, FULL ADDER.
//
A-Design AND GATE using gate level modeling .
B-Design NOT GATE using gate level modeling .
C-Design OR GATE using gate level modeling .
D-Design UNIVERSAL GATES a-) NAND, b-)NOR,c-)EX-OR, d-)EX-NOR using gate level modeling .
E-Design EX-OR GATE with WIRE SYNTAX using gate level modeling .
F-Design HALF ADDER using gate level modeling .
G-Design FULL ADDER using gate level modeling .
H-Design HALF SUBTRACTOR using gate level modeling .
I-Design FULL SUBTRACTOR using gate level modeling .
J-Design 4-1 MULTIPLEXER using gate level modelling .
K-Design 3-8 DECODER using gate level modelling.
