mvn r2, r3
tst r1, r0
mvnls r2, r1
tst r2, r3
addls r1, r2, r2
rsb r1, r1, 4
