

================================================================
== Vivado HLS Report for 'Dilate'
================================================================
* Date:           Sat Jul 25 15:32:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.500|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  144|  2083936|  144|  2083936|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    2|        2|          1|          -|          -|          3|    no    |
        |- loop_height  |  140|  2083932| 14 ~ 1926 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   11|     1923|          3|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_38)
	3  / (tmp_38)
3 --> 
	4  / (!exitcond462_i_i)
4 --> 
	7  / (exitcond461_i_i)
	5  / (!exitcond461_i_i)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_cols_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 8 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32 %p_src_rows_V, [1 x i8]* @p_str2, [10 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [24 x i8]* @p_str4)"   --->   Operation 9 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str353, i32 0, i32 0, [1 x i8]* @p_str354, [1 x i8]* @p_str355, [1 x i8]* @p_str356, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str357, [1 x i8]* @p_str358)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [1 x i8]* @p_str351)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str339, i32 0, i32 0, [1 x i8]* @p_str340, [1 x i8]* @p_str341, [1 x i8]* @p_str342, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str343, [1 x i8]* @p_str344)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str332, i32 0, i32 0, [1 x i8]* @p_str333, [1 x i8]* @p_str334, [1 x i8]* @p_str335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str336, [1 x i8]* @p_str337)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %p_src_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str215, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str219, [1 x i8]* @p_str220)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_cols_V)"   --->   Operation 18 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %p_src_rows_V)"   --->   Operation 19 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4LiteS">   --->   Core 6 'AXI4LiteS' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 20 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 21 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 22 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%k_buf_1_val_3 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 23 'alloca' 'k_buf_1_val_3' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%k_buf_1_val_4 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 24 'alloca' 'k_buf_1_val_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%k_buf_1_val_5 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 25 'alloca' 'k_buf_1_val_5' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%k_buf_2_val_3 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 26 'alloca' 'k_buf_2_val_3' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%k_buf_2_val_4 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 27 'alloca' 'k_buf_2_val_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%k_buf_2_val_5 = alloca [1920 x i8], align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 28 'alloca' 'k_buf_2_val_5' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "br label %arrayctor.loop1.i.i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_36 = phi i2 [ %tmp_37, %arrayctor.loop1.i.i ], [ 0, %_ZN8ap_fixedILi31ELi11EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit36.i.i ]" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 30 'phi' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.72ns)   --->   "%tmp_37 = add i2 %tmp_36, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 31 'add' 'tmp_37' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 32 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 33 'specregionend' 'rend_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.53ns)   --->   "%tmp_38 = icmp eq i2 %tmp_36, -2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 34 'icmp' 'tmp_38' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 35 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %._crit_edge.i.i, label %arrayctor.loop1.i.i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 37 'alloca' 'src_kernel_win_0_va' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = alloca i8"   --->   Operation 38 'alloca' 'src_kernel_win_0_va_32' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = alloca i8"   --->   Operation 39 'alloca' 'src_kernel_win_0_va_33' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_34 = alloca i8"   --->   Operation 40 'alloca' 'src_kernel_win_0_va_34' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_35 = alloca i8"   --->   Operation 41 'alloca' 'src_kernel_win_0_va_35' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_36 = alloca i8"   --->   Operation 42 'alloca' 'src_kernel_win_0_va_36' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va = alloca i8"   --->   Operation 43 'alloca' 'src_kernel_win_1_va' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_32 = alloca i8"   --->   Operation 44 'alloca' 'src_kernel_win_1_va_32' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_33 = alloca i8"   --->   Operation 45 'alloca' 'src_kernel_win_1_va_33' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_34 = alloca i8"   --->   Operation 46 'alloca' 'src_kernel_win_1_va_34' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_35 = alloca i8"   --->   Operation 47 'alloca' 'src_kernel_win_1_va_35' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_36 = alloca i8"   --->   Operation 48 'alloca' 'src_kernel_win_1_va_36' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va = alloca i8"   --->   Operation 49 'alloca' 'src_kernel_win_2_va' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_32 = alloca i8"   --->   Operation 50 'alloca' 'src_kernel_win_2_va_32' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_33 = alloca i8"   --->   Operation 51 'alloca' 'src_kernel_win_2_va_33' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_34 = alloca i8"   --->   Operation 52 'alloca' 'src_kernel_win_2_va_34' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_35 = alloca i8"   --->   Operation 53 'alloca' 'src_kernel_win_2_va_35' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_36 = alloca i8"   --->   Operation 54 'alloca' 'src_kernel_win_2_va_36' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 55 'alloca' 'right_border_buf_0_s' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%right_border_buf_2_s = alloca i8"   --->   Operation 56 'alloca' 'right_border_buf_2_s' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%right_border_buf_2_17 = alloca i8"   --->   Operation 57 'alloca' 'right_border_buf_2_17' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = alloca i8"   --->   Operation 58 'alloca' 'right_border_buf_0_20' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%right_border_buf_2_18 = alloca i8"   --->   Operation 59 'alloca' 'right_border_buf_2_18' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%right_border_buf_1_s = alloca i8"   --->   Operation 60 'alloca' 'right_border_buf_1_s' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = alloca i8"   --->   Operation 61 'alloca' 'right_border_buf_0_21' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%right_border_buf_1_20 = alloca i8"   --->   Operation 62 'alloca' 'right_border_buf_1_20' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%right_border_buf_1_21 = alloca i8"   --->   Operation 63 'alloca' 'right_border_buf_1_21' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.48ns)   --->   "%tmp_45 = add i32 %p_src_cols_V_read, 2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 64 'add' 'tmp_45' <Predicate = (tmp_38)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.48ns)   --->   "%tmp_46 = add i32 %p_src_rows_V_read, 2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 65 'add' 'tmp_46' <Predicate = (tmp_38)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.48ns)   --->   "%tmp_47 = add i32 %p_src_cols_V_read, -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 66 'add' 'tmp_47' <Predicate = (tmp_38)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.48ns)   --->   "%p_neg466_i_i = add i32 %p_src_rows_V_read, -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 67 'add' 'p_neg466_i_i' <Predicate = (tmp_38)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.83ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 68 'br' <Predicate = (tmp_38)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 4.11>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %._crit_edge.i.i ], [ %i_V, %9 ]"   --->   Operation 69 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.14ns)   --->   "%exitcond462_i_i = icmp eq i32 %t_V, %tmp_46" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 70 'icmp' 'exitcond462_i_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)"   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.48ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 72 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond462_i_i, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 4096, 4096, 1080, 1920>.exit", label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 74 'specloopname' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 75 'specregionbegin' 'tmp_s' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.14ns)   --->   "%tmp_48 = icmp ult i32 %t_V, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 76 'icmp' 'tmp_48' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.33ns)   --->   "%tmp_307_not = xor i1 %tmp_48, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 77 'xor' 'tmp_307_not' <Predicate = (!exitcond462_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_100 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 78 'partselect' 'tmp_100' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.13ns)   --->   "%icmp = icmp ne i31 %tmp_100, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 79 'icmp' 'icmp' <Predicate = (!exitcond462_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.14ns)   --->   "%tmp_51 = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 80 'icmp' 'tmp_51' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.14ns)   --->   "%tmp_338_0_2 = icmp eq i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 81 'icmp' 'tmp_338_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.14ns)   --->   "%tmp_52 = icmp ugt i32 %t_V, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 82 'icmp' 'tmp_52' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.48ns)   --->   "%tmp_53 = add i32 -1, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 83 'add' 'tmp_53' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_53, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 84 'bitselect' 'tmp_101' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%rev = xor i1 %tmp_101, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 85 'xor' 'rev' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.14ns)   --->   "%tmp_55 = icmp slt i32 %tmp_53, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 86 'icmp' 'tmp_55' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%or_cond_i_i_i = and i1 %tmp_55, %rev" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 87 'and' 'or_cond_i_i_i' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_53, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 88 'bitselect' 'tmp_102' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%p_assign_1 = select i1 %tmp_102, i32 0, i32 %p_neg466_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 89 'select' 'p_assign_1' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.48ns)   --->   "%p_assign_17_0_1 = add i32 -2, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 90 'add' 'p_assign_17_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 91 'bitselect' 'tmp_103' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%rev7 = xor i1 %tmp_103, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 92 'xor' 'rev7' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.14ns)   --->   "%tmp_365_0_1 = icmp slt i32 %p_assign_17_0_1, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 93 'icmp' 'tmp_365_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%or_cond_i_i_i_0_1 = and i1 %tmp_365_0_1, %rev7" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 94 'and' 'or_cond_i_i_i_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 95 'bitselect' 'tmp_104' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%p_assign_18_0_1 = select i1 %tmp_104, i32 0, i32 %p_neg466_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 96 'select' 'p_assign_18_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.48ns)   --->   "%p_assign_17_0_2 = add i32 -3, %t_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 97 'add' 'p_assign_17_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_2, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 98 'bitselect' 'tmp_105' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%rev8 = xor i1 %tmp_105, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 99 'xor' 'rev8' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.14ns)   --->   "%tmp_365_0_2 = icmp slt i32 %p_assign_17_0_2, %p_src_rows_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 100 'icmp' 'tmp_365_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%or_cond_i_i_i_0_2 = and i1 %tmp_365_0_2, %rev8" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 101 'and' 'or_cond_i_i_i_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_17_0_2, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 102 'bitselect' 'tmp_106' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%p_assign_18_0_2 = select i1 %tmp_106, i32 0, i32 %p_neg466_i_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 103 'select' 'p_assign_18_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%y = select i1 %or_cond_i_i_i, i32 %tmp_53, i32 %p_assign_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 104 'select' 'y' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_s = sub i32 %p_neg466_i_i, %y" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 105 'sub' 'row_assign_s' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %row_assign_s to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 106 'trunc' 'tmp_107' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_1)   --->   "%y_0_1 = select i1 %or_cond_i_i_i_0_1, i32 %p_assign_17_0_1, i32 %p_assign_18_0_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 107 'select' 'y_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_19_0_1 = sub i32 %p_neg466_i_i, %y_0_1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 108 'sub' 'row_assign_19_0_1' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i32 %row_assign_19_0_1 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 109 'trunc' 'tmp_108' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node row_assign_19_0_2)   --->   "%y_0_2 = select i1 %or_cond_i_i_i_0_2, i32 %p_assign_17_0_2, i32 %p_assign_18_0_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 110 'select' 'y_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.48ns) (out node of the LUT)   --->   "%row_assign_19_0_2 = sub i32 %p_neg466_i_i, %y_0_2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 111 'sub' 'row_assign_19_0_2' <Predicate = (!exitcond462_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %row_assign_19_0_2 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 112 'trunc' 'tmp_109' <Predicate = (!exitcond462_i_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.83ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 113 'br' <Predicate = (!exitcond462_i_i)> <Delay = 0.83>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1259]   --->   Operation 114 'ret' <Predicate = (exitcond462_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.17>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%t_V_6 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge486.i.i.2 ]"   --->   Operation 115 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.14ns)   --->   "%exitcond461_i_i = icmp eq i32 %t_V_6, %tmp_45" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 116 'icmp' 'exitcond461_i_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 117 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.48ns)   --->   "%j_V = add i32 %t_V_6, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 118 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i_i, label %9, label %_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_110 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_6, i32 1, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 120 'partselect' 'tmp_110' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.13ns)   --->   "%icmp3 = icmp ne i31 %tmp_110, 0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 121 'icmp' 'icmp3' <Predicate = (!exitcond461_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.48ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_6" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 122 'add' 'ImagLoc_x' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i498_i_i)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 123 'bitselect' 'tmp_111' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i498_i_i)   --->   "%rev9 = xor i1 %tmp_111, true" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 124 'xor' 'rev9' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.14ns)   --->   "%tmp_59 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 125 'icmp' 'tmp_59' <Predicate = (!exitcond461_i_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond_i498_i_i = and i1 %tmp_59, %rev9" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 126 'and' 'or_cond_i498_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 127 'bitselect' 'tmp_112' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_s = select i1 %tmp_112, i32 0, i32 %tmp_47" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 128 'select' 'p_assign_s' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.44ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i498_i_i, i32 %ImagLoc_x, i32 %p_assign_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 129 'select' 'x' <Predicate = (!exitcond461_i_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.48ns)   --->   "%col_assign_6 = sub i32 %tmp_47, %x" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 130 'sub' 'col_assign_6' <Predicate = (!exitcond461_i_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.33ns)   --->   "%brmerge = or i1 %tmp_59, %tmp_307_not" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 131 'or' 'brmerge' <Predicate = (!exitcond461_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_63 = zext i32 %x to i64" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 132 'zext' 'tmp_63' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 133 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (1.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 134 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i32 %col_assign_6 to i2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 135 'trunc' 'tmp_113' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 136 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (1.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 137 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 138 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (1.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 139 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %or_cond_i498_i_i, label %4, label %._crit_edge479.i.i.0_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 140 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp, label %3, label %borderInterpolate.exit497.i.i.0.0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 141 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %"operator().exit540.i.i.0.0", label %._crit_edge481.i.i.0.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 142 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_338_0_2, label %"operator().exit540.i.i.0.2", label %._crit_edge481.i.i.0.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 143 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.0_ifconv"   --->   Operation 144 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %.preheader464.i.i.preheader.0, label %._crit_edge479.i.i.0_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 145 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.33ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp3" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 146 'and' 'or_cond_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i546.i.i.0.0.0, label %._crit_edge486.i.i.0_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 147 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 148 'getelementptr' 'k_buf_1_val_3_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (1.77ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 149 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 150 'getelementptr' 'k_buf_1_val_4_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (1.77ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 151 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 152 'getelementptr' 'k_buf_1_val_5_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (1.77ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 153 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %or_cond_i498_i_i, label %6, label %._crit_edge479.i.i.1_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 154 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %borderInterpolate.exit497.i.i.1.0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 155 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %"operator().exit540.i.i.1.0", label %._crit_edge481.i.i.1.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 156 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_338_0_2, label %"operator().exit540.i.i.1.2", label %._crit_edge481.i.i.1.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 157 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.1_ifconv"   --->   Operation 158 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %.preheader464.i.i.preheader.1, label %._crit_edge479.i.i.1_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 159 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i546.i.i.1.0.0, label %._crit_edge486.i.i.1_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 160 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 161 'getelementptr' 'k_buf_2_val_3_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.77ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 162 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 163 'getelementptr' 'k_buf_2_val_4_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (1.77ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 164 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_63" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 165 'getelementptr' 'k_buf_2_val_5_addr' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 166 [2/2] (1.77ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 166 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond461_i_i)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %or_cond_i498_i_i, label %8, label %._crit_edge479.i.i.2_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 167 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp, label %7, label %borderInterpolate.exit497.i.i.2.0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 168 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %"operator().exit540.i.i.2.0", label %._crit_edge481.i.i.2.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 169 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_338_0_2, label %"operator().exit540.i.i.2.2", label %._crit_edge481.i.i.2.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 170 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.2_ifconv"   --->   Operation 171 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %.preheader464.i.i.preheader.2, label %._crit_edge479.i.i.2_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 172 'br' <Predicate = (!exitcond461_i_i & or_cond_i498_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %._crit_edge.i546.i.i.2.0.0, label %._crit_edge486.i.i.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 173 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.50>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 174 'load' 'right_border_buf_0_22' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 175 'load' 'right_border_buf_0_23' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 176 'load' 'right_border_buf_0_24' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 178 'specregionbegin' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 179 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (1.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 180 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_0_0)   --->   "%tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_22, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 181 'mux' 'tmp_74' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_74" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 182 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/2] (1.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 183 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_1_0)   --->   "%tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 184 'mux' 'tmp_75' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_75" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 185 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/2] (1.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 186 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node col_buf_0_val_2_0)   --->   "%tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_24, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 187 'mux' 'tmp_76' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_76" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 188 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (2.26ns)   --->   "%tmp_114 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 189 'read' 'tmp_114' <Predicate = (or_cond_i498_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 190 [1/1] (1.77ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 190 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 191 [1/1] (1.77ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 191 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.0.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 192 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.77ns)   --->   "store i8 %tmp_114, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 193 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.0.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 194 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (1.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 195 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 196 [1/1] (1.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 196 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 197 [1/1] (2.26ns)   --->   "%tmp_115 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 197 'read' 'tmp_115' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 198 [1/1] (1.77ns)   --->   "store i8 %tmp_115, i8* %k_buf_0_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 198 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 199 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 200 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 201 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.0_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 202 'br' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.56ns)   --->   "%tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_107)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 203 'mux' 'tmp_77' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_37 = select i1 %tmp_52, i8 %tmp_77, i8 %col_buf_0_val_0_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 204 'select' 'src_kernel_win_0_va_37' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.56ns)   --->   "%tmp_78 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_108)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 205 'mux' 'tmp_78' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_38 = select i1 %tmp_52, i8 %tmp_78, i8 %col_buf_0_val_1_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 206 'select' 'src_kernel_win_0_va_38' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.56ns)   --->   "%tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_109)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 207 'mux' 'tmp_79' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.29ns)   --->   "%src_kernel_win_0_va_39 = select i1 %tmp_52, i8 %tmp_79, i8 %col_buf_0_val_2_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 208 'select' 'src_kernel_win_0_va_39' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 209 'load' 'src_kernel_win_0_va_42' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 210 'load' 'src_kernel_win_0_va_43' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 211 'load' 'src_kernel_win_0_va_44' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 212 'load' 'src_kernel_win_0_va_45' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.78ns)   --->   "%tmp_384_0_0_1 = icmp ugt i8 %src_kernel_win_0_va_44, %src_kernel_win_0_va_45" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 213 'icmp' 'tmp_384_0_0_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i = select i1 %tmp_384_0_0_1, i8 %src_kernel_win_0_va_44, i8 %src_kernel_win_0_va_45" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 214 'select' 'temp_0_i_i_i_0210_i' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.78ns)   --->   "%tmp_384_0_0_2 = icmp ugt i8 %src_kernel_win_0_va_39, %temp_0_i_i_i_0210_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 215 'icmp' 'tmp_384_0_0_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_39 = select i1 %tmp_384_0_0_2, i8 %src_kernel_win_0_va_39, i8 %temp_0_i_i_i_0210_i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 216 'select' 'temp_0_i_i_i_0210_i_39' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.78ns)   --->   "%tmp_384_0_1 = icmp ugt i8 %src_kernel_win_0_va_43, %temp_0_i_i_i_0210_i_39" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 217 'icmp' 'tmp_384_0_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_20 = select i1 %tmp_384_0_1, i8 %src_kernel_win_0_va_43, i8 %temp_0_i_i_i_0210_i_39" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 218 'select' 'temp_0_i_i_i_0210_i_20' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.78ns)   --->   "%tmp_384_0_1_1 = icmp ugt i8 %src_kernel_win_0_va_42, %temp_0_i_i_i_0210_i_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 219 'icmp' 'tmp_384_0_1_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_21 = select i1 %tmp_384_0_1_1, i8 %src_kernel_win_0_va_42, i8 %temp_0_i_i_i_0210_i_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 220 'select' 'temp_0_i_i_i_0210_i_21' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.78ns)   --->   "%tmp_384_0_1_2 = icmp ugt i8 %src_kernel_win_0_va_38, %temp_0_i_i_i_0210_i_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 221 'icmp' 'tmp_384_0_1_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_22 = select i1 %tmp_384_0_1_2, i8 %src_kernel_win_0_va_38, i8 %temp_0_i_i_i_0210_i_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 222 'select' 'temp_0_i_i_i_0210_i_22' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%right_border_buf_1_22 = load i8* %right_border_buf_1_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 223 'load' 'right_border_buf_1_22' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%right_border_buf_1_23 = load i8* %right_border_buf_1_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 224 'load' 'right_border_buf_1_23' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%right_border_buf_1_24 = load i8* %right_border_buf_1_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 225 'load' 'right_border_buf_1_24' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 226 [1/2] (1.77ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 226 'load' 'k_buf_1_val_3_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_0_0)   --->   "%tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_24, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 227 'mux' 'tmp_80' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_80" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 228 'select' 'col_buf_1_val_0_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (1.77ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 229 'load' 'k_buf_1_val_4_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_1_0)   --->   "%tmp_81 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_23, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 230 'mux' 'tmp_81' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_81" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 231 'select' 'col_buf_1_val_1_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 232 [1/2] (1.77ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 232 'load' 'k_buf_1_val_5_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node col_buf_1_val_2_0)   --->   "%tmp_82 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_22, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 233 'mux' 'tmp_82' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_82" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 234 'select' 'col_buf_1_val_2_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (2.26ns)   --->   "%tmp_116 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 235 'read' 'tmp_116' <Predicate = (or_cond_i498_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 236 [1/1] (1.77ns)   --->   "store i8 %tmp_116, i8* %k_buf_1_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 236 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 237 [1/1] (1.77ns)   --->   "store i8 %tmp_116, i8* %k_buf_1_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 237 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.1.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 238 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (1.77ns)   --->   "store i8 %tmp_116, i8* %k_buf_1_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 239 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.1.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 240 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.77ns)   --->   "store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 241 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 242 [1/1] (1.77ns)   --->   "store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 242 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 243 [1/1] (2.26ns)   --->   "%tmp_117 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 243 'read' 'tmp_117' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 244 [1/1] (1.77ns)   --->   "store i8 %tmp_117, i8* %k_buf_1_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 244 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_21" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 245 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_20" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 246 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 247 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.1_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 248 'br' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.56ns)   --->   "%tmp_83 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_107)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 249 'mux' 'tmp_83' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.29ns)   --->   "%src_kernel_win_1_va_37 = select i1 %tmp_52, i8 %tmp_83, i8 %col_buf_1_val_0_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 250 'select' 'src_kernel_win_1_va_37' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.56ns)   --->   "%tmp_84 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_108)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 251 'mux' 'tmp_84' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.29ns)   --->   "%src_kernel_win_1_va_38 = select i1 %tmp_52, i8 %tmp_84, i8 %col_buf_1_val_1_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 252 'select' 'src_kernel_win_1_va_38' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.56ns)   --->   "%tmp_85 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %tmp_109)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 253 'mux' 'tmp_85' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.29ns)   --->   "%src_kernel_win_1_va_39 = select i1 %tmp_52, i8 %tmp_85, i8 %col_buf_1_val_2_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 254 'select' 'src_kernel_win_1_va_39' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_42 = load i8* %src_kernel_win_1_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 255 'load' 'src_kernel_win_1_va_42' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_43 = load i8* %src_kernel_win_1_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 256 'load' 'src_kernel_win_1_va_43' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_44 = load i8* %src_kernel_win_1_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 257 'load' 'src_kernel_win_1_va_44' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_45 = load i8* %src_kernel_win_1_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 258 'load' 'src_kernel_win_1_va_45' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.78ns)   --->   "%tmp_384_1_0_1 = icmp ugt i8 %src_kernel_win_1_va_44, %src_kernel_win_1_va_45" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 259 'icmp' 'tmp_384_1_0_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_25 = select i1 %tmp_384_1_0_1, i8 %src_kernel_win_1_va_44, i8 %src_kernel_win_1_va_45" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 260 'select' 'temp_0_i_i_i_0210_i_25' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.78ns)   --->   "%tmp_384_1_0_2 = icmp ugt i8 %src_kernel_win_1_va_39, %temp_0_i_i_i_0210_i_25" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 261 'icmp' 'tmp_384_1_0_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_26 = select i1 %tmp_384_1_0_2, i8 %src_kernel_win_1_va_39, i8 %temp_0_i_i_i_0210_i_25" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 262 'select' 'temp_0_i_i_i_0210_i_26' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.78ns)   --->   "%tmp_384_1_1 = icmp ugt i8 %src_kernel_win_1_va_43, %temp_0_i_i_i_0210_i_26" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 263 'icmp' 'tmp_384_1_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_27 = select i1 %tmp_384_1_1, i8 %src_kernel_win_1_va_43, i8 %temp_0_i_i_i_0210_i_26" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 264 'select' 'temp_0_i_i_i_0210_i_27' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.78ns)   --->   "%tmp_384_1_1_1 = icmp ugt i8 %src_kernel_win_1_va_42, %temp_0_i_i_i_0210_i_27" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 265 'icmp' 'tmp_384_1_1_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_28 = select i1 %tmp_384_1_1_1, i8 %src_kernel_win_1_va_42, i8 %temp_0_i_i_i_0210_i_27" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 266 'select' 'temp_0_i_i_i_0210_i_28' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.78ns)   --->   "%tmp_384_1_1_2 = icmp ugt i8 %src_kernel_win_1_va_38, %temp_0_i_i_i_0210_i_28" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 267 'icmp' 'tmp_384_1_1_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_29 = select i1 %tmp_384_1_1_2, i8 %src_kernel_win_1_va_38, i8 %temp_0_i_i_i_0210_i_28" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 268 'select' 'temp_0_i_i_i_0210_i_29' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%right_border_buf_2_19 = load i8* %right_border_buf_2_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 269 'load' 'right_border_buf_2_19' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%right_border_buf_2_20 = load i8* %right_border_buf_2_17" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 270 'load' 'right_border_buf_2_20' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%right_border_buf_2_21 = load i8* %right_border_buf_2_18" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 271 'load' 'right_border_buf_2_21' <Predicate = (!brmerge)> <Delay = 0.00>
ST_5 : Operation 272 [1/2] (1.77ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 272 'load' 'k_buf_2_val_3_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_0_0)   --->   "%tmp_86 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_21, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 273 'mux' 'tmp_86' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_86" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 274 'select' 'col_buf_2_val_0_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/2] (1.77ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 275 'load' 'k_buf_2_val_4_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_1_0)   --->   "%tmp_87 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_20, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 276 'mux' 'tmp_87' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_87" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 277 'select' 'col_buf_2_val_1_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [1/2] (1.77ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 278 'load' 'k_buf_2_val_5_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node col_buf_2_val_2_0)   --->   "%tmp_88 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_19, i8 undef, i8 undef, i2 %tmp_113)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 279 'mux' 'tmp_88' <Predicate = (!brmerge)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.56ns) (out node of the LUT)   --->   "%col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_88" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 280 'select' 'col_buf_2_val_2_0' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (2.26ns)   --->   "%tmp_118 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 281 'read' 'tmp_118' <Predicate = (or_cond_i498_i_i & !icmp)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 282 [1/1] (1.77ns)   --->   "store i8 %tmp_118, i8* %k_buf_2_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 282 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 283 [1/1] (1.77ns)   --->   "store i8 %tmp_118, i8* %k_buf_2_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 283 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.2.1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 284 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_51)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (1.77ns)   --->   "store i8 %tmp_118, i8* %k_buf_2_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 285 'store' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "br label %._crit_edge481.i.i.2.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 286 'br' <Predicate = (or_cond_i498_i_i & !icmp & tmp_338_0_2)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.77ns)   --->   "store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 287 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 288 [1/1] (1.77ns)   --->   "store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 288 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 289 [1/1] (2.26ns)   --->   "%tmp_119 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 289 'read' 'tmp_119' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 290 [1/1] (1.77ns)   --->   "store i8 %tmp_119, i8* %k_buf_2_val_3_addr, align 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 290 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_18" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 291 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_17" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 292 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_s" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 293 'store' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge479.i.i.2_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 294 'br' <Predicate = (or_cond_i498_i_i & icmp & tmp_48)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.56ns)   --->   "%tmp_89 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_107)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 295 'mux' 'tmp_89' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.29ns)   --->   "%src_kernel_win_2_va_40 = select i1 %tmp_52, i8 %tmp_89, i8 %col_buf_2_val_0_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 296 'select' 'src_kernel_win_2_va_40' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.56ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_108)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 297 'mux' 'tmp_90' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.29ns)   --->   "%src_kernel_win_2_va_41 = select i1 %tmp_52, i8 %tmp_90, i8 %col_buf_2_val_1_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 298 'select' 'src_kernel_win_2_va_41' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.56ns)   --->   "%tmp_91 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %tmp_109)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 299 'mux' 'tmp_91' <Predicate = (tmp_52)> <Delay = 0.56> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.29ns)   --->   "%src_kernel_win_2_va_42 = select i1 %tmp_52, i8 %tmp_91, i8 %col_buf_2_val_2_0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 300 'select' 'src_kernel_win_2_va_42' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_45 = load i8* %src_kernel_win_2_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 301 'load' 'src_kernel_win_2_va_45' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_46 = load i8* %src_kernel_win_2_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 302 'load' 'src_kernel_win_2_va_46' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_47 = load i8* %src_kernel_win_2_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 303 'load' 'src_kernel_win_2_va_47' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_48 = load i8* %src_kernel_win_2_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 304 'load' 'src_kernel_win_2_va_48' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.78ns)   --->   "%tmp_384_2_0_1 = icmp ugt i8 %src_kernel_win_2_va_47, %src_kernel_win_2_va_48" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 305 'icmp' 'tmp_384_2_0_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_32 = select i1 %tmp_384_2_0_1, i8 %src_kernel_win_2_va_47, i8 %src_kernel_win_2_va_48" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 306 'select' 'temp_0_i_i_i_0210_i_32' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.78ns)   --->   "%tmp_384_2_0_2 = icmp ugt i8 %src_kernel_win_2_va_42, %temp_0_i_i_i_0210_i_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 307 'icmp' 'tmp_384_2_0_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_33 = select i1 %tmp_384_2_0_2, i8 %src_kernel_win_2_va_42, i8 %temp_0_i_i_i_0210_i_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 308 'select' 'temp_0_i_i_i_0210_i_33' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.78ns)   --->   "%tmp_384_2_1 = icmp ugt i8 %src_kernel_win_2_va_46, %temp_0_i_i_i_0210_i_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 309 'icmp' 'tmp_384_2_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_34 = select i1 %tmp_384_2_1, i8 %src_kernel_win_2_va_46, i8 %temp_0_i_i_i_0210_i_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 310 'select' 'temp_0_i_i_i_0210_i_34' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.78ns)   --->   "%tmp_384_2_1_1 = icmp ugt i8 %src_kernel_win_2_va_45, %temp_0_i_i_i_0210_i_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 311 'icmp' 'tmp_384_2_1_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_35 = select i1 %tmp_384_2_1_1, i8 %src_kernel_win_2_va_45, i8 %temp_0_i_i_i_0210_i_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 312 'select' 'temp_0_i_i_i_0210_i_35' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.78ns)   --->   "%tmp_384_2_1_2 = icmp ugt i8 %src_kernel_win_2_va_41, %temp_0_i_i_i_0210_i_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 313 'icmp' 'tmp_384_2_1_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_36 = select i1 %tmp_384_2_1_2, i8 %src_kernel_win_2_va_41, i8 %temp_0_i_i_i_0210_i_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 314 'select' 'temp_0_i_i_i_0210_i_36' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 315 'load' 'src_kernel_win_0_va_47' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 316 'load' 'src_kernel_win_0_va_48' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_47 = load i8* %src_kernel_win_1_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 317 'load' 'src_kernel_win_1_va_47' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_48 = load i8* %src_kernel_win_1_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 318 'load' 'src_kernel_win_1_va_48' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_38 = load i8* %src_kernel_win_2_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 319 'load' 'src_kernel_win_2_va_38' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_39 = load i8* %src_kernel_win_2_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 320 'load' 'src_kernel_win_2_va_39' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_39, i8* %src_kernel_win_2_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 321 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_42, i8* %src_kernel_win_2_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 322 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_38, i8* %src_kernel_win_2_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 323 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_41, i8* %src_kernel_win_2_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 324 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_48, i8* %src_kernel_win_1_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 325 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_39, i8* %src_kernel_win_1_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 326 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_47, i8* %src_kernel_win_1_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 327 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_38, i8* %src_kernel_win_1_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 328 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_48, i8* %src_kernel_win_0_va_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 329 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_39, i8* %src_kernel_win_0_va_35" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 330 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_47, i8* %src_kernel_win_0_va_34" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 331 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_38, i8* %src_kernel_win_0_va_33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 332 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.49>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 333 'load' 'src_kernel_win_0_va_40' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 334 'load' 'src_kernel_win_0_va_41' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.78ns)   --->   "%tmp_384_0_2 = icmp ugt i8 %src_kernel_win_0_va_41, %temp_0_i_i_i_0210_i_22" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 335 'icmp' 'tmp_384_0_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_23 = select i1 %tmp_384_0_2, i8 %src_kernel_win_0_va_41, i8 %temp_0_i_i_i_0210_i_22" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 336 'select' 'temp_0_i_i_i_0210_i_23' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.78ns)   --->   "%tmp_384_0_2_1 = icmp ugt i8 %src_kernel_win_0_va_40, %temp_0_i_i_i_0210_i_23" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 337 'icmp' 'tmp_384_0_2_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_24 = select i1 %tmp_384_0_2_1, i8 %src_kernel_win_0_va_40, i8 %temp_0_i_i_i_0210_i_23" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 338 'select' 'temp_0_i_i_i_0210_i_24' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.78ns)   --->   "%tmp_384_0_2_2 = icmp ugt i8 %src_kernel_win_0_va_37, %temp_0_i_i_i_0210_i_24" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 339 'icmp' 'tmp_384_0_2_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.29ns)   --->   "%tmp = select i1 %tmp_384_0_2_2, i8 %src_kernel_win_0_va_37, i8 %temp_0_i_i_i_0210_i_24" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 340 'select' 'tmp' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %tmp)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 341 'write' <Predicate = (or_cond_i_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "br label %._crit_edge486.i.i.0_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 342 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_40 = load i8* %src_kernel_win_1_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 343 'load' 'src_kernel_win_1_va_40' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_41 = load i8* %src_kernel_win_1_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 344 'load' 'src_kernel_win_1_va_41' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.78ns)   --->   "%tmp_384_1_2 = icmp ugt i8 %src_kernel_win_1_va_41, %temp_0_i_i_i_0210_i_29" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 345 'icmp' 'tmp_384_1_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_30 = select i1 %tmp_384_1_2, i8 %src_kernel_win_1_va_41, i8 %temp_0_i_i_i_0210_i_29" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 346 'select' 'temp_0_i_i_i_0210_i_30' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.78ns)   --->   "%tmp_384_1_2_1 = icmp ugt i8 %src_kernel_win_1_va_40, %temp_0_i_i_i_0210_i_30" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 347 'icmp' 'tmp_384_1_2_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_31 = select i1 %tmp_384_1_2_1, i8 %src_kernel_win_1_va_40, i8 %temp_0_i_i_i_0210_i_30" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 348 'select' 'temp_0_i_i_i_0210_i_31' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.78ns)   --->   "%tmp_384_1_2_2 = icmp ugt i8 %src_kernel_win_1_va_37, %temp_0_i_i_i_0210_i_31" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 349 'icmp' 'tmp_384_1_2_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.29ns)   --->   "%tmp_61 = select i1 %tmp_384_1_2_2, i8 %src_kernel_win_1_va_37, i8 %temp_0_i_i_i_0210_i_31" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 350 'select' 'tmp_61' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %tmp_61)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 351 'write' <Predicate = (or_cond_i_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "br label %._crit_edge486.i.i.1_ifconv" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 352 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_43 = load i8* %src_kernel_win_2_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 353 'load' 'src_kernel_win_2_va_43' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_44 = load i8* %src_kernel_win_2_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 354 'load' 'src_kernel_win_2_va_44' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.78ns)   --->   "%tmp_384_2_2 = icmp ugt i8 %src_kernel_win_2_va_44, %temp_0_i_i_i_0210_i_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 355 'icmp' 'tmp_384_2_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_37 = select i1 %tmp_384_2_2, i8 %src_kernel_win_2_va_44, i8 %temp_0_i_i_i_0210_i_36" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 356 'select' 'temp_0_i_i_i_0210_i_37' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.78ns)   --->   "%tmp_384_2_2_1 = icmp ugt i8 %src_kernel_win_2_va_43, %temp_0_i_i_i_0210_i_37" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 357 'icmp' 'tmp_384_2_2_1' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.29ns)   --->   "%temp_0_i_i_i_0210_i_38 = select i1 %tmp_384_2_2_1, i8 %src_kernel_win_2_va_43, i8 %temp_0_i_i_i_0210_i_37" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 358 'select' 'temp_0_i_i_i_0210_i_38' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.78ns)   --->   "%tmp_384_2_2_2 = icmp ugt i8 %src_kernel_win_2_va_40, %temp_0_i_i_i_0210_i_38" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 359 'icmp' 'tmp_384_2_2_2' <Predicate = (or_cond_i_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.29ns)   --->   "%tmp_62 = select i1 %tmp_384_2_2_2, i8 %src_kernel_win_2_va_40, i8 %temp_0_i_i_i_0210_i_38" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:188->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 360 'select' 'tmp_62' <Predicate = (or_cond_i_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %tmp_62)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 361 'write' <Predicate = (or_cond_i_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "br label %._crit_edge486.i.i.2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 362 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 363 'load' 'src_kernel_win_0_va_46' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_46 = load i8* %src_kernel_win_1_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 364 'load' 'src_kernel_win_1_va_46' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_37 = load i8* %src_kernel_win_2_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 365 'load' 'src_kernel_win_2_va_37' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_57)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 366 'specregionend' 'empty' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_37, i8* %src_kernel_win_2_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 367 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_40, i8* %src_kernel_win_2_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 368 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_46, i8* %src_kernel_win_1_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 369 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_37, i8* %src_kernel_win_1_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 370 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_46, i8* %src_kernel_win_0_va_32" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 371 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_37, i8* %src_kernel_win_0_va" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 372 'store' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 373 'br' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_s)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 374 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8             (specifcore       ) [ 00000000]
StgValue_9             (specifcore       ) [ 00000000]
StgValue_10            (specinterface    ) [ 00000000]
StgValue_11            (specinterface    ) [ 00000000]
StgValue_12            (specinterface    ) [ 00000000]
StgValue_13            (specinterface    ) [ 00000000]
StgValue_14            (specinterface    ) [ 00000000]
StgValue_15            (specinterface    ) [ 00000000]
StgValue_16            (specinterface    ) [ 00000000]
StgValue_17            (specinterface    ) [ 00000000]
p_src_cols_V_read      (read             ) [ 00111111]
p_src_rows_V_read      (read             ) [ 00111111]
k_buf_0_val_3          (alloca           ) [ 00111111]
k_buf_0_val_4          (alloca           ) [ 00111111]
k_buf_0_val_5          (alloca           ) [ 00111111]
k_buf_1_val_3          (alloca           ) [ 00111111]
k_buf_1_val_4          (alloca           ) [ 00111111]
k_buf_1_val_5          (alloca           ) [ 00111111]
k_buf_2_val_3          (alloca           ) [ 00111111]
k_buf_2_val_4          (alloca           ) [ 00111111]
k_buf_2_val_5          (alloca           ) [ 00111111]
StgValue_29            (br               ) [ 01100000]
tmp_36                 (phi              ) [ 00100000]
tmp_37                 (add              ) [ 01100000]
rbegin_i_i_i           (specregionbegin  ) [ 00000000]
rend_i_i_i             (specregionend    ) [ 00000000]
tmp_38                 (icmp             ) [ 00100000]
StgValue_35            (speclooptripcount) [ 00000000]
StgValue_36            (br               ) [ 01100000]
src_kernel_win_0_va    (alloca           ) [ 00011111]
src_kernel_win_0_va_32 (alloca           ) [ 00011111]
src_kernel_win_0_va_33 (alloca           ) [ 00011111]
src_kernel_win_0_va_34 (alloca           ) [ 00011111]
src_kernel_win_0_va_35 (alloca           ) [ 00011111]
src_kernel_win_0_va_36 (alloca           ) [ 00011111]
src_kernel_win_1_va    (alloca           ) [ 00011111]
src_kernel_win_1_va_32 (alloca           ) [ 00011111]
src_kernel_win_1_va_33 (alloca           ) [ 00011111]
src_kernel_win_1_va_34 (alloca           ) [ 00011111]
src_kernel_win_1_va_35 (alloca           ) [ 00011111]
src_kernel_win_1_va_36 (alloca           ) [ 00011111]
src_kernel_win_2_va    (alloca           ) [ 00011111]
src_kernel_win_2_va_32 (alloca           ) [ 00011111]
src_kernel_win_2_va_33 (alloca           ) [ 00011111]
src_kernel_win_2_va_34 (alloca           ) [ 00011111]
src_kernel_win_2_va_35 (alloca           ) [ 00011111]
src_kernel_win_2_va_36 (alloca           ) [ 00011111]
right_border_buf_0_s   (alloca           ) [ 00011111]
right_border_buf_2_s   (alloca           ) [ 00011111]
right_border_buf_2_17  (alloca           ) [ 00011111]
right_border_buf_0_20  (alloca           ) [ 00011111]
right_border_buf_2_18  (alloca           ) [ 00011111]
right_border_buf_1_s   (alloca           ) [ 00011111]
right_border_buf_0_21  (alloca           ) [ 00011111]
right_border_buf_1_20  (alloca           ) [ 00011111]
right_border_buf_1_21  (alloca           ) [ 00011111]
tmp_45                 (add              ) [ 00011111]
tmp_46                 (add              ) [ 00011111]
tmp_47                 (add              ) [ 00011111]
p_neg466_i_i           (add              ) [ 00011111]
StgValue_68            (br               ) [ 00111111]
t_V                    (phi              ) [ 00010000]
exitcond462_i_i        (icmp             ) [ 00011111]
StgValue_71            (speclooptripcount) [ 00000000]
i_V                    (add              ) [ 00111111]
StgValue_73            (br               ) [ 00000000]
StgValue_74            (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00001111]
tmp_48                 (icmp             ) [ 00001110]
tmp_307_not            (xor              ) [ 00001110]
tmp_100                (partselect       ) [ 00000000]
icmp                   (icmp             ) [ 00001110]
tmp_51                 (icmp             ) [ 00001110]
tmp_338_0_2            (icmp             ) [ 00001110]
tmp_52                 (icmp             ) [ 00001110]
tmp_53                 (add              ) [ 00000000]
tmp_101                (bitselect        ) [ 00000000]
rev                    (xor              ) [ 00000000]
tmp_55                 (icmp             ) [ 00000000]
or_cond_i_i_i          (and              ) [ 00000000]
tmp_102                (bitselect        ) [ 00000000]
p_assign_1             (select           ) [ 00000000]
p_assign_17_0_1        (add              ) [ 00000000]
tmp_103                (bitselect        ) [ 00000000]
rev7                   (xor              ) [ 00000000]
tmp_365_0_1            (icmp             ) [ 00000000]
or_cond_i_i_i_0_1      (and              ) [ 00000000]
tmp_104                (bitselect        ) [ 00000000]
p_assign_18_0_1        (select           ) [ 00000000]
p_assign_17_0_2        (add              ) [ 00000000]
tmp_105                (bitselect        ) [ 00000000]
rev8                   (xor              ) [ 00000000]
tmp_365_0_2            (icmp             ) [ 00000000]
or_cond_i_i_i_0_2      (and              ) [ 00000000]
tmp_106                (bitselect        ) [ 00000000]
p_assign_18_0_2        (select           ) [ 00000000]
y                      (select           ) [ 00000000]
row_assign_s           (sub              ) [ 00000000]
tmp_107                (trunc            ) [ 00001110]
y_0_1                  (select           ) [ 00000000]
row_assign_19_0_1      (sub              ) [ 00000000]
tmp_108                (trunc            ) [ 00001110]
y_0_2                  (select           ) [ 00000000]
row_assign_19_0_2      (sub              ) [ 00000000]
tmp_109                (trunc            ) [ 00001110]
StgValue_113           (br               ) [ 00011111]
StgValue_114           (ret              ) [ 00000000]
t_V_6                  (phi              ) [ 00001000]
exitcond461_i_i        (icmp             ) [ 00011111]
StgValue_117           (speclooptripcount) [ 00000000]
j_V                    (add              ) [ 00011111]
StgValue_119           (br               ) [ 00000000]
tmp_110                (partselect       ) [ 00000000]
icmp3                  (icmp             ) [ 00000000]
ImagLoc_x              (add              ) [ 00000000]
tmp_111                (bitselect        ) [ 00000000]
rev9                   (xor              ) [ 00000000]
tmp_59                 (icmp             ) [ 00000000]
or_cond_i498_i_i       (and              ) [ 00011111]
tmp_112                (bitselect        ) [ 00000000]
p_assign_s             (select           ) [ 00000000]
x                      (select           ) [ 00000000]
col_assign_6           (sub              ) [ 00000000]
brmerge                (or               ) [ 00001100]
tmp_63                 (zext             ) [ 00000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 00001100]
tmp_113                (trunc            ) [ 00001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 00001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 00001100]
StgValue_140           (br               ) [ 00000000]
StgValue_141           (br               ) [ 00000000]
StgValue_142           (br               ) [ 00000000]
StgValue_143           (br               ) [ 00000000]
StgValue_144           (br               ) [ 00000000]
StgValue_145           (br               ) [ 00000000]
or_cond_i_i            (and              ) [ 00001110]
StgValue_147           (br               ) [ 00000000]
k_buf_1_val_3_addr     (getelementptr    ) [ 00001100]
k_buf_1_val_4_addr     (getelementptr    ) [ 00001100]
k_buf_1_val_5_addr     (getelementptr    ) [ 00001100]
StgValue_154           (br               ) [ 00000000]
StgValue_155           (br               ) [ 00000000]
StgValue_156           (br               ) [ 00000000]
StgValue_157           (br               ) [ 00000000]
StgValue_158           (br               ) [ 00000000]
StgValue_159           (br               ) [ 00000000]
StgValue_160           (br               ) [ 00000000]
k_buf_2_val_3_addr     (getelementptr    ) [ 00001100]
k_buf_2_val_4_addr     (getelementptr    ) [ 00001100]
k_buf_2_val_5_addr     (getelementptr    ) [ 00001100]
StgValue_167           (br               ) [ 00000000]
StgValue_168           (br               ) [ 00000000]
StgValue_169           (br               ) [ 00000000]
StgValue_170           (br               ) [ 00000000]
StgValue_171           (br               ) [ 00000000]
StgValue_172           (br               ) [ 00000000]
StgValue_173           (br               ) [ 00000000]
right_border_buf_0_22  (load             ) [ 00000000]
right_border_buf_0_23  (load             ) [ 00000000]
right_border_buf_0_24  (load             ) [ 00000000]
StgValue_177           (specloopname     ) [ 00000000]
tmp_57                 (specregionbegin  ) [ 00001010]
StgValue_179           (specpipeline     ) [ 00000000]
k_buf_0_val_3_load     (load             ) [ 00000000]
tmp_74                 (mux              ) [ 00000000]
col_buf_0_val_0_0      (select           ) [ 00000000]
k_buf_0_val_4_load     (load             ) [ 00000000]
tmp_75                 (mux              ) [ 00000000]
col_buf_0_val_1_0      (select           ) [ 00000000]
k_buf_0_val_5_load     (load             ) [ 00000000]
tmp_76                 (mux              ) [ 00000000]
col_buf_0_val_2_0      (select           ) [ 00000000]
tmp_114                (read             ) [ 00000000]
StgValue_190           (store            ) [ 00000000]
StgValue_191           (store            ) [ 00000000]
StgValue_192           (br               ) [ 00000000]
StgValue_193           (store            ) [ 00000000]
StgValue_194           (br               ) [ 00000000]
StgValue_195           (store            ) [ 00000000]
StgValue_196           (store            ) [ 00000000]
tmp_115                (read             ) [ 00000000]
StgValue_198           (store            ) [ 00000000]
StgValue_199           (store            ) [ 00000000]
StgValue_200           (store            ) [ 00000000]
StgValue_201           (store            ) [ 00000000]
StgValue_202           (br               ) [ 00000000]
tmp_77                 (mux              ) [ 00000000]
src_kernel_win_0_va_37 (select           ) [ 00001010]
tmp_78                 (mux              ) [ 00000000]
src_kernel_win_0_va_38 (select           ) [ 00000000]
tmp_79                 (mux              ) [ 00000000]
src_kernel_win_0_va_39 (select           ) [ 00000000]
src_kernel_win_0_va_42 (load             ) [ 00000000]
src_kernel_win_0_va_43 (load             ) [ 00000000]
src_kernel_win_0_va_44 (load             ) [ 00000000]
src_kernel_win_0_va_45 (load             ) [ 00000000]
tmp_384_0_0_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i    (select           ) [ 00000000]
tmp_384_0_0_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_39 (select           ) [ 00000000]
tmp_384_0_1            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_20 (select           ) [ 00000000]
tmp_384_0_1_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_21 (select           ) [ 00000000]
tmp_384_0_1_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_22 (select           ) [ 00001010]
right_border_buf_1_22  (load             ) [ 00000000]
right_border_buf_1_23  (load             ) [ 00000000]
right_border_buf_1_24  (load             ) [ 00000000]
k_buf_1_val_3_load     (load             ) [ 00000000]
tmp_80                 (mux              ) [ 00000000]
col_buf_1_val_0_0      (select           ) [ 00000000]
k_buf_1_val_4_load     (load             ) [ 00000000]
tmp_81                 (mux              ) [ 00000000]
col_buf_1_val_1_0      (select           ) [ 00000000]
k_buf_1_val_5_load     (load             ) [ 00000000]
tmp_82                 (mux              ) [ 00000000]
col_buf_1_val_2_0      (select           ) [ 00000000]
tmp_116                (read             ) [ 00000000]
StgValue_236           (store            ) [ 00000000]
StgValue_237           (store            ) [ 00000000]
StgValue_238           (br               ) [ 00000000]
StgValue_239           (store            ) [ 00000000]
StgValue_240           (br               ) [ 00000000]
StgValue_241           (store            ) [ 00000000]
StgValue_242           (store            ) [ 00000000]
tmp_117                (read             ) [ 00000000]
StgValue_244           (store            ) [ 00000000]
StgValue_245           (store            ) [ 00000000]
StgValue_246           (store            ) [ 00000000]
StgValue_247           (store            ) [ 00000000]
StgValue_248           (br               ) [ 00000000]
tmp_83                 (mux              ) [ 00000000]
src_kernel_win_1_va_37 (select           ) [ 00001010]
tmp_84                 (mux              ) [ 00000000]
src_kernel_win_1_va_38 (select           ) [ 00000000]
tmp_85                 (mux              ) [ 00000000]
src_kernel_win_1_va_39 (select           ) [ 00000000]
src_kernel_win_1_va_42 (load             ) [ 00000000]
src_kernel_win_1_va_43 (load             ) [ 00000000]
src_kernel_win_1_va_44 (load             ) [ 00000000]
src_kernel_win_1_va_45 (load             ) [ 00000000]
tmp_384_1_0_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_25 (select           ) [ 00000000]
tmp_384_1_0_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_26 (select           ) [ 00000000]
tmp_384_1_1            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_27 (select           ) [ 00000000]
tmp_384_1_1_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_28 (select           ) [ 00000000]
tmp_384_1_1_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_29 (select           ) [ 00001010]
right_border_buf_2_19  (load             ) [ 00000000]
right_border_buf_2_20  (load             ) [ 00000000]
right_border_buf_2_21  (load             ) [ 00000000]
k_buf_2_val_3_load     (load             ) [ 00000000]
tmp_86                 (mux              ) [ 00000000]
col_buf_2_val_0_0      (select           ) [ 00000000]
k_buf_2_val_4_load     (load             ) [ 00000000]
tmp_87                 (mux              ) [ 00000000]
col_buf_2_val_1_0      (select           ) [ 00000000]
k_buf_2_val_5_load     (load             ) [ 00000000]
tmp_88                 (mux              ) [ 00000000]
col_buf_2_val_2_0      (select           ) [ 00000000]
tmp_118                (read             ) [ 00000000]
StgValue_282           (store            ) [ 00000000]
StgValue_283           (store            ) [ 00000000]
StgValue_284           (br               ) [ 00000000]
StgValue_285           (store            ) [ 00000000]
StgValue_286           (br               ) [ 00000000]
StgValue_287           (store            ) [ 00000000]
StgValue_288           (store            ) [ 00000000]
tmp_119                (read             ) [ 00000000]
StgValue_290           (store            ) [ 00000000]
StgValue_291           (store            ) [ 00000000]
StgValue_292           (store            ) [ 00000000]
StgValue_293           (store            ) [ 00000000]
StgValue_294           (br               ) [ 00000000]
tmp_89                 (mux              ) [ 00000000]
src_kernel_win_2_va_40 (select           ) [ 00001010]
tmp_90                 (mux              ) [ 00000000]
src_kernel_win_2_va_41 (select           ) [ 00000000]
tmp_91                 (mux              ) [ 00000000]
src_kernel_win_2_va_42 (select           ) [ 00000000]
src_kernel_win_2_va_45 (load             ) [ 00000000]
src_kernel_win_2_va_46 (load             ) [ 00000000]
src_kernel_win_2_va_47 (load             ) [ 00000000]
src_kernel_win_2_va_48 (load             ) [ 00000000]
tmp_384_2_0_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_32 (select           ) [ 00000000]
tmp_384_2_0_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_33 (select           ) [ 00000000]
tmp_384_2_1            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_34 (select           ) [ 00000000]
tmp_384_2_1_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_35 (select           ) [ 00000000]
tmp_384_2_1_2          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_36 (select           ) [ 00001010]
src_kernel_win_0_va_47 (load             ) [ 00000000]
src_kernel_win_0_va_48 (load             ) [ 00000000]
src_kernel_win_1_va_47 (load             ) [ 00000000]
src_kernel_win_1_va_48 (load             ) [ 00000000]
src_kernel_win_2_va_38 (load             ) [ 00000000]
src_kernel_win_2_va_39 (load             ) [ 00000000]
StgValue_321           (store            ) [ 00000000]
StgValue_322           (store            ) [ 00000000]
StgValue_323           (store            ) [ 00000000]
StgValue_324           (store            ) [ 00000000]
StgValue_325           (store            ) [ 00000000]
StgValue_326           (store            ) [ 00000000]
StgValue_327           (store            ) [ 00000000]
StgValue_328           (store            ) [ 00000000]
StgValue_329           (store            ) [ 00000000]
StgValue_330           (store            ) [ 00000000]
StgValue_331           (store            ) [ 00000000]
StgValue_332           (store            ) [ 00000000]
src_kernel_win_0_va_40 (load             ) [ 00000000]
src_kernel_win_0_va_41 (load             ) [ 00000000]
tmp_384_0_2            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_23 (select           ) [ 00000000]
tmp_384_0_2_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_24 (select           ) [ 00000000]
tmp_384_0_2_2          (icmp             ) [ 00000000]
tmp                    (select           ) [ 00000000]
StgValue_341           (write            ) [ 00000000]
StgValue_342           (br               ) [ 00000000]
src_kernel_win_1_va_40 (load             ) [ 00000000]
src_kernel_win_1_va_41 (load             ) [ 00000000]
tmp_384_1_2            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_30 (select           ) [ 00000000]
tmp_384_1_2_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_31 (select           ) [ 00000000]
tmp_384_1_2_2          (icmp             ) [ 00000000]
tmp_61                 (select           ) [ 00000000]
StgValue_351           (write            ) [ 00000000]
StgValue_352           (br               ) [ 00000000]
src_kernel_win_2_va_43 (load             ) [ 00000000]
src_kernel_win_2_va_44 (load             ) [ 00000000]
tmp_384_2_2            (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_37 (select           ) [ 00000000]
tmp_384_2_2_1          (icmp             ) [ 00000000]
temp_0_i_i_i_0210_i_38 (select           ) [ 00000000]
tmp_384_2_2_2          (icmp             ) [ 00000000]
tmp_62                 (select           ) [ 00000000]
StgValue_361           (write            ) [ 00000000]
StgValue_362           (br               ) [ 00000000]
src_kernel_win_0_va_46 (load             ) [ 00000000]
src_kernel_win_1_va_46 (load             ) [ 00000000]
src_kernel_win_2_va_37 (load             ) [ 00000000]
empty                  (specregionend    ) [ 00000000]
StgValue_367           (store            ) [ 00000000]
StgValue_368           (store            ) [ 00000000]
StgValue_369           (store            ) [ 00000000]
StgValue_370           (store            ) [ 00000000]
StgValue_371           (store            ) [ 00000000]
StgValue_372           (store            ) [ 00000000]
StgValue_373           (br               ) [ 00011111]
empty_72               (specregionend    ) [ 00000000]
StgValue_375           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="k_buf_0_val_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_4_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_5_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_1_val_3_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_1_val_4_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_1_val_5_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_5/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_2_val_3_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_buf_2_val_4_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="k_buf_2_val_5_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="src_kernel_win_0_va_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="src_kernel_win_0_va_32_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_32/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="src_kernel_win_0_va_33_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_33/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="src_kernel_win_0_va_34_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_34/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="src_kernel_win_0_va_35_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_35/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="src_kernel_win_0_va_36_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_36/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="src_kernel_win_1_va_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="src_kernel_win_1_va_32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_32/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="src_kernel_win_1_va_33_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_33/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="src_kernel_win_1_va_34_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_34/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="src_kernel_win_1_va_35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_35/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="src_kernel_win_1_va_36_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_36/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="src_kernel_win_2_va_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="src_kernel_win_2_va_32_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_32/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="src_kernel_win_2_va_33_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_33/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="src_kernel_win_2_va_34_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_34/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="src_kernel_win_2_va_35_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_35/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="src_kernel_win_2_va_36_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_36/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="right_border_buf_0_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="right_border_buf_2_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="right_border_buf_2_17_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_17/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="right_border_buf_0_20_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_20/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="right_border_buf_2_18_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_18/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="right_border_buf_1_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_s/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="right_border_buf_0_21_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_21/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="right_border_buf_1_20_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_20/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="right_border_buf_1_21_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_21/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_src_cols_V_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_src_rows_V_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_114/5 tmp_115/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_116/5 tmp_117/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_118/5 tmp_119/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_341_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_341/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_351_write_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_351/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_361_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_361/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="k_buf_0_val_3_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="1"/>
<pin id="507" dir="0" index="4" bw="11" slack="0"/>
<pin id="508" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
<pin id="510" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_193/5 StgValue_198/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="k_buf_0_val_4_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="1"/>
<pin id="502" dir="0" index="4" bw="11" slack="0"/>
<pin id="503" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="504" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
<pin id="505" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_191/5 StgValue_196/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="k_buf_0_val_5_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="1"/>
<pin id="497" dir="0" index="4" bw="11" slack="0"/>
<pin id="498" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_190/5 StgValue_195/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="k_buf_1_val_3_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_3_addr/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="1"/>
<pin id="524" dir="0" index="4" bw="11" slack="0"/>
<pin id="525" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
<pin id="527" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_3_load/4 StgValue_239/5 StgValue_244/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="k_buf_1_val_4_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_4_addr/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="1"/>
<pin id="519" dir="0" index="4" bw="11" slack="0"/>
<pin id="520" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="521" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
<pin id="522" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_4_load/4 StgValue_237/5 StgValue_242/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="k_buf_1_val_5_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_5_addr/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="1"/>
<pin id="514" dir="0" index="4" bw="11" slack="0"/>
<pin id="515" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="516" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
<pin id="517" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_5_load/4 StgValue_236/5 StgValue_241/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="k_buf_2_val_3_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_3_addr/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="0" slack="1"/>
<pin id="541" dir="0" index="4" bw="11" slack="0"/>
<pin id="542" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
<pin id="544" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_3_load/4 StgValue_285/5 StgValue_290/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="k_buf_2_val_4_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_4_addr/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="11" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="1"/>
<pin id="536" dir="0" index="4" bw="11" slack="0"/>
<pin id="537" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="538" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="8" slack="0"/>
<pin id="539" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_4_load/4 StgValue_283/5 StgValue_288/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="k_buf_2_val_5_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_5_addr/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="1"/>
<pin id="531" dir="0" index="4" bw="11" slack="0"/>
<pin id="532" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
<pin id="534" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_5_load/4 StgValue_282/5 StgValue_287/5 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_36_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_36_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="1" slack="1"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="t_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="t_V_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="t_V_6_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_6 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="t_V_6_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_6/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_37_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_38_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_45_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_46_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_47_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_neg466_i_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg466_i_i/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond462_i_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond462_i_i/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_48_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="2"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_307_not_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_307_not/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_100_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="31" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_51_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_338_0_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_338_0_2/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_52_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="2"/>
<pin id="666" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_53_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_101_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="rev_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_55_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="2"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_cond_i_i_i_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_102_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="p_assign_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="1"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_assign_17_0_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_17_0_1/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_103_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="rev7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_365_0_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_365_0_1/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_cond_i_i_i_0_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_0_1/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_104_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_assign_18_0_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="1"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_18_0_1/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_assign_17_0_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_17_0_2/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_105_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="6" slack="0"/>
<pin id="770" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="rev8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_365_0_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="2"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_365_0_2/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_cond_i_i_i_0_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_0_2/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_106_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="6" slack="0"/>
<pin id="795" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_assign_18_0_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="1"/>
<pin id="803" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_18_0_2/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="y_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="32" slack="0"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="row_assign_s_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_s/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_107_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="y_0_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="0" index="2" bw="32" slack="0"/>
<pin id="827" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_1/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="row_assign_19_0_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_19_0_1/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_108_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_108/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="y_0_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_2/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="row_assign_19_0_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_19_0_2/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_109_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_109/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="exitcond461_i_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="2"/>
<pin id="860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i_i/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="j_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_110_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="0" index="3" bw="6" slack="0"/>
<pin id="873" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_110/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="31" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ImagLoc_x_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_111_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="rev9_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev9/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_59_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="3"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="or_cond_i498_i_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i498_i_i/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_112_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="p_assign_s_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="32" slack="2"/>
<pin id="927" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_s/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="x_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="32" slack="0"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="col_assign_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="2"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_6/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="brmerge_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="1"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_63_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_113_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_cond_i_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="right_border_buf_0_22_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="3"/>
<pin id="972" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="right_border_buf_0_23_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="3"/>
<pin id="975" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="right_border_buf_0_24_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="3"/>
<pin id="978" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_74_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="0" index="3" bw="1" slack="0"/>
<pin id="984" dir="0" index="4" bw="2" slack="1"/>
<pin id="985" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="col_buf_0_val_0_0_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="0" index="1" bw="8" slack="0"/>
<pin id="993" dir="0" index="2" bw="8" slack="0"/>
<pin id="994" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_75_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="0" index="2" bw="1" slack="0"/>
<pin id="1001" dir="0" index="3" bw="1" slack="0"/>
<pin id="1002" dir="0" index="4" bw="2" slack="1"/>
<pin id="1003" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="col_buf_0_val_1_0_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="8" slack="0"/>
<pin id="1011" dir="0" index="2" bw="8" slack="0"/>
<pin id="1012" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_76_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="0" index="2" bw="1" slack="0"/>
<pin id="1019" dir="0" index="3" bw="1" slack="0"/>
<pin id="1020" dir="0" index="4" bw="2" slack="1"/>
<pin id="1021" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_76/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="col_buf_0_val_2_0_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="8" slack="0"/>
<pin id="1030" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="StgValue_199_store_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="3"/>
<pin id="1036" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="StgValue_200_store_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="8" slack="3"/>
<pin id="1041" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_200/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="StgValue_201_store_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="0" index="1" bw="8" slack="3"/>
<pin id="1046" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_77_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="0" index="2" bw="8" slack="0"/>
<pin id="1052" dir="0" index="3" bw="8" slack="0"/>
<pin id="1053" dir="0" index="4" bw="2" slack="2"/>
<pin id="1054" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="src_kernel_win_0_va_37_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="2"/>
<pin id="1061" dir="0" index="1" bw="8" slack="0"/>
<pin id="1062" dir="0" index="2" bw="8" slack="0"/>
<pin id="1063" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_37/5 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_78_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="0" index="2" bw="8" slack="0"/>
<pin id="1070" dir="0" index="3" bw="8" slack="0"/>
<pin id="1071" dir="0" index="4" bw="2" slack="2"/>
<pin id="1072" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="src_kernel_win_0_va_38_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="2"/>
<pin id="1079" dir="0" index="1" bw="8" slack="0"/>
<pin id="1080" dir="0" index="2" bw="8" slack="0"/>
<pin id="1081" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_38/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_79_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="8" slack="0"/>
<pin id="1088" dir="0" index="3" bw="8" slack="0"/>
<pin id="1089" dir="0" index="4" bw="2" slack="2"/>
<pin id="1090" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="src_kernel_win_0_va_39_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="2"/>
<pin id="1097" dir="0" index="1" bw="8" slack="0"/>
<pin id="1098" dir="0" index="2" bw="8" slack="0"/>
<pin id="1099" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_39/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="src_kernel_win_0_va_42_load_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="3"/>
<pin id="1104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_42/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="src_kernel_win_0_va_43_load_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="3"/>
<pin id="1107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_43/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="src_kernel_win_0_va_44_load_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="3"/>
<pin id="1110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_44/5 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="src_kernel_win_0_va_45_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="3"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_45/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_384_0_0_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="0" index="1" bw="8" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_0_1/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="temp_0_i_i_i_0210_i_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="8" slack="0"/>
<pin id="1123" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_384_0_0_2_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_0_2/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="temp_0_i_i_i_0210_i_39_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="0"/>
<pin id="1137" dir="0" index="2" bw="8" slack="0"/>
<pin id="1138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_39/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_384_0_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="8" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_1/5 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="temp_0_i_i_i_0210_i_20_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="0" index="2" bw="8" slack="0"/>
<pin id="1152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_20/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_384_0_1_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_1_1/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="temp_0_i_i_i_0210_i_21_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="0" index="2" bw="8" slack="0"/>
<pin id="1166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_21/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_384_0_1_2_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_1_2/5 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="temp_0_i_i_i_0210_i_22_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="0"/>
<pin id="1178" dir="0" index="1" bw="8" slack="0"/>
<pin id="1179" dir="0" index="2" bw="8" slack="0"/>
<pin id="1180" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_22/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="right_border_buf_1_22_load_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="3"/>
<pin id="1186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_22/5 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="right_border_buf_1_23_load_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="3"/>
<pin id="1189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_23/5 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="right_border_buf_1_24_load_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="3"/>
<pin id="1192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_24/5 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_80_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="8" slack="0"/>
<pin id="1196" dir="0" index="2" bw="1" slack="0"/>
<pin id="1197" dir="0" index="3" bw="1" slack="0"/>
<pin id="1198" dir="0" index="4" bw="2" slack="1"/>
<pin id="1199" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="col_buf_1_val_0_0_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="0" index="1" bw="8" slack="0"/>
<pin id="1207" dir="0" index="2" bw="8" slack="0"/>
<pin id="1208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_0_0/5 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_81_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="0"/>
<pin id="1214" dir="0" index="2" bw="1" slack="0"/>
<pin id="1215" dir="0" index="3" bw="1" slack="0"/>
<pin id="1216" dir="0" index="4" bw="2" slack="1"/>
<pin id="1217" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="col_buf_1_val_1_0_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="0" index="1" bw="8" slack="0"/>
<pin id="1225" dir="0" index="2" bw="8" slack="0"/>
<pin id="1226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_1_0/5 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_82_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="0"/>
<pin id="1231" dir="0" index="1" bw="8" slack="0"/>
<pin id="1232" dir="0" index="2" bw="1" slack="0"/>
<pin id="1233" dir="0" index="3" bw="1" slack="0"/>
<pin id="1234" dir="0" index="4" bw="2" slack="1"/>
<pin id="1235" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_82/5 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="col_buf_1_val_2_0_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="0" index="1" bw="8" slack="0"/>
<pin id="1243" dir="0" index="2" bw="8" slack="0"/>
<pin id="1244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_2_0/5 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="StgValue_245_store_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="8" slack="3"/>
<pin id="1250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_245/5 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="StgValue_246_store_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="3"/>
<pin id="1255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/5 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="StgValue_247_store_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="0"/>
<pin id="1259" dir="0" index="1" bw="8" slack="3"/>
<pin id="1260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_247/5 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_83_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="0" index="1" bw="8" slack="0"/>
<pin id="1265" dir="0" index="2" bw="8" slack="0"/>
<pin id="1266" dir="0" index="3" bw="8" slack="0"/>
<pin id="1267" dir="0" index="4" bw="2" slack="2"/>
<pin id="1268" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_83/5 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="src_kernel_win_1_va_37_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="2"/>
<pin id="1275" dir="0" index="1" bw="8" slack="0"/>
<pin id="1276" dir="0" index="2" bw="8" slack="0"/>
<pin id="1277" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_37/5 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_84_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="0"/>
<pin id="1282" dir="0" index="1" bw="8" slack="0"/>
<pin id="1283" dir="0" index="2" bw="8" slack="0"/>
<pin id="1284" dir="0" index="3" bw="8" slack="0"/>
<pin id="1285" dir="0" index="4" bw="2" slack="2"/>
<pin id="1286" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_84/5 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="src_kernel_win_1_va_38_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="2"/>
<pin id="1293" dir="0" index="1" bw="8" slack="0"/>
<pin id="1294" dir="0" index="2" bw="8" slack="0"/>
<pin id="1295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_38/5 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_85_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="0"/>
<pin id="1301" dir="0" index="2" bw="8" slack="0"/>
<pin id="1302" dir="0" index="3" bw="8" slack="0"/>
<pin id="1303" dir="0" index="4" bw="2" slack="2"/>
<pin id="1304" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="src_kernel_win_1_va_39_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="2"/>
<pin id="1311" dir="0" index="1" bw="8" slack="0"/>
<pin id="1312" dir="0" index="2" bw="8" slack="0"/>
<pin id="1313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_39/5 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="src_kernel_win_1_va_42_load_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="3"/>
<pin id="1318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_42/5 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="src_kernel_win_1_va_43_load_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="3"/>
<pin id="1321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_43/5 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="src_kernel_win_1_va_44_load_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="3"/>
<pin id="1324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_44/5 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="src_kernel_win_1_va_45_load_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="3"/>
<pin id="1327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_45/5 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_384_1_0_1_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="0"/>
<pin id="1330" dir="0" index="1" bw="8" slack="0"/>
<pin id="1331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_0_1/5 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="temp_0_i_i_i_0210_i_25_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="0"/>
<pin id="1336" dir="0" index="1" bw="8" slack="0"/>
<pin id="1337" dir="0" index="2" bw="8" slack="0"/>
<pin id="1338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_25/5 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_384_1_0_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="0"/>
<pin id="1344" dir="0" index="1" bw="8" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_0_2/5 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="temp_0_i_i_i_0210_i_26_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="8" slack="0"/>
<pin id="1351" dir="0" index="2" bw="8" slack="0"/>
<pin id="1352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_26/5 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_384_1_1_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="0"/>
<pin id="1358" dir="0" index="1" bw="8" slack="0"/>
<pin id="1359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_1/5 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="temp_0_i_i_i_0210_i_27_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="0"/>
<pin id="1364" dir="0" index="1" bw="8" slack="0"/>
<pin id="1365" dir="0" index="2" bw="8" slack="0"/>
<pin id="1366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_27/5 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_384_1_1_1_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="0"/>
<pin id="1372" dir="0" index="1" bw="8" slack="0"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_1_1/5 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="temp_0_i_i_i_0210_i_28_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="0"/>
<pin id="1378" dir="0" index="1" bw="8" slack="0"/>
<pin id="1379" dir="0" index="2" bw="8" slack="0"/>
<pin id="1380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_28/5 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_384_1_1_2_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="0"/>
<pin id="1386" dir="0" index="1" bw="8" slack="0"/>
<pin id="1387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_1_2/5 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="temp_0_i_i_i_0210_i_29_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="0"/>
<pin id="1392" dir="0" index="1" bw="8" slack="0"/>
<pin id="1393" dir="0" index="2" bw="8" slack="0"/>
<pin id="1394" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_29/5 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="right_border_buf_2_19_load_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="3"/>
<pin id="1400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_19/5 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="right_border_buf_2_20_load_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="3"/>
<pin id="1403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_20/5 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="right_border_buf_2_21_load_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="3"/>
<pin id="1406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_21/5 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_86_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="0"/>
<pin id="1409" dir="0" index="1" bw="8" slack="0"/>
<pin id="1410" dir="0" index="2" bw="1" slack="0"/>
<pin id="1411" dir="0" index="3" bw="1" slack="0"/>
<pin id="1412" dir="0" index="4" bw="2" slack="1"/>
<pin id="1413" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="col_buf_2_val_0_0_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="0" index="1" bw="8" slack="0"/>
<pin id="1421" dir="0" index="2" bw="8" slack="0"/>
<pin id="1422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_0_0/5 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp_87_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="0"/>
<pin id="1427" dir="0" index="1" bw="8" slack="0"/>
<pin id="1428" dir="0" index="2" bw="1" slack="0"/>
<pin id="1429" dir="0" index="3" bw="1" slack="0"/>
<pin id="1430" dir="0" index="4" bw="2" slack="1"/>
<pin id="1431" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_87/5 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="col_buf_2_val_1_0_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="0" index="1" bw="8" slack="0"/>
<pin id="1439" dir="0" index="2" bw="8" slack="0"/>
<pin id="1440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_1_0/5 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="tmp_88_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="0"/>
<pin id="1445" dir="0" index="1" bw="8" slack="0"/>
<pin id="1446" dir="0" index="2" bw="1" slack="0"/>
<pin id="1447" dir="0" index="3" bw="1" slack="0"/>
<pin id="1448" dir="0" index="4" bw="2" slack="1"/>
<pin id="1449" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="col_buf_2_val_2_0_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="0" index="1" bw="8" slack="0"/>
<pin id="1457" dir="0" index="2" bw="8" slack="0"/>
<pin id="1458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_2_0/5 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="StgValue_291_store_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="0"/>
<pin id="1463" dir="0" index="1" bw="8" slack="3"/>
<pin id="1464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_291/5 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="StgValue_292_store_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="0"/>
<pin id="1468" dir="0" index="1" bw="8" slack="3"/>
<pin id="1469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_292/5 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="StgValue_293_store_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="0"/>
<pin id="1473" dir="0" index="1" bw="8" slack="3"/>
<pin id="1474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_293/5 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="tmp_89_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="8" slack="0"/>
<pin id="1478" dir="0" index="1" bw="8" slack="0"/>
<pin id="1479" dir="0" index="2" bw="8" slack="0"/>
<pin id="1480" dir="0" index="3" bw="8" slack="0"/>
<pin id="1481" dir="0" index="4" bw="2" slack="2"/>
<pin id="1482" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_89/5 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="src_kernel_win_2_va_40_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="2"/>
<pin id="1489" dir="0" index="1" bw="8" slack="0"/>
<pin id="1490" dir="0" index="2" bw="8" slack="0"/>
<pin id="1491" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_40/5 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_90_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="0"/>
<pin id="1496" dir="0" index="1" bw="8" slack="0"/>
<pin id="1497" dir="0" index="2" bw="8" slack="0"/>
<pin id="1498" dir="0" index="3" bw="8" slack="0"/>
<pin id="1499" dir="0" index="4" bw="2" slack="2"/>
<pin id="1500" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="src_kernel_win_2_va_41_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="2"/>
<pin id="1507" dir="0" index="1" bw="8" slack="0"/>
<pin id="1508" dir="0" index="2" bw="8" slack="0"/>
<pin id="1509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_41/5 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="tmp_91_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="8" slack="0"/>
<pin id="1514" dir="0" index="1" bw="8" slack="0"/>
<pin id="1515" dir="0" index="2" bw="8" slack="0"/>
<pin id="1516" dir="0" index="3" bw="8" slack="0"/>
<pin id="1517" dir="0" index="4" bw="2" slack="2"/>
<pin id="1518" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="src_kernel_win_2_va_42_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="2"/>
<pin id="1525" dir="0" index="1" bw="8" slack="0"/>
<pin id="1526" dir="0" index="2" bw="8" slack="0"/>
<pin id="1527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_42/5 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="src_kernel_win_2_va_45_load_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="3"/>
<pin id="1532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_45/5 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="src_kernel_win_2_va_46_load_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="3"/>
<pin id="1535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_46/5 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="src_kernel_win_2_va_47_load_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="3"/>
<pin id="1538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_47/5 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="src_kernel_win_2_va_48_load_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="3"/>
<pin id="1541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_48/5 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="tmp_384_2_0_1_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="0"/>
<pin id="1544" dir="0" index="1" bw="8" slack="0"/>
<pin id="1545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_0_1/5 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="temp_0_i_i_i_0210_i_32_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="0"/>
<pin id="1550" dir="0" index="1" bw="8" slack="0"/>
<pin id="1551" dir="0" index="2" bw="8" slack="0"/>
<pin id="1552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_32/5 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="tmp_384_2_0_2_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="0"/>
<pin id="1558" dir="0" index="1" bw="8" slack="0"/>
<pin id="1559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_0_2/5 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="temp_0_i_i_i_0210_i_33_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="0"/>
<pin id="1564" dir="0" index="1" bw="8" slack="0"/>
<pin id="1565" dir="0" index="2" bw="8" slack="0"/>
<pin id="1566" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_33/5 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="tmp_384_2_1_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="8" slack="0"/>
<pin id="1572" dir="0" index="1" bw="8" slack="0"/>
<pin id="1573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_1/5 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="temp_0_i_i_i_0210_i_34_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="0"/>
<pin id="1578" dir="0" index="1" bw="8" slack="0"/>
<pin id="1579" dir="0" index="2" bw="8" slack="0"/>
<pin id="1580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_34/5 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="tmp_384_2_1_1_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="0"/>
<pin id="1586" dir="0" index="1" bw="8" slack="0"/>
<pin id="1587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_1_1/5 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="temp_0_i_i_i_0210_i_35_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="0"/>
<pin id="1592" dir="0" index="1" bw="8" slack="0"/>
<pin id="1593" dir="0" index="2" bw="8" slack="0"/>
<pin id="1594" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_35/5 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="tmp_384_2_1_2_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="8" slack="0"/>
<pin id="1600" dir="0" index="1" bw="8" slack="0"/>
<pin id="1601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_1_2/5 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="temp_0_i_i_i_0210_i_36_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="0"/>
<pin id="1606" dir="0" index="1" bw="8" slack="0"/>
<pin id="1607" dir="0" index="2" bw="8" slack="0"/>
<pin id="1608" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_36/5 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="src_kernel_win_0_va_47_load_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="8" slack="3"/>
<pin id="1614" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_47/5 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="src_kernel_win_0_va_48_load_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="8" slack="3"/>
<pin id="1617" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_48/5 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="src_kernel_win_1_va_47_load_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="3"/>
<pin id="1620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_47/5 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="src_kernel_win_1_va_48_load_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="3"/>
<pin id="1623" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_48/5 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="src_kernel_win_2_va_38_load_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="8" slack="3"/>
<pin id="1626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_38/5 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="src_kernel_win_2_va_39_load_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="8" slack="3"/>
<pin id="1629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_39/5 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="StgValue_321_store_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="8" slack="0"/>
<pin id="1632" dir="0" index="1" bw="8" slack="3"/>
<pin id="1633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_321/5 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="StgValue_322_store_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="0"/>
<pin id="1637" dir="0" index="1" bw="8" slack="3"/>
<pin id="1638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_322/5 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="StgValue_323_store_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="8" slack="0"/>
<pin id="1642" dir="0" index="1" bw="8" slack="3"/>
<pin id="1643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_323/5 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="StgValue_324_store_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="8" slack="0"/>
<pin id="1647" dir="0" index="1" bw="8" slack="3"/>
<pin id="1648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_324/5 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="StgValue_325_store_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="8" slack="0"/>
<pin id="1652" dir="0" index="1" bw="8" slack="3"/>
<pin id="1653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_325/5 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="StgValue_326_store_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="0"/>
<pin id="1657" dir="0" index="1" bw="8" slack="3"/>
<pin id="1658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_326/5 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="StgValue_327_store_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="0"/>
<pin id="1662" dir="0" index="1" bw="8" slack="3"/>
<pin id="1663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_327/5 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="StgValue_328_store_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="0"/>
<pin id="1667" dir="0" index="1" bw="8" slack="3"/>
<pin id="1668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_328/5 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="StgValue_329_store_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="8" slack="0"/>
<pin id="1672" dir="0" index="1" bw="8" slack="3"/>
<pin id="1673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_329/5 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="StgValue_330_store_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="8" slack="0"/>
<pin id="1677" dir="0" index="1" bw="8" slack="3"/>
<pin id="1678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_330/5 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="StgValue_331_store_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="8" slack="0"/>
<pin id="1682" dir="0" index="1" bw="8" slack="3"/>
<pin id="1683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_331/5 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="StgValue_332_store_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="0"/>
<pin id="1687" dir="0" index="1" bw="8" slack="3"/>
<pin id="1688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_332/5 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="src_kernel_win_0_va_40_load_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="8" slack="4"/>
<pin id="1692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_40/6 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="src_kernel_win_0_va_41_load_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="4"/>
<pin id="1695" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_41/6 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="tmp_384_0_2_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="8" slack="0"/>
<pin id="1698" dir="0" index="1" bw="8" slack="1"/>
<pin id="1699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_2/6 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="temp_0_i_i_i_0210_i_23_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="1" slack="0"/>
<pin id="1703" dir="0" index="1" bw="8" slack="0"/>
<pin id="1704" dir="0" index="2" bw="8" slack="1"/>
<pin id="1705" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_23/6 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="tmp_384_0_2_1_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="0"/>
<pin id="1710" dir="0" index="1" bw="8" slack="0"/>
<pin id="1711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_2_1/6 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="temp_0_i_i_i_0210_i_24_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="0"/>
<pin id="1716" dir="0" index="1" bw="8" slack="0"/>
<pin id="1717" dir="0" index="2" bw="8" slack="0"/>
<pin id="1718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_24/6 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="tmp_384_0_2_2_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="8" slack="1"/>
<pin id="1724" dir="0" index="1" bw="8" slack="0"/>
<pin id="1725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_0_2_2/6 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="tmp_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="0"/>
<pin id="1729" dir="0" index="1" bw="8" slack="1"/>
<pin id="1730" dir="0" index="2" bw="8" slack="0"/>
<pin id="1731" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="src_kernel_win_1_va_40_load_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="8" slack="4"/>
<pin id="1737" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_40/6 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="src_kernel_win_1_va_41_load_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="8" slack="4"/>
<pin id="1740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_41/6 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="tmp_384_1_2_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="8" slack="0"/>
<pin id="1743" dir="0" index="1" bw="8" slack="1"/>
<pin id="1744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_2/6 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="temp_0_i_i_i_0210_i_30_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="0"/>
<pin id="1748" dir="0" index="1" bw="8" slack="0"/>
<pin id="1749" dir="0" index="2" bw="8" slack="1"/>
<pin id="1750" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_30/6 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="tmp_384_1_2_1_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="8" slack="0"/>
<pin id="1755" dir="0" index="1" bw="8" slack="0"/>
<pin id="1756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_2_1/6 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="temp_0_i_i_i_0210_i_31_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="0"/>
<pin id="1761" dir="0" index="1" bw="8" slack="0"/>
<pin id="1762" dir="0" index="2" bw="8" slack="0"/>
<pin id="1763" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_31/6 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="tmp_384_1_2_2_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="8" slack="1"/>
<pin id="1769" dir="0" index="1" bw="8" slack="0"/>
<pin id="1770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_1_2_2/6 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="tmp_61_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="8" slack="1"/>
<pin id="1775" dir="0" index="2" bw="8" slack="0"/>
<pin id="1776" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="src_kernel_win_2_va_43_load_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="4"/>
<pin id="1782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_43/6 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="src_kernel_win_2_va_44_load_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="8" slack="4"/>
<pin id="1785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_44/6 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="tmp_384_2_2_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="8" slack="0"/>
<pin id="1788" dir="0" index="1" bw="8" slack="1"/>
<pin id="1789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_2/6 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="temp_0_i_i_i_0210_i_37_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="8" slack="0"/>
<pin id="1794" dir="0" index="2" bw="8" slack="1"/>
<pin id="1795" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_37/6 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="tmp_384_2_2_1_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="8" slack="0"/>
<pin id="1800" dir="0" index="1" bw="8" slack="0"/>
<pin id="1801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_2_1/6 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="temp_0_i_i_i_0210_i_38_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="1" slack="0"/>
<pin id="1806" dir="0" index="1" bw="8" slack="0"/>
<pin id="1807" dir="0" index="2" bw="8" slack="0"/>
<pin id="1808" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_0210_i_38/6 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="tmp_384_2_2_2_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="1"/>
<pin id="1814" dir="0" index="1" bw="8" slack="0"/>
<pin id="1815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_384_2_2_2/6 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="tmp_62_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="0"/>
<pin id="1819" dir="0" index="1" bw="8" slack="1"/>
<pin id="1820" dir="0" index="2" bw="8" slack="0"/>
<pin id="1821" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="src_kernel_win_0_va_46_load_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="4"/>
<pin id="1827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_46/6 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="src_kernel_win_1_va_46_load_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="8" slack="4"/>
<pin id="1830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_46/6 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="src_kernel_win_2_va_37_load_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="8" slack="4"/>
<pin id="1833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_37/6 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="StgValue_367_store_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="8" slack="0"/>
<pin id="1836" dir="0" index="1" bw="8" slack="4"/>
<pin id="1837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_367/6 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="StgValue_368_store_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="8" slack="1"/>
<pin id="1841" dir="0" index="1" bw="8" slack="4"/>
<pin id="1842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_368/6 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="StgValue_369_store_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="8" slack="0"/>
<pin id="1845" dir="0" index="1" bw="8" slack="4"/>
<pin id="1846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_369/6 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="StgValue_370_store_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="8" slack="1"/>
<pin id="1850" dir="0" index="1" bw="8" slack="4"/>
<pin id="1851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_370/6 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="StgValue_371_store_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="8" slack="0"/>
<pin id="1854" dir="0" index="1" bw="8" slack="4"/>
<pin id="1855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_371/6 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="StgValue_372_store_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="8" slack="1"/>
<pin id="1859" dir="0" index="1" bw="8" slack="4"/>
<pin id="1860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_372/6 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="p_src_cols_V_read_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="1"/>
<pin id="1863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

<comp id="1868" class="1005" name="p_src_rows_V_read_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="1"/>
<pin id="1870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="1879" class="1005" name="tmp_37_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="2" slack="0"/>
<pin id="1881" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="src_kernel_win_0_va_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="8" slack="4"/>
<pin id="1889" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1894" class="1005" name="src_kernel_win_0_va_32_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="8" slack="4"/>
<pin id="1896" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_32 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="src_kernel_win_0_va_33_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="8" slack="3"/>
<pin id="1902" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_33 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="src_kernel_win_0_va_34_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="8" slack="3"/>
<pin id="1909" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_34 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="src_kernel_win_0_va_35_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="8" slack="3"/>
<pin id="1915" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_35 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="src_kernel_win_0_va_36_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="8" slack="3"/>
<pin id="1922" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_36 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="src_kernel_win_1_va_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="8" slack="4"/>
<pin id="1928" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va "/>
</bind>
</comp>

<comp id="1933" class="1005" name="src_kernel_win_1_va_32_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="8" slack="4"/>
<pin id="1935" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_32 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="src_kernel_win_1_va_33_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="8" slack="3"/>
<pin id="1941" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_33 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="src_kernel_win_1_va_34_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="8" slack="3"/>
<pin id="1948" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_34 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="src_kernel_win_1_va_35_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="8" slack="3"/>
<pin id="1954" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_35 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="src_kernel_win_1_va_36_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="8" slack="3"/>
<pin id="1961" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_36 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="src_kernel_win_2_va_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="8" slack="4"/>
<pin id="1967" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va "/>
</bind>
</comp>

<comp id="1972" class="1005" name="src_kernel_win_2_va_32_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="8" slack="4"/>
<pin id="1974" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_32 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="src_kernel_win_2_va_33_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="8" slack="3"/>
<pin id="1980" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_33 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="src_kernel_win_2_va_34_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="8" slack="3"/>
<pin id="1987" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_34 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="src_kernel_win_2_va_35_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="8" slack="3"/>
<pin id="1993" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_35 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="src_kernel_win_2_va_36_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="8" slack="3"/>
<pin id="2000" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_36 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="right_border_buf_0_s_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="8" slack="3"/>
<pin id="2006" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="2010" class="1005" name="right_border_buf_2_s_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="8" slack="3"/>
<pin id="2012" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_s "/>
</bind>
</comp>

<comp id="2016" class="1005" name="right_border_buf_2_17_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="3"/>
<pin id="2018" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_17 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="right_border_buf_0_20_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="8" slack="3"/>
<pin id="2024" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_20 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="right_border_buf_2_18_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="8" slack="3"/>
<pin id="2030" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_2_18 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="right_border_buf_1_s_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="8" slack="3"/>
<pin id="2036" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_s "/>
</bind>
</comp>

<comp id="2040" class="1005" name="right_border_buf_0_21_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="8" slack="3"/>
<pin id="2042" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_21 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="right_border_buf_1_20_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="8" slack="3"/>
<pin id="2048" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_20 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="right_border_buf_1_21_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="8" slack="3"/>
<pin id="2054" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_1_21 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="tmp_45_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="32" slack="2"/>
<pin id="2060" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="tmp_46_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="32" slack="1"/>
<pin id="2065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="tmp_47_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="32" slack="2"/>
<pin id="2070" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="p_neg466_i_i_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="1"/>
<pin id="2076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg466_i_i "/>
</bind>
</comp>

<comp id="2084" class="1005" name="exitcond462_i_i_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="1" slack="1"/>
<pin id="2086" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond462_i_i "/>
</bind>
</comp>

<comp id="2088" class="1005" name="i_V_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="32" slack="0"/>
<pin id="2090" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2093" class="1005" name="tmp_48_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="1" slack="1"/>
<pin id="2095" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="2097" class="1005" name="tmp_307_not_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="1" slack="1"/>
<pin id="2099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_307_not "/>
</bind>
</comp>

<comp id="2102" class="1005" name="icmp_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="1" slack="1"/>
<pin id="2104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2107" class="1005" name="tmp_51_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="1" slack="1"/>
<pin id="2109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="tmp_338_0_2_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="1" slack="1"/>
<pin id="2113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_338_0_2 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="tmp_52_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="1" slack="2"/>
<pin id="2117" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="2128" class="1005" name="tmp_107_reg_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="2" slack="2"/>
<pin id="2130" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="2135" class="1005" name="tmp_108_reg_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="2" slack="2"/>
<pin id="2137" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="2142" class="1005" name="tmp_109_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="2" slack="2"/>
<pin id="2144" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="2149" class="1005" name="exitcond461_i_i_reg_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="1" slack="1"/>
<pin id="2151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i_i "/>
</bind>
</comp>

<comp id="2153" class="1005" name="j_V_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="32" slack="0"/>
<pin id="2155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2158" class="1005" name="or_cond_i498_i_i_reg_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="1" slack="1"/>
<pin id="2160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i498_i_i "/>
</bind>
</comp>

<comp id="2162" class="1005" name="brmerge_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="1" slack="1"/>
<pin id="2164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2175" class="1005" name="k_buf_0_val_3_addr_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="11" slack="1"/>
<pin id="2177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="2181" class="1005" name="tmp_113_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="2" slack="1"/>
<pin id="2183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="k_buf_0_val_4_addr_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="11" slack="1"/>
<pin id="2196" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="2200" class="1005" name="k_buf_0_val_5_addr_reg_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="11" slack="1"/>
<pin id="2202" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2206" class="1005" name="or_cond_i_i_reg_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="1" slack="1"/>
<pin id="2208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2210" class="1005" name="k_buf_1_val_3_addr_reg_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="11" slack="1"/>
<pin id="2212" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_3_addr "/>
</bind>
</comp>

<comp id="2216" class="1005" name="k_buf_1_val_4_addr_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="11" slack="1"/>
<pin id="2218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_4_addr "/>
</bind>
</comp>

<comp id="2222" class="1005" name="k_buf_1_val_5_addr_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="11" slack="1"/>
<pin id="2224" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_5_addr "/>
</bind>
</comp>

<comp id="2228" class="1005" name="k_buf_2_val_3_addr_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="11" slack="1"/>
<pin id="2230" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_3_addr "/>
</bind>
</comp>

<comp id="2234" class="1005" name="k_buf_2_val_4_addr_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="11" slack="1"/>
<pin id="2236" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_4_addr "/>
</bind>
</comp>

<comp id="2240" class="1005" name="k_buf_2_val_5_addr_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="11" slack="1"/>
<pin id="2242" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_5_addr "/>
</bind>
</comp>

<comp id="2246" class="1005" name="src_kernel_win_0_va_37_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="8" slack="1"/>
<pin id="2248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_37 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="temp_0_i_i_i_0210_i_22_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="8" slack="1"/>
<pin id="2255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_0210_i_22 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="src_kernel_win_1_va_37_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="8" slack="1"/>
<pin id="2261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_37 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="temp_0_i_i_i_0210_i_29_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="8" slack="1"/>
<pin id="2268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_0210_i_29 "/>
</bind>
</comp>

<comp id="2272" class="1005" name="src_kernel_win_2_va_40_reg_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="8" slack="1"/>
<pin id="2274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_40 "/>
</bind>
</comp>

<comp id="2279" class="1005" name="temp_0_i_i_i_0210_i_36_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="8" slack="1"/>
<pin id="2281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_0210_i_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="136" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="136" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="136" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="136" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="136" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="136" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="136" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="136" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="136" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="154" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="154" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="154" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="154" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="154" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="154" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="154" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="154" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="154" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="154" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="154" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="154" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="154" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="154" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="154" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="154" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="154" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="154" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="154" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="154" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="154" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="154" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="154" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="154" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="154" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="154" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="154" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="134" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="134" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="190" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="190" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="190" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="192" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="192" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="12" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="192" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="160" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="160" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="160" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="160" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="160" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="160" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="160" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="160" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="160" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="350" pin="2"/><net_sink comp="419" pin=4"/></net>

<net id="506"><net_src comp="350" pin="2"/><net_sink comp="407" pin=4"/></net>

<net id="511"><net_src comp="350" pin="2"/><net_sink comp="395" pin=4"/></net>

<net id="512"><net_src comp="407" pin="3"/><net_sink comp="419" pin=4"/></net>

<net id="513"><net_src comp="395" pin="3"/><net_sink comp="407" pin=4"/></net>

<net id="518"><net_src comp="356" pin="2"/><net_sink comp="455" pin=4"/></net>

<net id="523"><net_src comp="356" pin="2"/><net_sink comp="443" pin=4"/></net>

<net id="528"><net_src comp="356" pin="2"/><net_sink comp="431" pin=4"/></net>

<net id="529"><net_src comp="443" pin="3"/><net_sink comp="455" pin=4"/></net>

<net id="530"><net_src comp="431" pin="3"/><net_sink comp="443" pin=4"/></net>

<net id="535"><net_src comp="362" pin="2"/><net_sink comp="491" pin=4"/></net>

<net id="540"><net_src comp="362" pin="2"/><net_sink comp="479" pin=4"/></net>

<net id="545"><net_src comp="362" pin="2"/><net_sink comp="467" pin=4"/></net>

<net id="546"><net_src comp="479" pin="3"/><net_sink comp="491" pin=4"/></net>

<net id="547"><net_src comp="467" pin="3"/><net_sink comp="479" pin=4"/></net>

<net id="551"><net_src comp="138" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="30" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="552" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="140" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="552" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="148" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="40" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="22" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="563" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="563" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="154" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="563" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="166" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="168" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="563" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="154" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="170" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="649"><net_src comp="635" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="172" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="563" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="30" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="563" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="154" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="563" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="22" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="563" pin="4"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="174" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="170" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="166" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="668" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="174" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="668" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="170" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="30" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="176" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="563" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="174" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="170" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="166" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="714" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="728" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="174" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="714" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="170" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="30" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="178" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="563" pin="4"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="174" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="170" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="166" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="760" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="774" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="174" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="760" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="170" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="30" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="693" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="668" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="707" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="806" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="739" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="714" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="753" pin="3"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="823" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="845"><net_src comp="785" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="760" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="799" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="840" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="848" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="574" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="574" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="154" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="874"><net_src comp="168" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="574" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="154" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="170" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="882"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="172" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="22" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="574" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="174" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="170" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="890" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="166" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="884" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="898" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="174" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="884" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="170" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="928"><net_src comp="915" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="30" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="909" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="884" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="923" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="942"><net_src comp="930" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="904" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="930" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="954"><net_src comp="948" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="955"><net_src comp="948" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="958"><net_src comp="948" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="959"><net_src comp="948" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="960"><net_src comp="948" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="964"><net_src comp="938" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="878" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="986"><net_src comp="186" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="970" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="188" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="989"><net_src comp="188" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="995"><net_src comp="395" pin="3"/><net_sink comp="990" pin=1"/></net>

<net id="996"><net_src comp="979" pin="5"/><net_sink comp="990" pin=2"/></net>

<net id="1004"><net_src comp="186" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="973" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="188" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1007"><net_src comp="188" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1013"><net_src comp="407" pin="3"/><net_sink comp="1008" pin=1"/></net>

<net id="1014"><net_src comp="997" pin="5"/><net_sink comp="1008" pin=2"/></net>

<net id="1022"><net_src comp="186" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="976" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="188" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1025"><net_src comp="188" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1031"><net_src comp="419" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="1015" pin="5"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1042"><net_src comp="1008" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="990" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1055"><net_src comp="186" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="990" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1008" pin="3"/><net_sink comp="1048" pin=2"/></net>

<net id="1058"><net_src comp="1026" pin="3"/><net_sink comp="1048" pin=3"/></net>

<net id="1064"><net_src comp="1048" pin="5"/><net_sink comp="1059" pin=1"/></net>

<net id="1065"><net_src comp="990" pin="3"/><net_sink comp="1059" pin=2"/></net>

<net id="1073"><net_src comp="186" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="990" pin="3"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1008" pin="3"/><net_sink comp="1066" pin=2"/></net>

<net id="1076"><net_src comp="1026" pin="3"/><net_sink comp="1066" pin=3"/></net>

<net id="1082"><net_src comp="1066" pin="5"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="1008" pin="3"/><net_sink comp="1077" pin=2"/></net>

<net id="1091"><net_src comp="186" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="990" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1008" pin="3"/><net_sink comp="1084" pin=2"/></net>

<net id="1094"><net_src comp="1026" pin="3"/><net_sink comp="1084" pin=3"/></net>

<net id="1100"><net_src comp="1084" pin="5"/><net_sink comp="1095" pin=1"/></net>

<net id="1101"><net_src comp="1026" pin="3"/><net_sink comp="1095" pin=2"/></net>

<net id="1118"><net_src comp="1108" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1125"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1108" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="1111" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1095" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1095" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="1120" pin="3"/><net_sink comp="1134" pin=2"/></net>

<net id="1146"><net_src comp="1105" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=1"/></net>

<net id="1153"><net_src comp="1142" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1105" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="1134" pin="3"/><net_sink comp="1148" pin=2"/></net>

<net id="1160"><net_src comp="1102" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1148" pin="3"/><net_sink comp="1156" pin=1"/></net>

<net id="1167"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="1102" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="1148" pin="3"/><net_sink comp="1162" pin=2"/></net>

<net id="1174"><net_src comp="1077" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1162" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1181"><net_src comp="1170" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="1077" pin="3"/><net_sink comp="1176" pin=1"/></net>

<net id="1183"><net_src comp="1162" pin="3"/><net_sink comp="1176" pin=2"/></net>

<net id="1200"><net_src comp="186" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="1190" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1202"><net_src comp="188" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1203"><net_src comp="188" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1209"><net_src comp="431" pin="3"/><net_sink comp="1204" pin=1"/></net>

<net id="1210"><net_src comp="1193" pin="5"/><net_sink comp="1204" pin=2"/></net>

<net id="1218"><net_src comp="186" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1187" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="188" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1221"><net_src comp="188" pin="0"/><net_sink comp="1211" pin=3"/></net>

<net id="1227"><net_src comp="443" pin="3"/><net_sink comp="1222" pin=1"/></net>

<net id="1228"><net_src comp="1211" pin="5"/><net_sink comp="1222" pin=2"/></net>

<net id="1236"><net_src comp="186" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1237"><net_src comp="1184" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1238"><net_src comp="188" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1239"><net_src comp="188" pin="0"/><net_sink comp="1229" pin=3"/></net>

<net id="1245"><net_src comp="455" pin="3"/><net_sink comp="1240" pin=1"/></net>

<net id="1246"><net_src comp="1229" pin="5"/><net_sink comp="1240" pin=2"/></net>

<net id="1251"><net_src comp="1204" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1256"><net_src comp="1222" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1261"><net_src comp="1240" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1269"><net_src comp="186" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1204" pin="3"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1222" pin="3"/><net_sink comp="1262" pin=2"/></net>

<net id="1272"><net_src comp="1240" pin="3"/><net_sink comp="1262" pin=3"/></net>

<net id="1278"><net_src comp="1262" pin="5"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1204" pin="3"/><net_sink comp="1273" pin=2"/></net>

<net id="1287"><net_src comp="186" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="1204" pin="3"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="1222" pin="3"/><net_sink comp="1280" pin=2"/></net>

<net id="1290"><net_src comp="1240" pin="3"/><net_sink comp="1280" pin=3"/></net>

<net id="1296"><net_src comp="1280" pin="5"/><net_sink comp="1291" pin=1"/></net>

<net id="1297"><net_src comp="1222" pin="3"/><net_sink comp="1291" pin=2"/></net>

<net id="1305"><net_src comp="186" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1204" pin="3"/><net_sink comp="1298" pin=1"/></net>

<net id="1307"><net_src comp="1222" pin="3"/><net_sink comp="1298" pin=2"/></net>

<net id="1308"><net_src comp="1240" pin="3"/><net_sink comp="1298" pin=3"/></net>

<net id="1314"><net_src comp="1298" pin="5"/><net_sink comp="1309" pin=1"/></net>

<net id="1315"><net_src comp="1240" pin="3"/><net_sink comp="1309" pin=2"/></net>

<net id="1332"><net_src comp="1322" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1325" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1339"><net_src comp="1328" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1340"><net_src comp="1322" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1341"><net_src comp="1325" pin="1"/><net_sink comp="1334" pin=2"/></net>

<net id="1346"><net_src comp="1309" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="1334" pin="3"/><net_sink comp="1342" pin=1"/></net>

<net id="1353"><net_src comp="1342" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1309" pin="3"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="1334" pin="3"/><net_sink comp="1348" pin=2"/></net>

<net id="1360"><net_src comp="1319" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="1348" pin="3"/><net_sink comp="1356" pin=1"/></net>

<net id="1367"><net_src comp="1356" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1368"><net_src comp="1319" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1369"><net_src comp="1348" pin="3"/><net_sink comp="1362" pin=2"/></net>

<net id="1374"><net_src comp="1316" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1362" pin="3"/><net_sink comp="1370" pin=1"/></net>

<net id="1381"><net_src comp="1370" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="1316" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1383"><net_src comp="1362" pin="3"/><net_sink comp="1376" pin=2"/></net>

<net id="1388"><net_src comp="1291" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1376" pin="3"/><net_sink comp="1384" pin=1"/></net>

<net id="1395"><net_src comp="1384" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="1291" pin="3"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="1376" pin="3"/><net_sink comp="1390" pin=2"/></net>

<net id="1414"><net_src comp="186" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="1404" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1416"><net_src comp="188" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1417"><net_src comp="188" pin="0"/><net_sink comp="1407" pin=3"/></net>

<net id="1423"><net_src comp="467" pin="3"/><net_sink comp="1418" pin=1"/></net>

<net id="1424"><net_src comp="1407" pin="5"/><net_sink comp="1418" pin=2"/></net>

<net id="1432"><net_src comp="186" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1433"><net_src comp="1401" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1434"><net_src comp="188" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1435"><net_src comp="188" pin="0"/><net_sink comp="1425" pin=3"/></net>

<net id="1441"><net_src comp="479" pin="3"/><net_sink comp="1436" pin=1"/></net>

<net id="1442"><net_src comp="1425" pin="5"/><net_sink comp="1436" pin=2"/></net>

<net id="1450"><net_src comp="186" pin="0"/><net_sink comp="1443" pin=0"/></net>

<net id="1451"><net_src comp="1398" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1452"><net_src comp="188" pin="0"/><net_sink comp="1443" pin=2"/></net>

<net id="1453"><net_src comp="188" pin="0"/><net_sink comp="1443" pin=3"/></net>

<net id="1459"><net_src comp="491" pin="3"/><net_sink comp="1454" pin=1"/></net>

<net id="1460"><net_src comp="1443" pin="5"/><net_sink comp="1454" pin=2"/></net>

<net id="1465"><net_src comp="1418" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1470"><net_src comp="1436" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1475"><net_src comp="1454" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1483"><net_src comp="186" pin="0"/><net_sink comp="1476" pin=0"/></net>

<net id="1484"><net_src comp="1418" pin="3"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="1436" pin="3"/><net_sink comp="1476" pin=2"/></net>

<net id="1486"><net_src comp="1454" pin="3"/><net_sink comp="1476" pin=3"/></net>

<net id="1492"><net_src comp="1476" pin="5"/><net_sink comp="1487" pin=1"/></net>

<net id="1493"><net_src comp="1418" pin="3"/><net_sink comp="1487" pin=2"/></net>

<net id="1501"><net_src comp="186" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1502"><net_src comp="1418" pin="3"/><net_sink comp="1494" pin=1"/></net>

<net id="1503"><net_src comp="1436" pin="3"/><net_sink comp="1494" pin=2"/></net>

<net id="1504"><net_src comp="1454" pin="3"/><net_sink comp="1494" pin=3"/></net>

<net id="1510"><net_src comp="1494" pin="5"/><net_sink comp="1505" pin=1"/></net>

<net id="1511"><net_src comp="1436" pin="3"/><net_sink comp="1505" pin=2"/></net>

<net id="1519"><net_src comp="186" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1520"><net_src comp="1418" pin="3"/><net_sink comp="1512" pin=1"/></net>

<net id="1521"><net_src comp="1436" pin="3"/><net_sink comp="1512" pin=2"/></net>

<net id="1522"><net_src comp="1454" pin="3"/><net_sink comp="1512" pin=3"/></net>

<net id="1528"><net_src comp="1512" pin="5"/><net_sink comp="1523" pin=1"/></net>

<net id="1529"><net_src comp="1454" pin="3"/><net_sink comp="1523" pin=2"/></net>

<net id="1546"><net_src comp="1536" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1539" pin="1"/><net_sink comp="1542" pin=1"/></net>

<net id="1553"><net_src comp="1542" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1554"><net_src comp="1536" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="1555"><net_src comp="1539" pin="1"/><net_sink comp="1548" pin=2"/></net>

<net id="1560"><net_src comp="1523" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1548" pin="3"/><net_sink comp="1556" pin=1"/></net>

<net id="1567"><net_src comp="1556" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1568"><net_src comp="1523" pin="3"/><net_sink comp="1562" pin=1"/></net>

<net id="1569"><net_src comp="1548" pin="3"/><net_sink comp="1562" pin=2"/></net>

<net id="1574"><net_src comp="1533" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1575"><net_src comp="1562" pin="3"/><net_sink comp="1570" pin=1"/></net>

<net id="1581"><net_src comp="1570" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="1533" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="1562" pin="3"/><net_sink comp="1576" pin=2"/></net>

<net id="1588"><net_src comp="1530" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1589"><net_src comp="1576" pin="3"/><net_sink comp="1584" pin=1"/></net>

<net id="1595"><net_src comp="1584" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="1530" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="1576" pin="3"/><net_sink comp="1590" pin=2"/></net>

<net id="1602"><net_src comp="1505" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="1590" pin="3"/><net_sink comp="1598" pin=1"/></net>

<net id="1609"><net_src comp="1598" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1610"><net_src comp="1505" pin="3"/><net_sink comp="1604" pin=1"/></net>

<net id="1611"><net_src comp="1590" pin="3"/><net_sink comp="1604" pin=2"/></net>

<net id="1634"><net_src comp="1627" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1639"><net_src comp="1523" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1644"><net_src comp="1624" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1649"><net_src comp="1505" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1654"><net_src comp="1621" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="1659"><net_src comp="1309" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1664"><net_src comp="1618" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1669"><net_src comp="1291" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1674"><net_src comp="1615" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1679"><net_src comp="1095" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1684"><net_src comp="1612" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1689"><net_src comp="1077" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1700"><net_src comp="1693" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1706"><net_src comp="1696" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1707"><net_src comp="1693" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="1712"><net_src comp="1690" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1713"><net_src comp="1701" pin="3"/><net_sink comp="1708" pin=1"/></net>

<net id="1719"><net_src comp="1708" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1720"><net_src comp="1690" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="1721"><net_src comp="1701" pin="3"/><net_sink comp="1714" pin=2"/></net>

<net id="1726"><net_src comp="1714" pin="3"/><net_sink comp="1722" pin=1"/></net>

<net id="1732"><net_src comp="1722" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1733"><net_src comp="1714" pin="3"/><net_sink comp="1727" pin=2"/></net>

<net id="1734"><net_src comp="1727" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="1745"><net_src comp="1738" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1751"><net_src comp="1741" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1752"><net_src comp="1738" pin="1"/><net_sink comp="1746" pin=1"/></net>

<net id="1757"><net_src comp="1735" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1758"><net_src comp="1746" pin="3"/><net_sink comp="1753" pin=1"/></net>

<net id="1764"><net_src comp="1753" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1765"><net_src comp="1735" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="1766"><net_src comp="1746" pin="3"/><net_sink comp="1759" pin=2"/></net>

<net id="1771"><net_src comp="1759" pin="3"/><net_sink comp="1767" pin=1"/></net>

<net id="1777"><net_src comp="1767" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1778"><net_src comp="1759" pin="3"/><net_sink comp="1772" pin=2"/></net>

<net id="1779"><net_src comp="1772" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="1790"><net_src comp="1783" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1796"><net_src comp="1786" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1797"><net_src comp="1783" pin="1"/><net_sink comp="1791" pin=1"/></net>

<net id="1802"><net_src comp="1780" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1803"><net_src comp="1791" pin="3"/><net_sink comp="1798" pin=1"/></net>

<net id="1809"><net_src comp="1798" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1810"><net_src comp="1780" pin="1"/><net_sink comp="1804" pin=1"/></net>

<net id="1811"><net_src comp="1791" pin="3"/><net_sink comp="1804" pin=2"/></net>

<net id="1816"><net_src comp="1804" pin="3"/><net_sink comp="1812" pin=1"/></net>

<net id="1822"><net_src comp="1812" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1823"><net_src comp="1804" pin="3"/><net_sink comp="1817" pin=2"/></net>

<net id="1824"><net_src comp="1817" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="1838"><net_src comp="1831" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1847"><net_src comp="1828" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="1856"><net_src comp="1825" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1864"><net_src comp="338" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1867"><net_src comp="1861" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1871"><net_src comp="344" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1873"><net_src comp="1868" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1874"><net_src comp="1868" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1875"><net_src comp="1868" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1876"><net_src comp="1868" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1877"><net_src comp="1868" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1878"><net_src comp="1868" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1882"><net_src comp="581" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1890"><net_src comp="230" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1892"><net_src comp="1887" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1893"><net_src comp="1887" pin="1"/><net_sink comp="1857" pin=1"/></net>

<net id="1897"><net_src comp="234" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1899"><net_src comp="1894" pin="1"/><net_sink comp="1852" pin=1"/></net>

<net id="1903"><net_src comp="238" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1906"><net_src comp="1900" pin="1"/><net_sink comp="1685" pin=1"/></net>

<net id="1910"><net_src comp="242" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1912"><net_src comp="1907" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1916"><net_src comp="246" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1918"><net_src comp="1913" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1919"><net_src comp="1913" pin="1"/><net_sink comp="1675" pin=1"/></net>

<net id="1923"><net_src comp="250" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1929"><net_src comp="254" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1932"><net_src comp="1926" pin="1"/><net_sink comp="1848" pin=1"/></net>

<net id="1936"><net_src comp="258" pin="1"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1938"><net_src comp="1933" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="1942"><net_src comp="262" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1944"><net_src comp="1939" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1945"><net_src comp="1939" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="1949"><net_src comp="266" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="1955"><net_src comp="270" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1957"><net_src comp="1952" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1958"><net_src comp="1952" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="1962"><net_src comp="274" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1964"><net_src comp="1959" pin="1"/><net_sink comp="1650" pin=1"/></net>

<net id="1968"><net_src comp="278" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1780" pin=0"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1971"><net_src comp="1965" pin="1"/><net_sink comp="1839" pin=1"/></net>

<net id="1975"><net_src comp="282" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="1977"><net_src comp="1972" pin="1"/><net_sink comp="1834" pin=1"/></net>

<net id="1981"><net_src comp="286" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1983"><net_src comp="1978" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1984"><net_src comp="1978" pin="1"/><net_sink comp="1645" pin=1"/></net>

<net id="1988"><net_src comp="290" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1990"><net_src comp="1985" pin="1"/><net_sink comp="1640" pin=1"/></net>

<net id="1994"><net_src comp="294" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1996"><net_src comp="1991" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1997"><net_src comp="1991" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2001"><net_src comp="298" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2003"><net_src comp="1998" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2007"><net_src comp="302" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="2009"><net_src comp="2004" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="2013"><net_src comp="306" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="2015"><net_src comp="2010" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="2019"><net_src comp="310" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="2021"><net_src comp="2016" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="2025"><net_src comp="314" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="2027"><net_src comp="2022" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="2031"><net_src comp="318" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="2033"><net_src comp="2028" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="2037"><net_src comp="322" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="2039"><net_src comp="2034" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="2043"><net_src comp="326" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="2045"><net_src comp="2040" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="2049"><net_src comp="330" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="2051"><net_src comp="2046" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2055"><net_src comp="334" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="2057"><net_src comp="2052" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="2061"><net_src comp="593" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="2066"><net_src comp="598" pin="2"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="2071"><net_src comp="603" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="2073"><net_src comp="2068" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="2077"><net_src comp="608" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="2080"><net_src comp="2074" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2081"><net_src comp="2074" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2082"><net_src comp="2074" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="2083"><net_src comp="2074" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="2087"><net_src comp="613" pin="2"/><net_sink comp="2084" pin=0"/></net>

<net id="2091"><net_src comp="618" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="2096"><net_src comp="624" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2100"><net_src comp="629" pin="2"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="2105"><net_src comp="645" pin="2"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="2110"><net_src comp="651" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2114"><net_src comp="657" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2118"><net_src comp="663" pin="2"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2120"><net_src comp="2115" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="2121"><net_src comp="2115" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="2122"><net_src comp="2115" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="2123"><net_src comp="2115" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="2124"><net_src comp="2115" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="2125"><net_src comp="2115" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2126"><net_src comp="2115" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="2127"><net_src comp="2115" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="2131"><net_src comp="819" pin="1"/><net_sink comp="2128" pin=0"/></net>

<net id="2132"><net_src comp="2128" pin="1"/><net_sink comp="1048" pin=4"/></net>

<net id="2133"><net_src comp="2128" pin="1"/><net_sink comp="1262" pin=4"/></net>

<net id="2134"><net_src comp="2128" pin="1"/><net_sink comp="1476" pin=4"/></net>

<net id="2138"><net_src comp="836" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2139"><net_src comp="2135" pin="1"/><net_sink comp="1066" pin=4"/></net>

<net id="2140"><net_src comp="2135" pin="1"/><net_sink comp="1280" pin=4"/></net>

<net id="2141"><net_src comp="2135" pin="1"/><net_sink comp="1494" pin=4"/></net>

<net id="2145"><net_src comp="853" pin="1"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="1084" pin=4"/></net>

<net id="2147"><net_src comp="2142" pin="1"/><net_sink comp="1298" pin=4"/></net>

<net id="2148"><net_src comp="2142" pin="1"/><net_sink comp="1512" pin=4"/></net>

<net id="2152"><net_src comp="857" pin="2"/><net_sink comp="2149" pin=0"/></net>

<net id="2156"><net_src comp="862" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="2161"><net_src comp="909" pin="2"/><net_sink comp="2158" pin=0"/></net>

<net id="2165"><net_src comp="943" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="2167"><net_src comp="2162" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="2168"><net_src comp="2162" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="2169"><net_src comp="2162" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="2170"><net_src comp="2162" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="2171"><net_src comp="2162" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2172"><net_src comp="2162" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="2173"><net_src comp="2162" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="2174"><net_src comp="2162" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="2178"><net_src comp="389" pin="3"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="2180"><net_src comp="2175" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="2184"><net_src comp="961" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="979" pin=4"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="997" pin=4"/></net>

<net id="2187"><net_src comp="2181" pin="1"/><net_sink comp="1015" pin=4"/></net>

<net id="2188"><net_src comp="2181" pin="1"/><net_sink comp="1193" pin=4"/></net>

<net id="2189"><net_src comp="2181" pin="1"/><net_sink comp="1211" pin=4"/></net>

<net id="2190"><net_src comp="2181" pin="1"/><net_sink comp="1229" pin=4"/></net>

<net id="2191"><net_src comp="2181" pin="1"/><net_sink comp="1407" pin=4"/></net>

<net id="2192"><net_src comp="2181" pin="1"/><net_sink comp="1425" pin=4"/></net>

<net id="2193"><net_src comp="2181" pin="1"/><net_sink comp="1443" pin=4"/></net>

<net id="2197"><net_src comp="401" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="2199"><net_src comp="2194" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="2203"><net_src comp="413" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2204"><net_src comp="2200" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2205"><net_src comp="2200" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="2209"><net_src comp="965" pin="2"/><net_sink comp="2206" pin=0"/></net>

<net id="2213"><net_src comp="425" pin="3"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="2219"><net_src comp="437" pin="3"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2221"><net_src comp="2216" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="2225"><net_src comp="449" pin="3"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2227"><net_src comp="2222" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="2231"><net_src comp="461" pin="3"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="2233"><net_src comp="2228" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="2237"><net_src comp="473" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="2239"><net_src comp="2234" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="2243"><net_src comp="485" pin="3"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="2245"><net_src comp="2240" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="2249"><net_src comp="1059" pin="3"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="2251"><net_src comp="2246" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="2252"><net_src comp="2246" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="2256"><net_src comp="1176" pin="3"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1696" pin=1"/></net>

<net id="2258"><net_src comp="2253" pin="1"/><net_sink comp="1701" pin=2"/></net>

<net id="2262"><net_src comp="1273" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="2264"><net_src comp="2259" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="2265"><net_src comp="2259" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="2269"><net_src comp="1390" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="1741" pin=1"/></net>

<net id="2271"><net_src comp="2266" pin="1"/><net_sink comp="1746" pin=2"/></net>

<net id="2275"><net_src comp="1487" pin="3"/><net_sink comp="2272" pin=0"/></net>

<net id="2276"><net_src comp="2272" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="2277"><net_src comp="2272" pin="1"/><net_sink comp="1817" pin=1"/></net>

<net id="2278"><net_src comp="2272" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="2282"><net_src comp="1604" pin="3"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="2284"><net_src comp="2279" pin="1"/><net_sink comp="1791" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {6 }
	Port: p_dst_data_stream_1_V | {6 }
	Port: p_dst_data_stream_2_V | {6 }
 - Input state : 
	Port: Dilate : p_src_rows_V | {1 }
	Port: Dilate : p_src_cols_V | {1 }
	Port: Dilate : p_src_data_stream_0_V | {5 }
	Port: Dilate : p_src_data_stream_1_V | {5 }
	Port: Dilate : p_src_data_stream_2_V | {5 }
  - Chain level:
	State 1
	State 2
		tmp_37 : 1
		rend_i_i_i : 1
		tmp_38 : 1
		StgValue_36 : 2
	State 3
		exitcond462_i_i : 1
		i_V : 1
		StgValue_73 : 2
		tmp_48 : 1
		tmp_307_not : 2
		tmp_100 : 1
		icmp : 2
		tmp_51 : 1
		tmp_338_0_2 : 1
		tmp_52 : 1
		tmp_53 : 1
		tmp_101 : 2
		rev : 3
		tmp_55 : 2
		or_cond_i_i_i : 3
		tmp_102 : 2
		p_assign_1 : 3
		p_assign_17_0_1 : 1
		tmp_103 : 2
		rev7 : 3
		tmp_365_0_1 : 2
		or_cond_i_i_i_0_1 : 3
		tmp_104 : 2
		p_assign_18_0_1 : 3
		p_assign_17_0_2 : 1
		tmp_105 : 2
		rev8 : 3
		tmp_365_0_2 : 2
		or_cond_i_i_i_0_2 : 3
		tmp_106 : 2
		p_assign_18_0_2 : 3
		y : 3
		row_assign_s : 4
		tmp_107 : 5
		y_0_1 : 3
		row_assign_19_0_1 : 4
		tmp_108 : 5
		y_0_2 : 3
		row_assign_19_0_2 : 4
		tmp_109 : 5
	State 4
		exitcond461_i_i : 1
		j_V : 1
		StgValue_119 : 2
		tmp_110 : 1
		icmp3 : 2
		ImagLoc_x : 1
		tmp_111 : 2
		rev9 : 3
		tmp_59 : 2
		or_cond_i498_i_i : 3
		tmp_112 : 2
		p_assign_s : 3
		x : 3
		col_assign_6 : 4
		brmerge : 3
		tmp_63 : 4
		k_buf_0_val_3_addr : 5
		k_buf_0_val_3_load : 6
		tmp_113 : 5
		k_buf_0_val_4_addr : 5
		k_buf_0_val_4_load : 6
		k_buf_0_val_5_addr : 5
		k_buf_0_val_5_load : 6
		StgValue_140 : 3
		or_cond_i_i : 3
		StgValue_147 : 3
		k_buf_1_val_3_addr : 5
		k_buf_1_val_3_load : 6
		k_buf_1_val_4_addr : 5
		k_buf_1_val_4_load : 6
		k_buf_1_val_5_addr : 5
		k_buf_1_val_5_load : 6
		StgValue_154 : 3
		StgValue_160 : 3
		k_buf_2_val_3_addr : 5
		k_buf_2_val_3_load : 6
		k_buf_2_val_4_addr : 5
		k_buf_2_val_4_load : 6
		k_buf_2_val_5_addr : 5
		k_buf_2_val_5_load : 6
		StgValue_167 : 3
		StgValue_173 : 3
	State 5
		tmp_74 : 1
		col_buf_0_val_0_0 : 2
		tmp_75 : 1
		col_buf_0_val_1_0 : 2
		tmp_76 : 1
		col_buf_0_val_2_0 : 2
		StgValue_195 : 1
		StgValue_196 : 1
		StgValue_199 : 3
		StgValue_200 : 3
		StgValue_201 : 3
		tmp_77 : 3
		src_kernel_win_0_va_37 : 4
		tmp_78 : 3
		src_kernel_win_0_va_38 : 4
		tmp_79 : 3
		src_kernel_win_0_va_39 : 4
		tmp_384_0_0_1 : 1
		temp_0_i_i_i_0210_i : 2
		tmp_384_0_0_2 : 5
		temp_0_i_i_i_0210_i_39 : 6
		tmp_384_0_1 : 7
		temp_0_i_i_i_0210_i_20 : 8
		tmp_384_0_1_1 : 9
		temp_0_i_i_i_0210_i_21 : 10
		tmp_384_0_1_2 : 11
		temp_0_i_i_i_0210_i_22 : 12
		tmp_80 : 1
		col_buf_1_val_0_0 : 2
		tmp_81 : 1
		col_buf_1_val_1_0 : 2
		tmp_82 : 1
		col_buf_1_val_2_0 : 2
		StgValue_241 : 1
		StgValue_242 : 1
		StgValue_245 : 3
		StgValue_246 : 3
		StgValue_247 : 3
		tmp_83 : 3
		src_kernel_win_1_va_37 : 4
		tmp_84 : 3
		src_kernel_win_1_va_38 : 4
		tmp_85 : 3
		src_kernel_win_1_va_39 : 4
		tmp_384_1_0_1 : 1
		temp_0_i_i_i_0210_i_25 : 2
		tmp_384_1_0_2 : 5
		temp_0_i_i_i_0210_i_26 : 6
		tmp_384_1_1 : 7
		temp_0_i_i_i_0210_i_27 : 8
		tmp_384_1_1_1 : 9
		temp_0_i_i_i_0210_i_28 : 10
		tmp_384_1_1_2 : 11
		temp_0_i_i_i_0210_i_29 : 12
		tmp_86 : 1
		col_buf_2_val_0_0 : 2
		tmp_87 : 1
		col_buf_2_val_1_0 : 2
		tmp_88 : 1
		col_buf_2_val_2_0 : 2
		StgValue_287 : 1
		StgValue_288 : 1
		StgValue_291 : 3
		StgValue_292 : 3
		StgValue_293 : 3
		tmp_89 : 3
		src_kernel_win_2_va_40 : 4
		tmp_90 : 3
		src_kernel_win_2_va_41 : 4
		tmp_91 : 3
		src_kernel_win_2_va_42 : 4
		tmp_384_2_0_1 : 1
		temp_0_i_i_i_0210_i_32 : 2
		tmp_384_2_0_2 : 5
		temp_0_i_i_i_0210_i_33 : 6
		tmp_384_2_1 : 7
		temp_0_i_i_i_0210_i_34 : 8
		tmp_384_2_1_1 : 9
		temp_0_i_i_i_0210_i_35 : 10
		tmp_384_2_1_2 : 11
		temp_0_i_i_i_0210_i_36 : 12
		StgValue_321 : 1
		StgValue_322 : 5
		StgValue_323 : 1
		StgValue_324 : 5
		StgValue_325 : 1
		StgValue_326 : 5
		StgValue_327 : 1
		StgValue_328 : 5
		StgValue_329 : 1
		StgValue_330 : 5
		StgValue_331 : 1
		StgValue_332 : 5
	State 6
		tmp_384_0_2 : 1
		temp_0_i_i_i_0210_i_23 : 2
		tmp_384_0_2_1 : 3
		temp_0_i_i_i_0210_i_24 : 4
		tmp_384_0_2_2 : 5
		tmp : 6
		StgValue_341 : 7
		tmp_384_1_2 : 1
		temp_0_i_i_i_0210_i_30 : 2
		tmp_384_1_2_1 : 3
		temp_0_i_i_i_0210_i_31 : 4
		tmp_384_1_2_2 : 5
		tmp_61 : 6
		StgValue_351 : 7
		tmp_384_2_2 : 1
		temp_0_i_i_i_0210_i_37 : 2
		tmp_384_2_2_1 : 3
		temp_0_i_i_i_0210_i_38 : 4
		tmp_384_2_2_2 : 5
		tmp_62 : 6
		StgValue_361 : 7
		StgValue_367 : 1
		StgValue_369 : 1
		StgValue_371 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        p_assign_1_fu_707       |    0    |    32   |
|          |     p_assign_18_0_1_fu_753     |    0    |    32   |
|          |     p_assign_18_0_2_fu_799     |    0    |    32   |
|          |            y_fu_806            |    0    |    32   |
|          |          y_0_1_fu_823          |    0    |    32   |
|          |          y_0_2_fu_840          |    0    |    32   |
|          |        p_assign_s_fu_923       |    0    |    32   |
|          |            x_fu_930            |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_990    |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_1008   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_1026   |    0    |    8    |
|          | src_kernel_win_0_va_37_fu_1059 |    0    |    8    |
|          | src_kernel_win_0_va_38_fu_1077 |    0    |    8    |
|          | src_kernel_win_0_va_39_fu_1095 |    0    |    8    |
|          |   temp_0_i_i_i_0210_i_fu_1120  |    0    |    8    |
|          | temp_0_i_i_i_0210_i_39_fu_1134 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_20_fu_1148 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_21_fu_1162 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_22_fu_1176 |    0    |    8    |
|          |    col_buf_1_val_0_0_fu_1204   |    0    |    8    |
|          |    col_buf_1_val_1_0_fu_1222   |    0    |    8    |
|          |    col_buf_1_val_2_0_fu_1240   |    0    |    8    |
|          | src_kernel_win_1_va_37_fu_1273 |    0    |    8    |
|          | src_kernel_win_1_va_38_fu_1291 |    0    |    8    |
|  select  | src_kernel_win_1_va_39_fu_1309 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_25_fu_1334 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_26_fu_1348 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_27_fu_1362 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_28_fu_1376 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_29_fu_1390 |    0    |    8    |
|          |    col_buf_2_val_0_0_fu_1418   |    0    |    8    |
|          |    col_buf_2_val_1_0_fu_1436   |    0    |    8    |
|          |    col_buf_2_val_2_0_fu_1454   |    0    |    8    |
|          | src_kernel_win_2_va_40_fu_1487 |    0    |    8    |
|          | src_kernel_win_2_va_41_fu_1505 |    0    |    8    |
|          | src_kernel_win_2_va_42_fu_1523 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_32_fu_1548 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_33_fu_1562 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_34_fu_1576 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_35_fu_1590 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_36_fu_1604 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_23_fu_1701 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_24_fu_1714 |    0    |    8    |
|          |           tmp_fu_1727          |    0    |    8    |
|          | temp_0_i_i_i_0210_i_30_fu_1746 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_31_fu_1759 |    0    |    8    |
|          |         tmp_61_fu_1772         |    0    |    8    |
|          | temp_0_i_i_i_0210_i_37_fu_1791 |    0    |    8    |
|          | temp_0_i_i_i_0210_i_38_fu_1804 |    0    |    8    |
|          |         tmp_62_fu_1817         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |          tmp_38_fu_587         |    0    |    8    |
|          |     exitcond462_i_i_fu_613     |    0    |    20   |
|          |          tmp_48_fu_624         |    0    |    20   |
|          |           icmp_fu_645          |    0    |    20   |
|          |          tmp_51_fu_651         |    0    |    20   |
|          |       tmp_338_0_2_fu_657       |    0    |    20   |
|          |          tmp_52_fu_663         |    0    |    20   |
|          |          tmp_55_fu_688         |    0    |    20   |
|          |       tmp_365_0_1_fu_734       |    0    |    20   |
|          |       tmp_365_0_2_fu_780       |    0    |    20   |
|          |     exitcond461_i_i_fu_857     |    0    |    20   |
|          |          icmp3_fu_878          |    0    |    20   |
|          |          tmp_59_fu_904         |    0    |    20   |
|          |      tmp_384_0_0_1_fu_1114     |    0    |    11   |
|          |      tmp_384_0_0_2_fu_1128     |    0    |    11   |
|          |       tmp_384_0_1_fu_1142      |    0    |    11   |
|          |      tmp_384_0_1_1_fu_1156     |    0    |    11   |
|          |      tmp_384_0_1_2_fu_1170     |    0    |    11   |
|   icmp   |      tmp_384_1_0_1_fu_1328     |    0    |    11   |
|          |      tmp_384_1_0_2_fu_1342     |    0    |    11   |
|          |       tmp_384_1_1_fu_1356      |    0    |    11   |
|          |      tmp_384_1_1_1_fu_1370     |    0    |    11   |
|          |      tmp_384_1_1_2_fu_1384     |    0    |    11   |
|          |      tmp_384_2_0_1_fu_1542     |    0    |    11   |
|          |      tmp_384_2_0_2_fu_1556     |    0    |    11   |
|          |       tmp_384_2_1_fu_1570      |    0    |    11   |
|          |      tmp_384_2_1_1_fu_1584     |    0    |    11   |
|          |      tmp_384_2_1_2_fu_1598     |    0    |    11   |
|          |       tmp_384_0_2_fu_1696      |    0    |    11   |
|          |      tmp_384_0_2_1_fu_1708     |    0    |    11   |
|          |      tmp_384_0_2_2_fu_1722     |    0    |    11   |
|          |       tmp_384_1_2_fu_1741      |    0    |    11   |
|          |      tmp_384_1_2_1_fu_1753     |    0    |    11   |
|          |      tmp_384_1_2_2_fu_1767     |    0    |    11   |
|          |       tmp_384_2_2_fu_1786      |    0    |    11   |
|          |      tmp_384_2_2_1_fu_1798     |    0    |    11   |
|          |      tmp_384_2_2_2_fu_1812     |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          tmp_37_fu_581         |    0    |    9    |
|          |          tmp_45_fu_593         |    0    |    39   |
|          |          tmp_46_fu_598         |    0    |    39   |
|          |          tmp_47_fu_603         |    0    |    39   |
|          |       p_neg466_i_i_fu_608      |    0    |    39   |
|    add   |           i_V_fu_618           |    0    |    39   |
|          |          tmp_53_fu_668         |    0    |    39   |
|          |     p_assign_17_0_1_fu_714     |    0    |    39   |
|          |     p_assign_17_0_2_fu_760     |    0    |    39   |
|          |           j_V_fu_862           |    0    |    39   |
|          |        ImagLoc_x_fu_884        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |          tmp_74_fu_979         |    0    |    13   |
|          |          tmp_75_fu_997         |    0    |    13   |
|          |         tmp_76_fu_1015         |    0    |    13   |
|          |         tmp_77_fu_1048         |    0    |    13   |
|          |         tmp_78_fu_1066         |    0    |    13   |
|          |         tmp_79_fu_1084         |    0    |    13   |
|          |         tmp_80_fu_1193         |    0    |    13   |
|          |         tmp_81_fu_1211         |    0    |    13   |
|    mux   |         tmp_82_fu_1229         |    0    |    13   |
|          |         tmp_83_fu_1262         |    0    |    13   |
|          |         tmp_84_fu_1280         |    0    |    13   |
|          |         tmp_85_fu_1298         |    0    |    13   |
|          |         tmp_86_fu_1407         |    0    |    13   |
|          |         tmp_87_fu_1425         |    0    |    13   |
|          |         tmp_88_fu_1443         |    0    |    13   |
|          |         tmp_89_fu_1476         |    0    |    13   |
|          |         tmp_90_fu_1494         |    0    |    13   |
|          |         tmp_91_fu_1512         |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |       row_assign_s_fu_814      |    0    |    39   |
|    sub   |    row_assign_19_0_1_fu_831    |    0    |    39   |
|          |    row_assign_19_0_2_fu_848    |    0    |    39   |
|          |       col_assign_6_fu_938      |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |       tmp_307_not_fu_629       |    0    |    2    |
|          |           rev_fu_682           |    0    |    2    |
|    xor   |           rev7_fu_728          |    0    |    2    |
|          |           rev8_fu_774          |    0    |    2    |
|          |           rev9_fu_898          |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      or_cond_i_i_i_fu_693      |    0    |    2    |
|          |    or_cond_i_i_i_0_1_fu_739    |    0    |    2    |
|    and   |    or_cond_i_i_i_0_2_fu_785    |    0    |    2    |
|          |     or_cond_i498_i_i_fu_909    |    0    |    2    |
|          |       or_cond_i_i_fu_965       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         brmerge_fu_943         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  p_src_cols_V_read_read_fu_338 |    0    |    0    |
|          |  p_src_rows_V_read_read_fu_344 |    0    |    0    |
|   read   |         grp_read_fu_350        |    0    |    0    |
|          |         grp_read_fu_356        |    0    |    0    |
|          |         grp_read_fu_362        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_341_write_fu_368   |    0    |    0    |
|   write  |    StgValue_351_write_fu_375   |    0    |    0    |
|          |    StgValue_361_write_fu_382   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         tmp_100_fu_635         |    0    |    0    |
|          |         tmp_110_fu_868         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_101_fu_674         |    0    |    0    |
|          |         tmp_102_fu_699         |    0    |    0    |
|          |         tmp_103_fu_720         |    0    |    0    |
| bitselect|         tmp_104_fu_745         |    0    |    0    |
|          |         tmp_105_fu_766         |    0    |    0    |
|          |         tmp_106_fu_791         |    0    |    0    |
|          |         tmp_111_fu_890         |    0    |    0    |
|          |         tmp_112_fu_915         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_107_fu_819         |    0    |    0    |
|   trunc  |         tmp_108_fu_836         |    0    |    0    |
|          |         tmp_109_fu_853         |    0    |    0    |
|          |         tmp_113_fu_961         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |          tmp_63_fu_948         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1915  |
|----------|--------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_1_val_3|    1   |    0   |    0   |
|k_buf_1_val_4|    1   |    0   |    0   |
|k_buf_1_val_5|    1   |    0   |    0   |
|k_buf_2_val_3|    1   |    0   |    0   |
|k_buf_2_val_4|    1   |    0   |    0   |
|k_buf_2_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_2162       |    1   |
|    exitcond461_i_i_reg_2149   |    1   |
|    exitcond462_i_i_reg_2084   |    1   |
|          i_V_reg_2088         |   32   |
|         icmp_reg_2102         |    1   |
|          j_V_reg_2153         |   32   |
|  k_buf_0_val_3_addr_reg_2175  |   11   |
|  k_buf_0_val_4_addr_reg_2194  |   11   |
|  k_buf_0_val_5_addr_reg_2200  |   11   |
|  k_buf_1_val_3_addr_reg_2210  |   11   |
|  k_buf_1_val_4_addr_reg_2216  |   11   |
|  k_buf_1_val_5_addr_reg_2222  |   11   |
|  k_buf_2_val_3_addr_reg_2228  |   11   |
|  k_buf_2_val_4_addr_reg_2234  |   11   |
|  k_buf_2_val_5_addr_reg_2240  |   11   |
|   or_cond_i498_i_i_reg_2158   |    1   |
|      or_cond_i_i_reg_2206     |    1   |
|     p_neg466_i_i_reg_2074     |   32   |
|   p_src_cols_V_read_reg_1861  |   32   |
|   p_src_rows_V_read_reg_1868  |   32   |
| right_border_buf_0_20_reg_2022|    8   |
| right_border_buf_0_21_reg_2040|    8   |
| right_border_buf_0_s_reg_2004 |    8   |
| right_border_buf_1_20_reg_2046|    8   |
| right_border_buf_1_21_reg_2052|    8   |
| right_border_buf_1_s_reg_2034 |    8   |
| right_border_buf_2_17_reg_2016|    8   |
| right_border_buf_2_18_reg_2028|    8   |
| right_border_buf_2_s_reg_2010 |    8   |
|src_kernel_win_0_va_32_reg_1894|    8   |
|src_kernel_win_0_va_33_reg_1900|    8   |
|src_kernel_win_0_va_34_reg_1907|    8   |
|src_kernel_win_0_va_35_reg_1913|    8   |
|src_kernel_win_0_va_36_reg_1920|    8   |
|src_kernel_win_0_va_37_reg_2246|    8   |
|  src_kernel_win_0_va_reg_1887 |    8   |
|src_kernel_win_1_va_32_reg_1933|    8   |
|src_kernel_win_1_va_33_reg_1939|    8   |
|src_kernel_win_1_va_34_reg_1946|    8   |
|src_kernel_win_1_va_35_reg_1952|    8   |
|src_kernel_win_1_va_36_reg_1959|    8   |
|src_kernel_win_1_va_37_reg_2259|    8   |
|  src_kernel_win_1_va_reg_1926 |    8   |
|src_kernel_win_2_va_32_reg_1972|    8   |
|src_kernel_win_2_va_33_reg_1978|    8   |
|src_kernel_win_2_va_34_reg_1985|    8   |
|src_kernel_win_2_va_35_reg_1991|    8   |
|src_kernel_win_2_va_36_reg_1998|    8   |
|src_kernel_win_2_va_40_reg_2272|    8   |
|  src_kernel_win_2_va_reg_1965 |    8   |
|         t_V_6_reg_570         |   32   |
|          t_V_reg_559          |   32   |
|temp_0_i_i_i_0210_i_22_reg_2253|    8   |
|temp_0_i_i_i_0210_i_29_reg_2266|    8   |
|temp_0_i_i_i_0210_i_36_reg_2279|    8   |
|        tmp_107_reg_2128       |    2   |
|        tmp_108_reg_2135       |    2   |
|        tmp_109_reg_2142       |    2   |
|        tmp_113_reg_2181       |    2   |
|      tmp_307_not_reg_2097     |    1   |
|      tmp_338_0_2_reg_2111     |    1   |
|         tmp_36_reg_548        |    2   |
|        tmp_37_reg_1879        |    2   |
|        tmp_45_reg_2058        |   32   |
|        tmp_46_reg_2063        |   32   |
|        tmp_47_reg_2068        |   32   |
|        tmp_48_reg_2093        |    1   |
|        tmp_51_reg_2107        |    1   |
|        tmp_52_reg_2115        |    1   |
+-------------------------------+--------+
|             Total             |   706  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_395 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_407 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_407 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_419 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_419 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_431 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_443 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_443 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_455 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_455 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_467 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_479 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_479 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_491 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_491 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  ||  12.525 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1915  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   135  |
|  Register |    -   |    -   |   706  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   12   |   706  |  2050  |
+-----------+--------+--------+--------+--------+
