<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="PROC_SUBSYSTEM::work"/><component name="RISCV_TOP::work"/><component name="lsram::work"/><component name="DESIGN_FIRMWARE::work"/><device die="PA5M300TS_ES" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>