Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:37:51 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_float_div9_timing_synth.rpt
| Design       : operator_float_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 tmp_1_reg_686_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_120_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 1.384ns (16.703%)  route 6.902ns (83.297%))
  Logic Levels:           15  (LUT5=7 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  tmp_1_reg_686_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  tmp_1_reg_686_reg[0]/Q
                         net (fo=71, unplaced)        0.623     1.576    p_0_in[0]
                         LUT5 (Prop_lut5_I2_O)        0.153     1.729 f  ap_return[13]_INST_0_i_26/O
                         net (fo=1, unplaced)         0.521     2.250    ap_return[13]_INST_0_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.303 f  ap_return[13]_INST_0_i_20/O
                         net (fo=2, unplaced)         0.321     2.624    ap_return[13]_INST_0_i_20_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.677 r  ap_return[11]_INST_0_i_36/O
                         net (fo=1, unplaced)         0.000     2.677    ap_return[11]_INST_0_i_36_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.140     2.817 r  ap_return[11]_INST_0_i_24/O
                         net (fo=8, unplaced)         0.377     3.194    ap_return[11]_INST_0_i_24_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     3.344 r  ap_return[11]_INST_0_i_10/O
                         net (fo=2, unplaced)         0.532     3.876    ap_return[11]_INST_0_i_10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     3.929 r  ap_return[11]_INST_0_i_6/O
                         net (fo=7, unplaced)         0.556     4.485    ap_return[11]_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.538 r  ap_return[9]_INST_0_i_5/O
                         net (fo=12, unplaced)        0.388     4.926    ap_return[9]_INST_0_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.979 r  ap_return[7]_INST_0_i_12/O
                         net (fo=2, unplaced)         0.532     5.511    ap_return[7]_INST_0_i_12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.065     5.576 r  ap_return[7]_INST_0_i_8/O
                         net (fo=8, unplaced)         0.559     6.135    ap_return[7]_INST_0_i_8_n_0
                         LUT5 (Prop_lut5_I1_O)        0.065     6.200 r  ap_return[4]_INST_0_i_10/O
                         net (fo=1, unplaced)         0.521     6.721    ap_return[4]_INST_0_i_10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.774 r  ap_return[4]_INST_0_i_5/O
                         net (fo=6, unplaced)         0.553     7.327    ap_return[4]_INST_0_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     7.380 r  ap_return[3]_INST_0_i_3/O
                         net (fo=8, unplaced)         0.559     7.939    grp_lut_div9_chunk_fu_160_ap_return_1[1]
                         LUT6 (Prop_lut6_I1_O)        0.053     7.992 r  ap_return[1]_INST_0_i_4/O
                         net (fo=3, unplaced)         0.539     8.531    ap_return[1]_INST_0_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     8.584 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.321     8.905    ap_return[0]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     8.958 r  p_Repl2_s_reg_120[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.958    p_Repl2_s_reg_120[0]_i_1_n_0
                         FDRE                                         r  p_Repl2_s_reg_120_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  p_Repl2_s_reg_120_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    p_Repl2_s_reg_120_reg[0]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  1.694    




