<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p658" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_658{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_658{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_658{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_658{left:435px;bottom:1084px;letter-spacing:-0.13px;}
#t5_658{left:122px;bottom:1057px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_658{left:122px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t7_658{left:122px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_658{left:122px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_658{left:122px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_658{left:122px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_658{left:122px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_658{left:122px;bottom:918px;letter-spacing:-0.22px;word-spacing:-0.79px;}
#td_658{left:122px;bottom:901px;letter-spacing:-0.26px;word-spacing:-0.43px;}
#te_658{left:122px;bottom:885px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_658{left:688px;bottom:891px;}
#tg_658{left:703px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#th_658{left:122px;bottom:868px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#ti_658{left:69px;bottom:823px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_658{left:69px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_658{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_658{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_658{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_658{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_658{left:69px;bottom:705px;}
#tp_658{left:95px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_658{left:238px;bottom:709px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_658{left:95px;bottom:692px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#ts_658{left:69px;bottom:666px;}
#tt_658{left:95px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_658{left:175px;bottom:669px;}
#tv_658{left:193px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tw_658{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_658{left:69px;bottom:626px;}
#ty_658{left:95px;bottom:629px;letter-spacing:-0.17px;word-spacing:-1.35px;}
#tz_658{left:277px;bottom:629px;}
#t10_658{left:294px;bottom:629px;letter-spacing:-0.17px;word-spacing:-1.33px;}
#t11_658{left:95px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_658{left:69px;bottom:586px;}
#t13_658{left:95px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_658{left:280px;bottom:590px;}
#t15_658{left:298px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_658{left:95px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t17_658{left:95px;bottom:556px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t18_658{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_658{left:69px;bottom:513px;}
#t1a_658{left:95px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1b_658{left:247px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1c_658{left:95px;bottom:499px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#t1d_658{left:69px;bottom:473px;}
#t1e_658{left:95px;bottom:477px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1f_658{left:186px;bottom:477px;}
#t1g_658{left:204px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1h_658{left:95px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1i_658{left:69px;bottom:433px;}
#t1j_658{left:95px;bottom:437px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1k_658{left:290px;bottom:437px;}
#t1l_658{left:308px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1m_658{left:95px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_658{left:69px;bottom:394px;}
#t1o_658{left:95px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1p_658{left:306px;bottom:397px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1q_658{left:95px;bottom:380px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1r_658{left:95px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_658{left:95px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_658{left:69px;bottom:320px;}
#t1u_658{left:95px;bottom:324px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1v_658{left:306px;bottom:324px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#t1w_658{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_658{left:95px;bottom:290px;letter-spacing:-0.19px;word-spacing:-0.43px;}

.s1_658{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_658{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_658{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_658{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_658{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_658{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_658{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts658" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg658Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg658" style="-webkit-user-select: none;"><object width="935" height="1210" data="658/658.svg" type="image/svg+xml" id="pdf658" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_658" class="t s1_658">18-20 </span><span id="t2_658" class="t s1_658">Vol. 3B </span>
<span id="t3_658" class="t s2_658">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_658" class="t s3_658">NOTES </span>
<span id="t5_658" class="t s4_658">Prior to processors based on the Goldmont microarchitecture, PEBS facility only supports a subset </span>
<span id="t6_658" class="t s4_658">of implementation-specific precise events. See Section 20.5.3.1 for a PEBS enhancement that can </span>
<span id="t7_658" class="t s4_658">generate records for both precise and non-precise events. </span>
<span id="t8_658" class="t s4_658">The DS save area and recording mechanism are disabled on INIT, processor Reset or transition to </span>
<span id="t9_658" class="t s4_658">system-management mode (SMM) or IA-32e mode. It is similarly disabled on the generation of a </span>
<span id="ta_658" class="t s4_658">machine-check exception on 45nm and 32nm Intel Atom processors and on processors with </span>
<span id="tb_658" class="t s4_658">Netburst or Intel Core microarchitecture. </span>
<span id="tc_658" class="t s4_658">The BTS and PEBS facilities may not be available on all processors. The availability of these facilities </span>
<span id="td_658" class="t s4_658">is indicated by the BTS_UNAVAILABLE and PEBS_UNAVAILABLE flags, respectively, in the IA32_- </span>
<span id="te_658" class="t s4_658">MISC_ENABLE MSR (see Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tf_658" class="t s5_658">® </span>
<span id="tg_658" class="t s4_658">64 and IA-32 </span>
<span id="th_658" class="t s4_658">Architectures Software Developer’s Manual, Volume 4). </span>
<span id="ti_658" class="t s4_658">The DS save area is divided into three parts: buffer management area, branch trace store (BTS) buffer, and PEBS </span>
<span id="tj_658" class="t s4_658">buffer (see Figure 18-5). The buffer management area is used to define the location and size of the BTS and PEBS </span>
<span id="tk_658" class="t s4_658">buffers. The processor then uses the buffer management area to keep track of the branch and/or PEBS records in </span>
<span id="tl_658" class="t s4_658">their respective buffers and to record the performance counter reset value. The linear address of the first byte of </span>
<span id="tm_658" class="t s4_658">the DS buffer management area is specified with the IA32_DS_AREA MSR. </span>
<span id="tn_658" class="t s4_658">The fields in the buffer management area are as follows: </span>
<span id="to_658" class="t s6_658">• </span><span id="tp_658" class="t s7_658">BTS buffer base — </span><span id="tq_658" class="t s4_658">Linear address of the first byte of the BTS buffer. This address should point to a natural </span>
<span id="tr_658" class="t s4_658">doubleword boundary. </span>
<span id="ts_658" class="t s6_658">• </span><span id="tt_658" class="t s7_658">BTS index </span><span id="tu_658" class="t s7_658">— </span><span id="tv_658" class="t s4_658">Linear address of the first byte of the next BTS record to be written to. Initially, this address </span>
<span id="tw_658" class="t s4_658">should be the same as the address in the BTS buffer base field. </span>
<span id="tx_658" class="t s6_658">• </span><span id="ty_658" class="t s7_658">BTS absolute maximum </span><span id="tz_658" class="t s7_658">— </span><span id="t10_658" class="t s4_658">Linear address of the next byte past the end of the BTS buffer. This address should </span>
<span id="t11_658" class="t s4_658">be a multiple of the BTS record size (12 bytes) plus 1. </span>
<span id="t12_658" class="t s6_658">• </span><span id="t13_658" class="t s7_658">BTS interrupt threshold </span><span id="t14_658" class="t s7_658">— </span><span id="t15_658" class="t s4_658">Linear address of the BTS record on which an interrupt is to be generated. This </span>
<span id="t16_658" class="t s4_658">address must point to an offset from the BTS buffer base that is a multiple of the BTS record size. Also, it must </span>
<span id="t17_658" class="t s4_658">be several records short of the BTS absolute maximum address to allow a pending interrupt to be handled prior </span>
<span id="t18_658" class="t s4_658">to processor writing the BTS absolute maximum record. </span>
<span id="t19_658" class="t s6_658">• </span><span id="t1a_658" class="t s7_658">PEBS buffer base — </span><span id="t1b_658" class="t s4_658">Linear address of the first byte of the PEBS buffer. This address should point to a natural </span>
<span id="t1c_658" class="t s4_658">doubleword boundary. </span>
<span id="t1d_658" class="t s6_658">• </span><span id="t1e_658" class="t s7_658">PEBS index </span><span id="t1f_658" class="t s7_658">— </span><span id="t1g_658" class="t s4_658">Linear address of the first byte of the next PEBS record to be written to. Initially, this address </span>
<span id="t1h_658" class="t s4_658">should be the same as the address in the PEBS buffer base field. </span>
<span id="t1i_658" class="t s6_658">• </span><span id="t1j_658" class="t s7_658">PEBS absolute maximum </span><span id="t1k_658" class="t s7_658">— </span><span id="t1l_658" class="t s4_658">Linear address of the next byte past the end of the PEBS buffer. This address </span>
<span id="t1m_658" class="t s4_658">should be a multiple of the PEBS record size (40 bytes) plus 1. </span>
<span id="t1n_658" class="t s6_658">• </span><span id="t1o_658" class="t s7_658">PEBS interrupt threshold — </span><span id="t1p_658" class="t s4_658">Linear address of the PEBS record on which an interrupt is to be generated. This </span>
<span id="t1q_658" class="t s4_658">address must point to an offset from the PEBS buffer base that is a multiple of the PEBS record size. Also, it </span>
<span id="t1r_658" class="t s4_658">must be several records short of the PEBS absolute maximum address to allow a pending interrupt to be </span>
<span id="t1s_658" class="t s4_658">handled prior to processor writing the PEBS absolute maximum record. </span>
<span id="t1t_658" class="t s6_658">• </span><span id="t1u_658" class="t s7_658">PEBS counter reset value — </span><span id="t1v_658" class="t s4_658">A 64-bit value that the counter is to be set to when a PEBS record is written. Bits </span>
<span id="t1w_658" class="t s4_658">beyond the size of the counter are ignored. This value allows state information to be collected regularly every </span>
<span id="t1x_658" class="t s4_658">time the specified number of events occur. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
