# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab3/Lab3.srcs/sources_1/new/Debounce_switch.v" \
"../../../../lab4.srcs/sources_1/new/clsa_dynamic.v" \
"../../../../lab4.srcs/sources_1/new/clsa_unit.v" \
"../../../../../lab3/Lab3.srcs/sources_1/imports/new/full_adder.v" \
"../../../../lab4.srcs/sources_1/new/mp_adder.v" \
"../../../../../lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" \
"../../../../../lab3/Lab3.srcs/sources_1/imports/new/uart_rx.v" \
"../../../../../lab3/Lab3.srcs/sources_1/imports/new/uart_tx.v" \
"../../../../lab4.srcs/sources_1/new/uart_top.v" \
"../../../../lab4.ip_user_files/bd/design_1/ip/design_1_Debounce_Switch_0_0/sim/design_1_Debounce_Switch_0_0.v" \
"../../../../lab4.ip_user_files/bd/design_1/ip/design_1_uart_top_0_0/sim/design_1_uart_top_0_0.v" \
"../../../../lab4.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
